{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556964477162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556964477163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 13:07:56 2019 " "Processing started: Sat May 04 13:07:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556964477163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964477163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964477163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556964477883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexSS " "Found entity 1: hexSS" {  } { { "RTL/Seg7/hexSS.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/Seg7/hexSS.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file secclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secClk " "Found entity 1: secClk" {  } { { "secClk.sv" "" { Text "Z:/BubbleTrouble/OurProject/secClk.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/ballmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/ballmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballMove " "Found entity 1: ballMove" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collisiondetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file collisiondetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collisionDetector " "Found entity 1: collisionDetector" {  } { { "collisionDetector.sv" "" { Text "Z:/BubbleTrouble/OurProject/collisionDetector.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoderin.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoderin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoderIn " "Found entity 1: keyToggle_decoderIn" {  } { { "RTL/KEYBOARD/keyToggle_decoderIn.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/keyToggle_decoderIn.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487264 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556964487264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487264 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556964487279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBDINTF " "Found entity 1: TOP_KBDINTF" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smileyface_move.sv(60) " "Verilog HDL information at smileyface_move.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556964487295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_move " "Found entity 1: smileyface_move" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487295 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(35) " "Verilog HDL information at square_object.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/square_object.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556964487295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/smileyBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964487344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964487344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "Z:/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_with_mss_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_WITH_MSS_ALL " "Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacebarconst.v 1 1 " "Found 1 design units, including 1 entities, in source file spacebarconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 spaceBarConst " "Found entity 1: spaceBarConst" {  } { { "spaceBarConst.v" "" { Text "Z:/BubbleTrouble/OurProject/spaceBarConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player/playermove.sv 1 1 " "Found 1 design units, including 1 entities, in source file player/playermove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerMove " "Found entity 1: playerMove" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player/playerbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file player/playerbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerBitMap " "Found entity 1: playerBitMap" {  } { { "Player/playerBitMap.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerBitMap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightarrowconst.v 1 1 " "Found 1 design units, including 1 entities, in source file rightarrowconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightArrowConst " "Found entity 1: rightArrowConst" {  } { { "rightArrowConst.v" "" { Text "Z:/BubbleTrouble/OurProject/rightArrowConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftarrowconst.v 1 1 " "Found 1 design units, including 1 entities, in source file leftarrowconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftArrowConst " "Found entity 1: leftArrowConst" {  } { { "leftArrowConst.v" "" { Text "Z:/BubbleTrouble/OurProject/leftArrowConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/ropemove.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/ropemove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropeMove " "Found entity 1: ropeMove" {  } { { "Rope/ropeMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconst.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroConst " "Found entity 1: zeroConst" {  } { { "zeroConst.v" "" { Text "Z:/BubbleTrouble/OurProject/zeroConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488956 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "squareRope.sv(37) " "Verilog HDL information at squareRope.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "Rope/squareRope.sv" "" { Text "Z:/BubbleTrouble/OurProject/Rope/squareRope.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556964488956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/squarerope.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/squarerope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareRope " "Found entity 1: squareRope" {  } { { "Rope/squareRope.sv" "" { Text "Z:/BubbleTrouble/OurProject/Rope/squareRope.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/ropebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/ropebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropeBitMap " "Found entity 1: ropeBitMap" {  } { { "Rope/ropeBitMap.sv" "" { Text "Z:/BubbleTrouble/OurProject/Rope/ropeBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontroller/gamecontrollertop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gamecontroller/gamecontrollertop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gameControllerTop " "Found entity 1: gameControllerTop" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamestatemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamestatemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameStateMachine " "Found entity 1: gameStateMachine" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/huge_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/huge_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Huge_Ball_TOP " "Found entity 1: Huge_Ball_TOP" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/big_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/big_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Big_Ball_TOP " "Found entity 1: Big_Ball_TOP" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/bigballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/bigballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bigBallBitMap " "Found entity 1: bigBallBitMap" {  } { { "Ball/bigBallBitMap.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/bigBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/smallballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/smallballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smallBallBitMap " "Found entity 1: smallBallBitMap" {  } { { "Ball/smallBallBitMap.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/smallBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964488987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964488987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/hugeballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/hugeballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hugeBallBitMap " "Found entity 1: hugeBallBitMap" {  } { { "Ball/hugeBallBitMap.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/hugeBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/mediumballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/mediumballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mediumBallBitMap " "Found entity 1: mediumBallBitMap" {  } { { "Ball/mediumBallBitMap.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/mediumBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/ballcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/ballcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballController " "Found entity 1: ballController" {  } { { "Ball/ballController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "Z:/BubbleTrouble/OurProject/test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/hugeballcollisiondetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/hugeballcollisiondetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hugeBallCollisionDetector " "Found entity 1: hugeBallCollisionDetector" {  } { { "Huge_Ball_TOP/hugeBallCollisionDetector.sv" "" { Text "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/hugeBallCollisionDetector.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/ballmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/ballmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballMux " "Found entity 1: ballMux" {  } { { "Huge_Ball_TOP/ballMux.sv" "" { Text "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/ballMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/speedcalc.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/speedcalc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speedCalc " "Found entity 1: speedCalc" {  } { { "Huge_Ball_TOP/speedCalc.sv" "" { Text "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/speedCalc.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/balls_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/balls_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 balls_TOP " "Found entity 1: balls_TOP" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.v 1 1 " "Found 1 design units, including 1 entities, in source file test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.v" "" { Text "Z:/BubbleTrouble/OurProject/test2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test3.v 2 2 " "Found 2 design units, including 2 entities, in source file test3.v" { { "Info" "ISGN_ENTITY_NAME" "1 test3_lpm_constant_mua " "Found entity 1: test3_lpm_constant_mua" {  } { { "test3.v" "" { Text "Z:/BubbleTrouble/OurProject/test3.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489049 ""} { "Info" "ISGN_ENTITY_NAME" "2 test3 " "Found entity 2: test3" {  } { { "test3.v" "" { Text "Z:/BubbleTrouble/OurProject/test3.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test4.v 1 1 " "Found 1 design units, including 1 entities, in source file test4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test4 " "Found entity 1: test4" {  } { { "test4.v" "" { Text "Z:/BubbleTrouble/OurProject/test4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presents_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file presents/presents_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Presents_TOP " "Found entity 1: Presents_TOP" {  } { { "Presents/Presents_TOP.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/present_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file presents/present_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 present_top " "Found entity 1: present_top" {  } { { "Presents/present_top.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/Presents/present_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489065 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 presentBitMap.sv(73) " "Verilog HDL Expression warning at presentBitMap.sv(73): truncated literal to match 8 bits" {  } { { "Presents/presentBitMap.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentBitMap.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1556964489065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentBitMap " "Found entity 1: presentBitMap" {  } { { "Presents/presentBitMap.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconst16.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroconst16.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroConst16 " "Found entity 1: zeroConst16" {  } { { "zeroConst16.v" "" { Text "Z:/BubbleTrouble/OurProject/zeroConst16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/randomlocation.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/randomlocation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomLocation " "Found entity 1: randomLocation" {  } { { "Presents/randomLocation.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentMux " "Found entity 1: presentMux" {  } { { "Presents/presentMux.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentscollisiondetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentscollisiondetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentsCollisionDetector " "Found entity 1: presentsCollisionDetector" {  } { { "Presents/presentsCollisionDetector.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsCollisionDetector.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentscontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentscontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentsController " "Found entity 1: presentsController" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentMove " "Found entity 1: presentMove" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ssegcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sSegController " "Found entity 1: sSegController" {  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/7segtop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/7segtop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7SEGTOP " "Found entity 1: 7SEGTOP" {  } { { "RTL/Seg7/7SEGTOP.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/RTL/Seg7/7SEGTOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/randompresent.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/randompresent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomPresent " "Found entity 1: randomPresent" {  } { { "Presents/randomPresent.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomPresent.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinkclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinkclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinkClk " "Found entity 1: blinkClk" {  } { { "blinkClk.sv" "" { Text "Z:/BubbleTrouble/OurProject/blinkClk.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964489112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964489112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964489112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964489112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964489112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_WITH_MSS_ALL " "Elaborating entity \"TOP_VGA_DEMO_WITH_MSS_ALL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556964491100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_Controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_Controller\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "VGA_Controller" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -440 1136 1352 -200 "VGA_Controller" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491147 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491147 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:VGAmux " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:VGAmux\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "VGAmux" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -440 688 944 -200 "VGAmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerBitMap playerBitMap:playerBitMap " "Elaborating entity \"playerBitMap\" for hierarchy \"playerBitMap:playerBitMap\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "playerBitMap" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -832 1368 1592 -656 "playerBitMap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491225 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556964491664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:playerSquareObject " "Elaborating entity \"square_object\" for hierarchy \"square_object:playerSquareObject\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "playerSquareObject" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -800 952 1176 -656 "playerSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerMove playerMove:playerMove " "Elaborating entity \"playerMove\" for hierarchy \"playerMove:playerMove\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "playerMove" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -736 640 856 -592 "playerMove" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE playerMove.sv(26) " "Verilog HDL or VHDL warning at playerMove.sv(26): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556964491742 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE playerMove.sv(27) " "Verilog HDL or VHDL warning at playerMove.sv(27): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556964491742 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_tmp playerMove.sv(58) " "Verilog HDL Always Construct warning at playerMove.sv(58): inferring latch(es) for variable \"topLeftY_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556964491742 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerMove.sv(82) " "Verilog HDL assignment warning at playerMove.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerMove.sv(83) " "Verilog HDL assignment warning at playerMove.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[0\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[0\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[1\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[1\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[2\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[2\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[3\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[3\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[4\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[4\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[5\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[5\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[6\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[6\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[7\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[7\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[8\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[8\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[9\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[9\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[10\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[10\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[11\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[11\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[12\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[12\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[13\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[13\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[14\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[14\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[15\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[15\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[16\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[16\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[17\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[17\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[18\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[18\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[19\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[19\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[20\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[20\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[21\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[21\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[22\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[22\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[23\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[23\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[24\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[24\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[25\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[25\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[26\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[26\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[27\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[27\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[28\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[28\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[29\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[29\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[30\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[30\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[31\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[31\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964491758 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameControllerTop gameControllerTop:gameControllerTop " "Elaborating entity \"gameControllerTop\" for hierarchy \"gameControllerTop:gameControllerTop\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "gameControllerTop" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 384 856 1144 672 "gameControllerTop" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameStateMachine gameControllerTop:gameControllerTop\|gameStateMachine:inst " "Elaborating entity \"gameStateMachine\" for hierarchy \"gameControllerTop:gameControllerTop\|gameStateMachine:inst\"" {  } { { "gameController/gameControllerTop.bdf" "inst" { Schematic "Z:/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 480 912 1152 784 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE gameStateMachine.sv(26) " "Verilog HDL or VHDL warning at gameStateMachine.sv(26): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556964491814 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(47) " "Verilog HDL assignment warning at gameStateMachine.sv(47): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491814 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(150) " "Verilog HDL assignment warning at gameStateMachine.sv(150): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491815 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(172) " "Verilog HDL assignment warning at gameStateMachine.sv(172): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491815 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(174) " "Verilog HDL assignment warning at gameStateMachine.sv(174): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491817 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 gameStateMachine.sv(191) " "Verilog HDL assignment warning at gameStateMachine.sv(191): truncated value with size 32 to match size of target (12)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491817 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(201) " "Verilog HDL assignment warning at gameStateMachine.sv(201): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491817 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(206) " "Verilog HDL assignment warning at gameStateMachine.sv(206): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491818 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(213) " "Verilog HDL assignment warning at gameStateMachine.sv(213): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491818 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(219) " "Verilog HDL assignment warning at gameStateMachine.sv(219): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491818 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(229) " "Verilog HDL assignment warning at gameStateMachine.sv(229): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491818 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(239) " "Verilog HDL assignment warning at gameStateMachine.sv(239): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491819 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(249) " "Verilog HDL assignment warning at gameStateMachine.sv(249): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964491820 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisionDetector gameControllerTop:gameControllerTop\|collisionDetector:collisionDetector " "Elaborating entity \"collisionDetector\" for hierarchy \"gameControllerTop:gameControllerTop\|collisionDetector:collisionDetector\"" {  } { { "gameController/gameControllerTop.bdf" "collisionDetector" { Schematic "Z:/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 96 928 1176 272 "collisionDetector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD_DEMOALL TOP_KBD_DEMOALL:TOP_KBD " "Elaborating entity \"TOP_KBD_DEMOALL\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "TOP_KBD" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -784 -16 208 -656 "TOP_KBD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoderIn TOP_KBD_DEMOALL:TOP_KBD\|keyToggle_decoderIn:LeftArrow " "Elaborating entity \"keyToggle_decoderIn\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|keyToggle_decoderIn:LeftArrow\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "LeftArrow" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 216 728 992 360 "LeftArrow" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964491962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBDINTF TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst " "Elaborating entity \"TOP_KBDINTF\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 576 728 920 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964492009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "inst3" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964492039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "inst4" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964492120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitrec.sv(71) " "Verilog HDL assignment warning at bitrec.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964492120 "|TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|lpf:cleaner " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|lpf:cleaner\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "cleaner" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 136 304 456 248 "cleaner" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964492166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftArrowConst TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2 " "Elaborating entity \"leftArrowConst\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst2" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 304 392 504 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964492260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "leftArrowConst.v" "LPM_CONSTANT_component" { Text "Z:/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964492340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "leftArrowConst.v" "" { Text "Z:/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964492371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 363 " "Parameter \"lpm_cvalue\" = \"363\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964492371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964492371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964492371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964492371 ""}  } { { "leftArrowConst.v" "" { Text "Z:/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964492371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_rc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_rc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_rc8 " "Found entity 1: lpm_constant_rc8" {  } { { "db/lpm_constant_rc8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964492387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964492387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_rc8 TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag " "Elaborating entity \"lpm_constant_rc8\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964492387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rc8.tdf" "mgl_prim1" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964492967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rc8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 101101011 " "Parameter \"CVALUE\" = \"101101011\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1818296320 " "Parameter \"NODE_NAME\" = \"1818296320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493016 ""}  } { { "db/lpm_constant_rc8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964493016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightArrowConst TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1 " "Elaborating entity \"rightArrowConst\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst1" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 136 392 504 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rightArrowConst.v" "LPM_CONSTANT_component" { Text "Z:/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rightArrowConst.v" "" { Text "Z:/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 372 " "Parameter \"lpm_cvalue\" = \"372\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493795 ""}  } { { "rightArrowConst.v" "" { Text "Z:/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964493795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_hi8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_hi8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_hi8 " "Found entity 1: lpm_constant_hi8" {  } { { "db/lpm_constant_hi8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964493812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964493812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_hi8 TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag " "Elaborating entity \"lpm_constant_hi8\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hi8.tdf" "mgl_prim1" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hi8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 101110100 " "Parameter \"CVALUE\" = \"101110100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964493906 ""}  } { { "db/lpm_constant_hi8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964493906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceBarConst TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3 " "Elaborating entity \"spaceBarConst\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst3" { Schematic "Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 488 400 512 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964493969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "spaceBarConst.v" "LPM_CONSTANT_component" { Text "Z:/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964494015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "spaceBarConst.v" "" { Text "Z:/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964494047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 41 " "Parameter \"lpm_cvalue\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494047 ""}  } { { "spaceBarConst.v" "" { Text "Z:/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964494047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_mb8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_mb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_mb8 " "Found entity 1: lpm_constant_mb8" {  } { { "db/lpm_constant_mb8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964494078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964494078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_mb8 TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag " "Elaborating entity \"lpm_constant_mb8\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964494078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mb8.tdf" "mgl_prim1" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964494110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mb8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964494190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000101001 " "Parameter \"CVALUE\" = \"000101001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1935867904 " "Parameter \"NODE_NAME\" = \"1935867904\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964494190 ""}  } { { "db/lpm_constant_mb8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964494190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "balls_TOP balls_TOP:inst " "Elaborating entity \"balls_TOP\" for hierarchy \"balls_TOP:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 0 -88 200 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964494190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMux balls_TOP:inst\|ballMux:inst " "Elaborating entity \"ballMux\" for hierarchy \"balls_TOP:inst\|ballMux:inst\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 392 1352 1592 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964494237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Huge_Ball_TOP balls_TOP:inst\|Huge_Ball_TOP:inst2 " "Elaborating entity \"Huge_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst2" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 400 728 992 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964494284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hugeBallBitMap balls_TOP:inst\|Huge_Ball_TOP:inst2\|hugeBallBitMap:inst " "Elaborating entity \"hugeBallBitMap\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|hugeBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "inst" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { { 328 1344 1568 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964494316 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556964495668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Huge_Ball_TOP:inst2\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "ballSquareObject" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { { 360 1032 1256 504 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964495723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9 " "Elaborating entity \"ballMove\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\"" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "inst9" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { { 368 600 832 544 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964495770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(96) " "Verilog HDL assignment warning at ballMove.sv(96): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964495770 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(97) " "Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964495770 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(99) " "Verilog HDL assignment warning at ballMove.sv(99): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964495770 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(100) " "Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964495770 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballController balls_TOP:inst\|ballController:inst6 " "Elaborating entity \"ballController\" for hierarchy \"balls_TOP:inst\|ballController:inst6\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst6" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 752 1384 1624 960 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964495817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE ballController.sv(39) " "Verilog HDL or VHDL warning at ballController.sv(39): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "Ball/ballController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballController.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556964495817 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballController:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hugeBallCollisionDetector balls_TOP:inst\|hugeBallCollisionDetector:inst4 " "Elaborating entity \"hugeBallCollisionDetector\" for hierarchy \"balls_TOP:inst\|hugeBallCollisionDetector:inst4\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst4" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 768 784 1032 944 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964495866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Big_Ball_TOP balls_TOP:inst\|Big_Ball_TOP:bigBall1 " "Elaborating entity \"Big_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "bigBall1" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 48 696 960 272 "bigBall1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964495912 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "topLeftX\[10..0\] " "Pin \"topLeftX\[10..0\]\" is missing source" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 592 40 216 608 "topLeftX\[10..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1556964495912 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "topLeftY\[10..0\] " "Pin \"topLeftY\[10..0\]\" is missing source" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 616 40 216 632 "topLeftY\[10..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1556964495912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigBallBitMap balls_TOP:inst\|Big_Ball_TOP:bigBall1\|bigBallBitMap:inst " "Elaborating entity \"bigBallBitMap\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|bigBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "inst" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 256 1008 1232 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964495959 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556964496333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Big_Ball_TOP:bigBall1\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "ballSquareObject" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 288 696 920 432 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedCalc balls_TOP:inst\|speedCalc:inst3 " "Elaborating entity \"speedCalc\" for hierarchy \"balls_TOP:inst\|speedCalc:inst3\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst3" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 800 208 440 912 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test balls_TOP:inst\|test:inst7 " "Elaborating entity \"test\" for hierarchy \"balls_TOP:inst\|test:inst7\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst7" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 336 832 944 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "test.v" "LPM_CONSTANT_component" { Text "Z:/BubbleTrouble/OurProject/test.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "test.v" "" { Text "Z:/BubbleTrouble/OurProject/test.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 50 " "Parameter \"lpm_cvalue\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496553 ""}  } { { "test.v" "" { Text "Z:/BubbleTrouble/OurProject/test.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964496553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_jj8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_jj8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_jj8 " "Found entity 1: lpm_constant_jj8" {  } { { "db/lpm_constant_jj8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964496569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964496569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_jj8 balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jj8:ag " "Elaborating entity \"lpm_constant_jj8\" for hierarchy \"balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jj8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_jj8.tdf" "mgl_prim1" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_jj8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"balls_TOP:inst\|test:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jj8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000110010 " "Parameter \"CVALUE\" = \"00000110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496663 ""}  } { { "db/lpm_constant_jj8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964496663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test4 balls_TOP:inst\|test4:inst1 " "Elaborating entity \"test4\" for hierarchy \"balls_TOP:inst\|test4:inst1\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst1" { Schematic "Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 352 560 672 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "test4.v" "LPM_CONSTANT_component" { Text "Z:/BubbleTrouble/OurProject/test4.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "test4.v" "" { Text "Z:/BubbleTrouble/OurProject/test4.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 50 " "Parameter \"lpm_cvalue\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=test " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496772 ""}  } { { "test4.v" "" { Text "Z:/BubbleTrouble/OurProject/test4.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964496772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ol8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_ol8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ol8 " "Found entity 1: lpm_constant_ol8" {  } { { "db/lpm_constant_ol8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_ol8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964496788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964496788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ol8 balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ol8:ag " "Elaborating entity \"lpm_constant_ol8\" for hierarchy \"balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ol8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ol8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ol8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ol8.tdf" "mgl_prim1" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_ol8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ol8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ol8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ol8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_ol8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ol8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"balls_TOP:inst\|test4:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ol8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000110010 " "Parameter \"CVALUE\" = \"0000000000110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952805748 " "Parameter \"NODE_NAME\" = \"1952805748\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964496883 ""}  } { { "db/lpm_constant_ol8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_ol8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964496883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropeBitMap ropeBitMap:ropeBitMap " "Elaborating entity \"ropeBitMap\" for hierarchy \"ropeBitMap:ropeBitMap\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "ropeBitMap" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1136 1264 1488 -992 "ropeBitMap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496883 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556964496899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareRope squareRope:ropeSquareObject " "Elaborating entity \"squareRope\" for hierarchy \"squareRope:ropeSquareObject\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "ropeSquareObject" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1104 912 1136 -928 "ropeSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroConst zeroConst:zero " "Elaborating entity \"zeroConst\" for hierarchy \"zeroConst:zero\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "zero" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1160 528 640 -1112 "zero" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964496977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant zeroConst:zero\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"zeroConst:zero\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst.v" "LPM_CONSTANT_component" { Text "Z:/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zeroConst:zero\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"zeroConst:zero\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst.v" "" { Text "Z:/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zeroConst:zero\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"zeroConst:zero\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964497117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964497117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964497117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964497117 ""}  } { { "zeroConst.v" "" { Text "Z:/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964497117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropeMove ropeMove:ropeMove " "Elaborating entity \"ropeMove\" for hierarchy \"ropeMove:ropeMove\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "ropeMove" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1008 560 760 -896 "ropeMove" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE ropeMove.sv(24) " "Verilog HDL or VHDL warning at ropeMove.sv(24): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Rope/ropeMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556964497133 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ropeMove.sv(63) " "Verilog HDL assignment warning at ropeMove.sv(63): truncated value with size 32 to match size of target (11)" {  } { { "Rope/ropeMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964497133 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Presents_TOP Presents_TOP:inst16 " "Elaborating entity \"Presents_TOP\" for hierarchy \"Presents_TOP:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst16" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 400 -104 208 624 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentMux Presents_TOP:inst16\|presentMux:inst8 " "Elaborating entity \"presentMux\" for hierarchy \"Presents_TOP:inst16\|presentMux:inst8\"" {  } { { "Presents/Presents_TOP.bdf" "inst8" { Schematic "Z:/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 448 200 456 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "present_top Presents_TOP:inst16\|present_top:inst3 " "Elaborating entity \"present_top\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\"" {  } { { "Presents/Presents_TOP.bdf" "inst3" { Schematic "Z:/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { -48 1168 1440 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentBitMap Presents_TOP:inst16\|present_top:inst3\|presentBitMap:inst " "Elaborating entity \"presentBitMap\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|presentBitMap:inst\"" {  } { { "Presents/present_top.bdf" "inst" { Schematic "Z:/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 416 1088 1328 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497350 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556964497664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Presents_TOP:inst16\|present_top:inst3\|square_object:presentSquareObject " "Elaborating entity \"square_object\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|square_object:presentSquareObject\"" {  } { { "Presents/present_top.bdf" "presentSquareObject" { Schematic "Z:/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 448 752 976 592 "presentSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentMove Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2 " "Elaborating entity \"presentMove\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\"" {  } { { "Presents/present_top.bdf" "inst2" { Schematic "Z:/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 456 320 552 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE presentMove.sv(29) " "Verilog HDL or VHDL warning at presentMove.sv(29): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftX_tmp presentMove.sv(61) " "Verilog HDL Always Construct warning at presentMove.sv(61): inferring latch(es) for variable \"topLeftX_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 presentMove.sv(76) " "Verilog HDL assignment warning at presentMove.sv(76): truncated value with size 32 to match size of target (11)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 presentMove.sv(77) " "Verilog HDL assignment warning at presentMove.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[0\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[0\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[1\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[1\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[2\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[2\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[3\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[3\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[4\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[4\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[5\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[5\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[6\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[6\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[7\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[7\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[8\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[8\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[9\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[9\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[10\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[10\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[11\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[11\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[12\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[12\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[13\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[13\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[14\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[14\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[15\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[15\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[16\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[16\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[17\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[17\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[18\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[18\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[19\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[19\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[20\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[20\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497758 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[21\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[21\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497759 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[22\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[22\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497759 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[23\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[23\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497759 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[24\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[24\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497759 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[25\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[25\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497759 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[26\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[26\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497759 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[27\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[27\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497759 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[28\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[28\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497759 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[29\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[29\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497759 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[30\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[30\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497760 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[31\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[31\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497761 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroConst16 Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3 " "Elaborating entity \"zeroConst16\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\"" {  } { { "Presents/present_top.bdf" "inst3" { Schematic "Z:/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 336 224 336 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst16.v" "LPM_CONSTANT_component" { Text "Z:/BubbleTrouble/OurProject/zeroConst16.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst16.v" "" { Text "Z:/BubbleTrouble/OurProject/zeroConst16.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964497938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=zero " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=zero\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964497938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964497938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964497938 ""}  } { { "zeroConst16.v" "" { Text "Z:/BubbleTrouble/OurProject/zeroConst16.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964497938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_jl8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_jl8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_jl8 " "Found entity 1: lpm_constant_jl8" {  } { { "db/lpm_constant_jl8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964497954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964497954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_jl8 Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag " "Elaborating entity \"lpm_constant_jl8\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964497969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_jl8.tdf" "mgl_prim1" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_jl8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964498064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964498064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964498064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 2053468783 " "Parameter \"NODE_NAME\" = \"2053468783\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964498064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964498064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964498064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964498064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964498064 ""}  } { { "db/lpm_constant_jl8.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentsController Presents_TOP:inst16\|presentsController:inst18 " "Elaborating entity \"presentsController\" for hierarchy \"Presents_TOP:inst16\|presentsController:inst18\"" {  } { { "Presents/Presents_TOP.bdf" "inst18" { Schematic "Z:/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 384 -384 -128 624 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(66) " "Verilog HDL assignment warning at presentsController.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(67) " "Verilog HDL assignment warning at presentsController.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(68) " "Verilog HDL assignment warning at presentsController.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(130) " "Verilog HDL assignment warning at presentsController.sv(130): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(136) " "Verilog HDL assignment warning at presentsController.sv(136): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(142) " "Verilog HDL assignment warning at presentsController.sv(142): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(155) " "Verilog HDL assignment warning at presentsController.sv(155): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "presentsController.sv(148) " "Verilog HDL Case Statement warning at presentsController.sv(148): incomplete case statement has no default case item" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 148 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(175) " "Verilog HDL assignment warning at presentsController.sv(175): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "presentsController.sv(168) " "Verilog HDL Case Statement warning at presentsController.sv(168): incomplete case statement has no default case item" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 168 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(194) " "Verilog HDL assignment warning at presentsController.sv(194): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "presentsController.sv(187) " "Verilog HDL Case Statement warning at presentsController.sv(187): incomplete case statement has no default case item" {  } { { "Presents/presentsController.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentsController.sv" 187 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1556964498064 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentsCollisionDetector Presents_TOP:inst16\|presentsCollisionDetector:inst11 " "Elaborating entity \"presentsCollisionDetector\" for hierarchy \"Presents_TOP:inst16\|presentsCollisionDetector:inst11\"" {  } { { "Presents/Presents_TOP.bdf" "inst11" { Schematic "Z:/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 0 -392 -144 176 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation Presents_TOP:inst16\|randomLocation:inst1 " "Elaborating entity \"randomLocation\" for hierarchy \"Presents_TOP:inst16\|randomLocation:inst1\"" {  } { { "Presents/Presents_TOP.bdf" "inst1" { Schematic "Z:/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 272 752 968 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498189 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498189 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498189 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation Presents_TOP:inst16\|randomLocation:inst26 " "Elaborating entity \"randomLocation\" for hierarchy \"Presents_TOP:inst16\|randomLocation:inst26\"" {  } { { "Presents/Presents_TOP.bdf" "inst26" { Schematic "Z:/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 424 752 968 536 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498236 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498236 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498236 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomPresent Presents_TOP:inst16\|randomPresent:inst7 " "Elaborating entity \"randomPresent\" for hierarchy \"Presents_TOP:inst16\|randomPresent:inst7\"" {  } { { "Presents/Presents_TOP.bdf" "inst7" { Schematic "Z:/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 752 -376 -160 864 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 randomPresent.sv(24) " "Verilog HDL assignment warning at randomPresent.sv(24): truncated value with size 32 to match size of target (2)" {  } { { "Presents/randomPresent.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomPresent.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498298 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 randomPresent.sv(29) " "Verilog HDL assignment warning at randomPresent.sv(29): truncated value with size 32 to match size of target (2)" {  } { { "Presents/randomPresent.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomPresent.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498298 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 randomPresent.sv(34) " "Verilog HDL assignment warning at randomPresent.sv(34): truncated value with size 32 to match size of target (2)" {  } { { "Presents/randomPresent.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/randomPresent.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498298 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secClk secClk:inst1 " "Elaborating entity \"secClk\" for hierarchy \"secClk:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst1" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 368 472 632 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinkClk blinkClk:inst3 " "Elaborating entity \"blinkClk\" for hierarchy \"blinkClk:inst3\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst3" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 480 456 632 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_drawSquare back_ground_drawSquare:bgDraw " "Elaborating entity \"back_ground_drawSquare\" for hierarchy \"back_ground_drawSquare:bgDraw\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "bgDraw" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -600 56 264 -456 "bgDraw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xFrameSize back_ground_drawSquare.sv(19) " "Verilog HDL or VHDL warning at back_ground_drawSquare.sv(19): object \"xFrameSize\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556964498442 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:bgDraw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yFrameSize back_ground_drawSquare.sv(20) " "Verilog HDL or VHDL warning at back_ground_drawSquare.sv(20): object \"yFrameSize\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556964498442 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:bgDraw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset back_ground_drawSquare.sv(21) " "Verilog HDL or VHDL warning at back_ground_drawSquare.sv(21): object \"bracketOffset\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556964498442 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:bgDraw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(38) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(38): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498442 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:bgDraw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(46) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(46): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498442 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:bgDraw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(52) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(52): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498442 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:bgDraw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7SEGTOP 7SEGTOP:inst5 " "Elaborating entity \"7SEGTOP\" for hierarchy \"7SEGTOP:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst5" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -368 -40 192 -240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexSS 7SEGTOP:inst5\|hexSS:4thDigit5 " "Elaborating entity \"hexSS\" for hierarchy \"7SEGTOP:inst5\|hexSS:4thDigit5\"" {  } { { "RTL/Seg7/7SEGTOP.bdf" "4thDigit5" { Schematic "Z:/BubbleTrouble/OurProject/RTL/Seg7/7SEGTOP.bdf" { { 112 1296 1472 224 "4thDigit5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sSegController 7SEGTOP:inst5\|sSegController:inst " "Elaborating entity \"sSegController\" for hierarchy \"7SEGTOP:inst5\|sSegController:inst\"" {  } { { "RTL/Seg7/7SEGTOP.bdf" "inst" { Schematic "Z:/BubbleTrouble/OurProject/RTL/Seg7/7SEGTOP.bdf" { { 384 536 752 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964498598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sSegController.sv(34) " "Verilog HDL assignment warning at sSegController.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498598 "|TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sSegController.sv(35) " "Verilog HDL assignment warning at sSegController.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498598 "|TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sSegController.sv(36) " "Verilog HDL assignment warning at sSegController.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498598 "|TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sSegController.sv(37) " "Verilog HDL assignment warning at sSegController.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556964498598 "|TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_m2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_m2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_m2p " "Found entity 1: sld_ela_trigger_m2p" {  } { { "db/sld_ela_trigger_m2p.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/sld_ela_trigger_m2p.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964500659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964500659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_projecttop_auto_signaltap_0_1_15ea.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_projecttop_auto_signaltap_0_1_15ea.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_projectTop_auto_signaltap_0_1_15ea " "Found entity 1: sld_reserved_projectTop_auto_signaltap_0_1_15ea" {  } { { "db/sld_reserved_projecttop_auto_signaltap_0_1_15ea.v" "" { Text "Z:/BubbleTrouble/OurProject/db/sld_reserved_projecttop_auto_signaltap_0_1_15ea.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964500877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964500877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sk84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sk84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sk84 " "Found entity 1: altsyncram_sk84" {  } { { "db/altsyncram_sk84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_sk84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964502850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964502850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964502956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964502956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vgb " "Found entity 1: mux_vgb" {  } { { "db/mux_vgb.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/mux_vgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964503118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964503118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jlc " "Found entity 1: mux_jlc" {  } { { "db/mux_jlc.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/mux_jlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964503521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964503521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964503744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964503744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/cntr_39i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964503995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964503995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964504107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964504107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3j " "Found entity 1: cntr_t3j" {  } { { "db/cntr_t3j.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/cntr_t3j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964504279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964504279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964504515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964504515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964504731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964504731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964504824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964504824 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964505313 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556964505474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.04.13:08:30 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2019.05.04.13:08:30 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964510054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964512548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964512908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964514780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964514936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964515074 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964515263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964515279 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964515279 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556964516073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964516374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964516374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964516534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964516534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964516541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964516541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964516640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964516640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 422 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964516781 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964516781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964516781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964516908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964516908 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Mod0\"" {  } { { "sSegController.sv" "Mod0" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556964533119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Div0\"" {  } { { "sSegController.sv" "Div0" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556964533119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Mod1\"" {  } { { "sSegController.sv" "Mod1" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556964533119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Div1\"" {  } { { "sSegController.sv" "Div1" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556964533119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Mod2\"" {  } { { "sSegController.sv" "Mod2" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556964533119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Div2\"" {  } { { "sSegController.sv" "Div2" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556964533119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Mod3\"" {  } { { "sSegController.sv" "Mod3" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556964533119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gameControllerTop:gameControllerTop\|gameStateMachine:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gameControllerTop:gameControllerTop\|gameStateMachine:inst\|Mod0\"" {  } { { "gameStateMachine.sv" "Mod0" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556964533119 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556964533119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Mod0\"" {  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964533198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533198 ""}  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964533198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964533245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964533245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964533308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964533308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964533408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964533408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div0\"" {  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964533532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div0 " "Instantiated megafunction \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533532 ""}  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964533532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964533610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964533610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div1\"" {  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964533792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div1 " "Instantiated megafunction \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964533792 ""}  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964533792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_divide_jbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964533885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964533885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964533995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964533995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964534104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964534104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div2\"" {  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964534217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div2 " "Instantiated megafunction \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964534217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964534217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964534217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964534217 ""}  } { { "sSegController.sv" "" { Text "Z:/BubbleTrouble/OurProject/sSegController.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964534217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_divide_tcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964534323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964534323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964534417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964534417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/alt_u_div_c2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964534526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964534526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameControllerTop:gameControllerTop\|gameStateMachine:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"gameControllerTop:gameControllerTop\|gameStateMachine:inst\|lpm_divide:Mod0\"" {  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964534635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameControllerTop:gameControllerTop\|gameStateMachine:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"gameControllerTop:gameControllerTop\|gameStateMachine:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964534635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964534635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964534635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964534635 ""}  } { { "gameStateMachine.sv" "" { Text "Z:/BubbleTrouble/OurProject/gameStateMachine.sv" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556964534635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964534713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964534713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964534841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964534841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556964534965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964534965 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]~5 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]~5\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]~9 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]~9\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]~13 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]~13\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]~17 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]~17\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]~21 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]~21\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]~25 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]~25\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]~29 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]~29\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]~33 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]~33\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]~37 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]~37\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]~41 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]~41\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]~5 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]~5\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]~9 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]~9\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]~13 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]~13\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]~17 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]~17\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]~21 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]~21\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]~25 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]~25\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]~29 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]~29\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]~33 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]~33\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]~37 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]~37\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]~41 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]~41\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]~5 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]~5\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~9 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~9\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]~13 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]~13\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]~17 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]~17\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]~21 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]~21\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]~25 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]~25\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]~29 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]~29\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]~33 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]~33\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]~37 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]~37\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]~41 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]~41\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~1 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~1 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~9 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~9\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~13 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~13\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~17 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~17\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~21 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~21\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~25 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~29 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~29\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~33 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~33\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~37 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~37\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~41 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~41\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~9 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~9\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~13 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~13\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~17 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~17\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~21 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~21\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~25 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~29 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~29\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~33 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~33\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~37 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~37\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~41 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~41\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~1 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~9 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~9\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~13 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~13\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~17 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~17\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~21 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~21\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~25 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~29 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~29\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~33 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~33\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~37 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~37\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~41 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~41\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~1 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~5 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~9 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~9\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~13 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~13\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~17 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~17\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~21 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~21\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~1 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~5 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~9 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~9\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~13 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~13\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~17 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~17\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~21 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~21\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~29 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~29\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~33 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~33\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~37 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~37\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~41 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~41\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~29 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~29\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~33 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~33\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~37 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~37\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~41 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~41\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[15\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[15\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[15\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]~7 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]~7\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]~11 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]~11\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]~15 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]~15\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]~19 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]~19\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]~23 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]~23\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]~27 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]~27\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]~31 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]~31\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]~35 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]~35\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]~39 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]~39\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[15\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[15\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[15\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]~7 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]~7\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]~11 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]~11\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]~15 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]~15\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]~19 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]~19\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]~23 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]~23\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]~27 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]~27\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]~31 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]~31\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]~35 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]~35\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]~39 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]~39\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[15\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[15\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[15\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]~7 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]~7\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]~11 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]~11\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]~15 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]~15\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]~19 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]~19\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]~23 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]~23\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]~27 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]~27\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]~31 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]~31\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]~35 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]~35\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]~39 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]~39\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~1 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~1 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~11 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~11\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~15 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~15\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~19 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~19\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~23 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~23\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~27 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~27\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~31 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~31\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~35 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~35\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~39 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~39\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~11 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~11\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~15 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~15\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~19 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~19\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~23 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~23\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~27 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~27\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~31 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~31\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~35 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~35\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~39 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~39\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~1 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~11 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~11\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~15 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~15\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~19 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~19\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~23 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~23\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~27 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~27\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~31 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~31\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~35 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~35\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~39 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~39\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~1 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~5 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~9 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~9\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~13 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~13\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~17 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~17\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~21 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~21\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[11\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~1 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[11\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~1\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[10\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~5 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[10\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[9\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~9 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[9\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~9\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[8\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~13 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[8\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~13\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[7\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~17 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[7\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~17\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[6\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~21 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[6\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~21\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~31 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~31\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~35 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~35\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~39 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~39\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[16\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[16\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[15\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[15\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[14\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~31 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[14\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~31\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[13\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~35 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[13\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~35\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[12\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~39 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[12\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~39\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]~43 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]~43\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]~47 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]~47\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]~51 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]~51\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]~55 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]~55\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]~59 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]~59\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]~63 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]~63\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[31\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[31\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[31\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]~43 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]~43\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]~47 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]~47\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]~51 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]~51\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]~55 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]~55\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]~59 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]~59\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]~63 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]~63\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[31\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[31\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[31\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]~43 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]~43\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]~47 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]~47\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]~51 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]~51\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]~55 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]~55\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]~59 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]~59\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]~63 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]~63\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[31\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[31\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[31\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~71 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~71\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~75 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~75\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~79 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~79\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~83 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~83\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~87 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~87\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~91 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~91\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~71 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~71\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~75 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~75\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~79 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~79\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~83 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~83\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~87 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~87\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~91 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~91\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~73 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~73\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~77 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~77\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~81 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~81\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~85 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~85\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~89 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~89\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~91 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~91\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]~_emulated balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]~_emulated\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~71 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~71\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~75 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~75\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~79 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~79\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~83 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~83\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~87 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~87\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~91 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~91\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[30\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[30\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[29\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[29\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[28\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[28\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[27\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[27\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[26\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[26\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[25\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[25\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[24\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[24\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[23\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[23\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[22\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[22\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[21\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[21\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[20\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[20\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[19\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[19\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[18\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[18\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[17\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[17\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[5\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~71 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[5\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~71\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[4\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~75 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[4\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~75\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[3\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~79 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[3\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~79\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[2\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~83 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[2\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~83\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[1\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~87 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[1\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~87\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[0\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~91 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[0\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~91\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[31\]~_emulated balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25 " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[31\]~_emulated\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~25\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[30\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[30\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[30\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[30\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[30\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[30\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[30\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[30\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[30\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[29\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[29\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[29\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[28\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[28\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[28\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[27\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[27\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[27\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[26\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[26\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[26\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[25\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[25\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[25\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[24\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[24\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[24\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[23\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[23\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[23\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[22\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[22\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[22\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[21\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[21\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[21\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[20\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[20\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[20\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[19\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[19\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[19\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[18\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[18\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[18\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[17\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[17\]~_emulated Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[17\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[29\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[29\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[29\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[28\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[28\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[28\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[27\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[27\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[27\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[26\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[26\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[26\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[25\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[25\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[25\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[24\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[24\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[24\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[23\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[23\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[23\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[22\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[22\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[22\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[21\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[21\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[21\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[20\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[20\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[20\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[19\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[19\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[19\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[18\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[18\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[18\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[17\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[17\]~_emulated Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[17\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[29\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[29\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[29\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[28\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[28\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[28\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[27\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[27\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[27\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[26\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[26\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[26\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[25\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[25\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[25\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[24\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[24\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[24\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[23\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[23\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[23\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[22\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[22\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[22\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[21\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[21\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[21\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[20\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[20\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[20\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[19\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[19\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[19\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[18\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[18\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[18\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[17\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[17\]~_emulated Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1 " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[17\]~_emulated\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~1\"" {  } { { "Presents/presentMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1556964536562 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[17]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1556964536562 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43 balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~5 " "Duplicate LATCH primitive \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~43\" merged with LATCH primitive \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~5\"" {  } { { "Ball/ballMove.sv" "" { Text "Z:/BubbleTrouble/OurProject/Ball/ballMove.sv" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1556964542148 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1556964542148 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -288 1440 1616 -272 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556964542680 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556964542680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964543058 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556964547301 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file Z:/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964548087 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 73 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1556964550057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556964550199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556964550199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8269 " "Implemented 8269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556964551561 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556964551561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8157 " "Implemented 8157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556964551561 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556964551561 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556964551561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556964551561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 416 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 416 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556964551875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 13:09:11 2019 " "Processing ended: Sat May 04 13:09:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556964551875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556964551875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556964551875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556964551875 ""}
