<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>MiniMIPS CPU | Adam Sayyed</title>
    <meta name="description" content="Details of the MiniMIPS CPU project by Adam Sayyed.">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link
        href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;600;700&family=Outfit:wght@500;700&display=swap"
        rel="stylesheet">
    <link rel="stylesheet" href="styles.css">
    <script src="https://kit.fontawesome.com/a076d05399.js" crossorigin="anonymous"></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
</head>

<body>
    <div class="app-container">
        <!-- Sidebar -->
        <aside class="sidebar">
            <div class="profile-section">
                <img src="assets/profile.png" alt="Adam Sayyed" class="profile-img">
                <h1 class="profile-name">Adam Sayyed</h1>
                <p class="profile-pronouns">he/him</p>
                <p class="profile-title">Software & ML Engineer | B.S. Computer Science @ UMBC</p>

                <div class="contact-info">
                    <div class="contact-item">
                        <i class="fas fa-map-marker-alt"></i>
                        <span>Maryland, USA</span>
                    </div>
                    <div class="contact-item">
                        <i class="fas fa-university"></i>
                        <span>UMBC</span>
                    </div>
                    <div class="contact-item">
                        <i class="fas fa-envelope"></i>
                        <a href="mailto:adam.a.sayyed@gmail.com">Email</a>
                    </div>
                    <div class="contact-item">
                        <i class="fab fa-github"></i>
                        <a href="https://github.com/AdamSayyed" target="_blank">Github</a>
                    </div>
                    <div class="contact-item">
                        <i class="fab fa-linkedin"></i>
                        <a href="https://linkedin.com/in/adamsayyed" target="_blank">LinkedIn</a>
                    </div>
                    <div class="contact-item">
                        <i class="fas fa-file-pdf"></i>
                        <a href="assets/AdamSayyed_Resume.pdf" target="_blank">Resume</a>
                    </div>
                </div>
            </div>

            <div class="sidebar-footer">
                <div class="logo-row">
                    <!-- Placeholders for logos if needed, or just keep it clean -->
                </div>
            </div>
        </aside>

        <!-- Main Content -->
        <main class="main-content">
            <!-- Top Navigation -->
            <nav class="top-nav">
                <a href="index.html" class="nav-logo">Adam Sayyed</a>
                <ul class="nav-links">
                    <li><a href="index.html#projects">Back to Projects</a></li>
                    <li><a href="index.html">Home</a></li>
                </ul>
            </nav>

            <div class="content-wrapper">
                <section class="content-section">
                    <a href="index.html#projects"
                        style="display: inline-block; margin-bottom: 1.5rem; color: var(--accent-primary); font-weight: 500;"><i
                            class="fas fa-arrow-left"></i> Back to Projects</a>

                    <h1 class="section-heading" style="display: block; border: none; margin-bottom: 0.5rem;">MiniMIPS
                        CPU</h1>
                    <p class="tech-stack" style="margin-bottom: 2rem; font-size: 1.1rem;">Custom MATLAB Processor</p>

                    <div style="margin-bottom: 3rem;">
                        <a href="https://github.com/AdamSayyed/MiniMIPS-CPU" target="_blank"
                            style="color: var(--accent-primary); font-weight: 500; display: inline-flex; align-items: center; gap: 0.5rem; font-size: 1.05rem;">
                            <i class="fab fa-github"></i> View Project on GitHub
                        </a>
                    </div>

                    <div class="project-details">
                        <h3>1. Introduction</h3>
                        <p>MiniMIPS is a fully simulated CPU implemented entirely in MATLAB/Simulink. It follows a
                            classic 5-stage pipeline architecture and supports a custom instruction set, complete data
                            path, control logic, and cycle-accurate execution. The goal of the project was to create a
                            functioning processor model capable of running real assembly programs and reflecting
                            hardware-accurate behavior, including stalls, forwarding, and branch flow.</p>

                        <h3>2. Architecture Overview</h3>
                        <p><strong>Pipeline Stages</strong><br>
                            MiniMIPS implements the traditional 5 hardware pipeline stages:</p>
                        <ul class="simple-list">
                            <li><strong>Instruction Fetch (IF):</strong> program counter logic, instruction memory, PC
                                update</li>
                            <li><strong>Instruction Decode (ID):</strong> full decoder, immediate generation, register
                                file reads</li>
                            <li><strong>Execute (EX):</strong> ALU for arithmetic/logical operations (add, sub, xor,
                                slt, shifts)</li>
                            <li><strong>Memory Access (MEM):</strong> load/store operations on a simulated memory</li>
                            <li><strong>Writeback (WB):</strong> writing ALU or memory results into the register file
                            </li>
                        </ul>

                        <h3>3. Instruction Set Architecture (ISA)</h3>
                        <p>The project includes a complete ISA inspired by MIPS, with:</p>
                        <ul class="simple-list">
                            <li>Arithmetic and logical instructions</li>
                            <li>Load/store instructions</li>
                            <li>Branch and jump operations</li>
                            <li>Pseudo-instructions for easier testing</li>
                            <li>Binary encoding formats defined and decoded in ID stage</li>
                        </ul>
                        <p>All instructions were assembled using small MATLAB scripts that served as a lightweight
                            assembler.</p>

                        <h3>4. Control Logic, Hazards, & Pipeline Behavior</h3>
                        <p><strong>Hazard Detection</strong><br>
                            A detection unit identifies read-after-write (RAW) hazards and triggers stalls where needed.
                        </p>
                        <p><strong>Forwarding Unit</strong><br>
                            Forwarding paths bypass ALU results to upcoming instructions to avoid unnecessary stalls.
                        </p>
                        <p><strong>Branch Handling</strong><br>
                            The processor includes a simple branch prediction and branch resolution system to minimize
                            pipeline flushes.</p>
                        <p><strong>FSM-Based Control Unit</strong><br>
                            A MATLAB-modeled finite state machine generates control signals for every instruction type.
                        </p>

                        <h3>5. ALU & Data Path Components</h3>
                        <p><strong>ALU</strong><br>
                            Supports:</p>
                        <ul class="simple-list">
                            <li>Addition</li>
                            <li>Subtraction</li>
                            <li>Comparisons (slt)</li>
                            <li>Bitwise ops (xor)</li>
                            <li>Logical and arithmetic shifting</li>
                        </ul>
                        <p>Arithmetic operations were optimized by reorganizing internal logic to reduce simulated cycle
                            latency.</p>
                        <p><strong>Register File</strong><br>
                            32 registers with dual-read and single-write capability, updated precisely at the WB stage.
                        </p>
                        <p><strong>Memory Subsystem</strong><br>
                            Simulated byte-addressable memory with separate I-MEM and D-MEM modules.</p>

                        <h3>6. Simulation & Validation</h3>
                        <p><strong>Cycle-Accurate Logging</strong><br>
                            The simulator records:</p>
                        <ul class="simple-list">
                            <li>PC at every cycle</li>
                            <li>Register writebacks</li>
                            <li>Memory reads/writes</li>
                            <li>Stall cycles and pipeline bubble insertions</li>
                        </ul>
                        <p><strong>Assembly Program Testing</strong><br>
                            Over 100 assembly programs were executed to verify correctness, including:</p>
                        <ul class="simple-list">
                            <li>Fibonacci</li>
                            <li>Factorial</li>
                            <li>Array operations</li>
                            <li>Sorting routines</li>
                            <li>Matrix multiplication</li>
                            <li>Branch-heavy loops</li>
                            <li>Memory-intensive workloads</li>
                        </ul>
                        <p>These validated the pipeline, control flow, and hazard logic under a wide range of behaviors.
                        </p>

                        <h3>7. Overall Project Focus</h3>
                        <p>MiniMIPS focuses on building a realistic, functioning CPU model within MATLAB, capturing how
                            instructions move through a pipeline, how hazards are resolved, and how control and memory
                            subsystems interact during execution.</p>
                    </div>
                </section>
            </div>

            <footer>
                <p>&copy; 2024 Adam Sayyed.</p>
            </footer>
        </main>
    </div>

    <script src="script.js"></script>
</body>

</html>