// Seed: 4069885318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_4 = 1;
  tri  id_6;
  wire id_7;
  wire id_8;
  assign id_6 = 1;
  id_9(
      .id_0(1), .id_1(id_5 && id_1)
  );
  wire id_10;
  if (1 - 1) begin
    wire id_11;
  end else wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    output tri   id_2
);
  wire id_4;
  and (id_2, id_4, id_1);
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
