
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.33    0.64 v _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.06    0.00    0.64 v _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.05    0.69 ^ _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.69 ^ _3525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.02    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _3593_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3593_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3593_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.33    0.64 ^ _3593_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[19] (net)
                  0.07    0.00    0.64 ^ _3106_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.06    0.70 v _3106_/X (sky130_fd_sc_hd__xor2_1)
                                         _0040_ (net)
                  0.03    0.00    0.70 v _3593_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.70   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3593_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _3588_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3588_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3588_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.34    0.65 ^ _3588_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[14] (net)
                  0.09    0.00    0.65 ^ _3096_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.03    0.07    0.72 v _3096_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _0035_ (net)
                  0.03    0.00    0.72 v _3588_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _3585_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3585_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3585_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3585_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[11] (net)
                  0.07    0.00    0.64 ^ _3085_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.68 v _3085_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _1519_ (net)
                  0.03    0.00    0.68 v _3086_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.74 ^ _3086_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0032_ (net)
                  0.06    0.00    0.74 ^ _3585_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3585_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _3583_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3583_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3583_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3583_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[9] (net)
                  0.07    0.00    0.64 ^ _3081_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.68 v _3081_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _1517_ (net)
                  0.03    0.00    0.68 v _3082_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.74 ^ _3082_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0030_ (net)
                  0.06    0.00    0.74 ^ _3583_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3583_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _3589_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3589_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3589_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.66 ^ _3589_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[15] (net)
                  0.11    0.00    0.66 ^ _3098_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.73 v _3098_/X (sky130_fd_sc_hd__xor2_1)
                                         _0036_ (net)
                  0.03    0.00    0.73 v _3589_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3589_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[8] (net)
                  0.11    0.00    0.67 ^ _3079_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.73 v _3079_/X (sky130_fd_sc_hd__xor2_1)
                                         _0029_ (net)
                  0.03    0.00    0.73 v _3582_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3591_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3591_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3591_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.66 ^ _3591_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[17] (net)
                  0.11    0.00    0.66 ^ _3102_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.73 v _3102_/X (sky130_fd_sc_hd__xor2_1)
                                         _0038_ (net)
                  0.03    0.00    0.73 v _3591_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3591_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3584_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3584_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3584_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3584_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[10] (net)
                  0.11    0.00    0.67 ^ _3083_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.74 v _3083_/X (sky130_fd_sc_hd__xor2_1)
                                         _0031_ (net)
                  0.03    0.00    0.74 v _3584_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3584_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3577_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3577_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3577_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3577_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[3] (net)
                  0.11    0.00    0.67 ^ _3063_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.74 v _3063_/X (sky130_fd_sc_hd__xor2_1)
                                         _0024_ (net)
                  0.03    0.00    0.74 v _3577_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3577_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3590_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3590_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3590_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3590_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[16] (net)
                  0.07    0.00    0.64 ^ _3099_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.68 v _3099_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _1528_ (net)
                  0.03    0.00    0.68 v _3101_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.08    0.75 ^ _3101_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0037_ (net)
                  0.06    0.00    0.75 ^ _3590_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3590_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3592_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3592_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3592_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3592_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[18] (net)
                  0.07    0.00    0.64 ^ _3103_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.68 v _3103_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _1530_ (net)
                  0.03    0.00    0.68 v _3105_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.08    0.76 ^ _3105_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0039_ (net)
                  0.06    0.00    0.76 ^ _3592_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3592_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _3579_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3579_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3579_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.34    0.65 ^ _3579_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[5] (net)
                  0.09    0.00    0.65 ^ _3070_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.70 v _3070_/Y (sky130_fd_sc_hd__nor2_1)
                                         _1510_ (net)
                  0.03    0.00    0.70 v _3071_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.76 ^ _3071_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0026_ (net)
                  0.06    0.00    0.76 ^ _3579_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3579_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3657_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3657_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3657_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3657_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][2] (net)
                  0.03    0.00    0.61 v _3248_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3248_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1610_ (net)
                  0.02    0.00    0.69 v _3249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0104_ (net)
                  0.02    0.00    0.76 v _3657_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3657_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3674_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3674_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3674_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][19] (net)
                  0.03    0.00    0.61 v _3282_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3282_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1627_ (net)
                  0.02    0.00    0.69 v _3283_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3283_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0121_ (net)
                  0.02    0.00    0.76 v _3674_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3674_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3676_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3676_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3676_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3676_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][21] (net)
                  0.03    0.00    0.61 v _3286_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3286_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1629_ (net)
                  0.02    0.00    0.69 v _3287_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3287_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0123_ (net)
                  0.02    0.00    0.76 v _3676_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3676_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3655_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3655_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3655_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3655_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][0] (net)
                  0.03    0.00    0.61 v _3244_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3244_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1608_ (net)
                  0.02    0.00    0.69 v _3245_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3245_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0102_ (net)
                  0.02    0.00    0.76 v _3655_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3655_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3658_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3658_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3658_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3658_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][3] (net)
                  0.03    0.00    0.61 v _3250_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3250_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1611_ (net)
                  0.02    0.00    0.69 v _3251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0105_ (net)
                  0.02    0.00    0.76 v _3658_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3658_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3659_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3659_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3659_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3659_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][4] (net)
                  0.03    0.00    0.61 v _3252_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3252_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1612_ (net)
                  0.02    0.00    0.69 v _3253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0106_ (net)
                  0.02    0.00    0.76 v _3659_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3659_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3661_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3661_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3661_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3661_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][6] (net)
                  0.03    0.00    0.61 v _3256_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3256_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1614_ (net)
                  0.02    0.00    0.69 v _3257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0108_ (net)
                  0.02    0.00    0.76 v _3661_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3661_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3671_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3671_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3671_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3671_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][16] (net)
                  0.03    0.00    0.61 v _3276_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3276_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1624_ (net)
                  0.02    0.00    0.69 v _3277_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3277_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0118_ (net)
                  0.02    0.00    0.76 v _3671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3672_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3672_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3672_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][17] (net)
                  0.03    0.00    0.61 v _3278_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3278_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1625_ (net)
                  0.02    0.00    0.69 v _3279_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3279_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0119_ (net)
                  0.02    0.00    0.76 v _3672_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3672_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3673_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3673_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3673_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3673_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][18] (net)
                  0.03    0.00    0.61 v _3280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1626_ (net)
                  0.02    0.00    0.69 v _3281_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3281_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0120_ (net)
                  0.02    0.00    0.76 v _3673_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3673_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3666_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3666_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3666_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3666_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][11] (net)
                  0.03    0.00    0.62 v _3266_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3266_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1619_ (net)
                  0.02    0.00    0.69 v _3267_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3267_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0113_ (net)
                  0.02    0.00    0.76 v _3666_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3666_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3667_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3667_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3667_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3667_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][12] (net)
                  0.03    0.00    0.62 v _3268_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3268_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1620_ (net)
                  0.02    0.00    0.69 v _3269_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3269_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0114_ (net)
                  0.02    0.00    0.76 v _3667_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3667_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3668_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3668_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3668_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3668_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][13] (net)
                  0.03    0.00    0.62 v _3270_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3270_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1621_ (net)
                  0.02    0.00    0.69 v _3271_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3271_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0115_ (net)
                  0.02    0.00    0.76 v _3668_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3668_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3660_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3660_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3660_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3660_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][5] (net)
                  0.03    0.00    0.62 v _3254_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3254_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1613_ (net)
                  0.02    0.00    0.69 v _3255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0107_ (net)
                  0.02    0.00    0.77 v _3660_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3660_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3662_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3662_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3662_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3662_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][7] (net)
                  0.03    0.00    0.62 v _3258_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3258_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1615_ (net)
                  0.02    0.00    0.69 v _3259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0109_ (net)
                  0.02    0.00    0.77 v _3662_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3662_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3664_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3664_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3664_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3664_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][9] (net)
                  0.03    0.00    0.62 v _3262_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3262_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1617_ (net)
                  0.02    0.00    0.69 v _3263_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3263_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0111_ (net)
                  0.02    0.00    0.77 v _3664_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3664_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3669_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3669_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3669_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3669_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][14] (net)
                  0.03    0.00    0.62 v _3272_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3272_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1622_ (net)
                  0.02    0.00    0.69 v _3273_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3273_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0116_ (net)
                  0.02    0.00    0.77 v _3669_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3669_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3670_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3670_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3670_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3670_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][15] (net)
                  0.03    0.00    0.62 v _3274_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3274_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1623_ (net)
                  0.02    0.00    0.69 v _3275_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0117_ (net)
                  0.02    0.00    0.77 v _3670_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3670_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3680_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3680_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3680_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3680_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][25] (net)
                  0.03    0.00    0.62 v _3294_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3294_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1633_ (net)
                  0.02    0.00    0.69 v _3295_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3295_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0127_ (net)
                  0.02    0.00    0.77 v _3680_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3680_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3681_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3681_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3681_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3681_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][26] (net)
                  0.03    0.00    0.62 v _3296_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3296_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1634_ (net)
                  0.02    0.00    0.69 v _3297_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3297_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0128_ (net)
                  0.02    0.00    0.77 v _3681_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3681_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3685_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3685_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3685_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3685_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][30] (net)
                  0.03    0.00    0.62 v _3304_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3304_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1638_ (net)
                  0.02    0.00    0.69 v _3305_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3305_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0132_ (net)
                  0.02    0.00    0.77 v _3685_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3685_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3686_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3686_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3686_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3686_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][31] (net)
                  0.03    0.00    0.62 v _3306_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3306_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1639_ (net)
                  0.02    0.00    0.69 v _3307_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3307_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0133_ (net)
                  0.02    0.00    0.77 v _3686_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3686_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3656_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3656_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3656_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][1] (net)
                  0.03    0.00    0.62 v _3246_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3246_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1609_ (net)
                  0.02    0.00    0.69 v _3247_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3247_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0103_ (net)
                  0.02    0.00    0.77 v _3656_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3656_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3663_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3663_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3663_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3663_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][8] (net)
                  0.03    0.00    0.62 v _3260_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3260_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1616_ (net)
                  0.02    0.00    0.69 v _3261_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3261_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0110_ (net)
                  0.02    0.00    0.77 v _3663_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3663_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3665_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3665_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3665_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3665_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][10] (net)
                  0.03    0.00    0.62 v _3264_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3264_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1618_ (net)
                  0.02    0.00    0.69 v _3265_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3265_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0112_ (net)
                  0.02    0.00    0.77 v _3665_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3665_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3675_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3675_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3675_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3675_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][20] (net)
                  0.03    0.00    0.62 v _3284_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3284_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1628_ (net)
                  0.02    0.00    0.69 v _3285_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3285_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0122_ (net)
                  0.02    0.00    0.77 v _3675_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3675_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3677_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3677_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][22] (net)
                  0.03    0.00    0.62 v _3288_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3288_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1630_ (net)
                  0.02    0.00    0.69 v _3289_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3289_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0124_ (net)
                  0.02    0.00    0.77 v _3677_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3677_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3678_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3678_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3678_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3678_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][23] (net)
                  0.03    0.00    0.62 v _3290_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3290_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1631_ (net)
                  0.02    0.00    0.69 v _3291_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3291_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0125_ (net)
                  0.02    0.00    0.77 v _3678_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3678_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3679_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3679_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3679_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3679_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][24] (net)
                  0.03    0.00    0.62 v _3292_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3292_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1632_ (net)
                  0.02    0.00    0.69 v _3293_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3293_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0126_ (net)
                  0.02    0.00    0.77 v _3679_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3679_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3682_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3682_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3682_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3682_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][27] (net)
                  0.03    0.00    0.62 v _3298_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3298_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1635_ (net)
                  0.02    0.00    0.69 v _3299_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3299_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0129_ (net)
                  0.02    0.00    0.77 v _3682_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3682_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3683_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3683_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3683_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][28] (net)
                  0.03    0.00    0.62 v _3300_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3300_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1636_ (net)
                  0.02    0.00    0.69 v _3301_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3301_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0130_ (net)
                  0.02    0.00    0.77 v _3683_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3683_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3684_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3684_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3684_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3684_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][29] (net)
                  0.03    0.00    0.62 v _3302_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3302_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1637_ (net)
                  0.02    0.00    0.69 v _3303_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3303_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0131_ (net)
                  0.02    0.00    0.77 v _3684_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3684_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3580_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3580_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3580_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.12    0.36    0.67 ^ _3580_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[6] (net)
                  0.12    0.00    0.67 ^ _3073_/A1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.13    0.80 ^ _3073_/X (sky130_fd_sc_hd__o21a_1)
                                         _0027_ (net)
                  0.03    0.00    0.80 ^ _3580_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3580_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.02    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3641_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3641_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3641_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3641_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][18] (net)
                  0.05    0.00    0.62 ^ _3215_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3215_/X (sky130_fd_sc_hd__mux2_1)
                                         _1593_ (net)
                  0.04    0.00    0.73 ^ _3216_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3216_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0088_ (net)
                  0.03    0.00    0.79 ^ _3641_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3641_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3642_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3642_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3642_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3642_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][19] (net)
                  0.05    0.00    0.62 ^ _3217_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3217_/X (sky130_fd_sc_hd__mux2_1)
                                         _1594_ (net)
                  0.04    0.00    0.73 ^ _3218_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3218_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0089_ (net)
                  0.03    0.00    0.79 ^ _3642_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3642_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3644_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3644_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3644_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3644_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][21] (net)
                  0.05    0.00    0.62 ^ _3222_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3222_/X (sky130_fd_sc_hd__mux2_1)
                                         _1597_ (net)
                  0.04    0.00    0.73 ^ _3223_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3223_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0091_ (net)
                  0.03    0.00    0.79 ^ _3644_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3644_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3647_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3647_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3647_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3647_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][24] (net)
                  0.05    0.00    0.62 ^ _3228_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3228_/X (sky130_fd_sc_hd__mux2_1)
                                         _1600_ (net)
                  0.04    0.00    0.73 ^ _3229_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3229_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0094_ (net)
                  0.03    0.00    0.79 ^ _3647_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3647_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3649_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3649_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3649_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3649_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][26] (net)
                  0.05    0.00    0.62 ^ _3232_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3232_/X (sky130_fd_sc_hd__mux2_1)
                                         _1602_ (net)
                  0.04    0.00    0.73 ^ _3233_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3233_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0096_ (net)
                  0.03    0.00    0.79 ^ _3649_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3649_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3650_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3650_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3650_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][27] (net)
                  0.05    0.00    0.62 ^ _3234_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3234_/X (sky130_fd_sc_hd__mux2_1)
                                         _1603_ (net)
                  0.04    0.00    0.73 ^ _3235_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3235_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0097_ (net)
                  0.03    0.00    0.79 ^ _3650_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3650_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3651_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3651_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3651_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3651_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][28] (net)
                  0.05    0.00    0.62 ^ _3236_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3236_/X (sky130_fd_sc_hd__mux2_1)
                                         _1604_ (net)
                  0.04    0.00    0.73 ^ _3237_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3237_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0098_ (net)
                  0.03    0.00    0.79 ^ _3651_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3651_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3643_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3643_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3643_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3643_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][20] (net)
                  0.05    0.00    0.62 ^ _3220_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3220_/X (sky130_fd_sc_hd__mux2_1)
                                         _1596_ (net)
                  0.04    0.00    0.73 ^ _3221_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3221_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0090_ (net)
                  0.03    0.00    0.80 ^ _3643_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3643_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3645_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3645_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3645_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3645_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][22] (net)
                  0.05    0.00    0.62 ^ _3224_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3224_/X (sky130_fd_sc_hd__mux2_1)
                                         _1598_ (net)
                  0.04    0.00    0.73 ^ _3225_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3225_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0092_ (net)
                  0.03    0.00    0.80 ^ _3645_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3645_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3646_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3646_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3646_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3646_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][23] (net)
                  0.05    0.00    0.62 ^ _3226_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3226_/X (sky130_fd_sc_hd__mux2_1)
                                         _1599_ (net)
                  0.04    0.00    0.73 ^ _3227_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3227_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0093_ (net)
                  0.03    0.00    0.80 ^ _3646_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3646_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3648_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3648_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3648_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3648_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][25] (net)
                  0.05    0.00    0.62 ^ _3230_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3230_/X (sky130_fd_sc_hd__mux2_1)
                                         _1601_ (net)
                  0.04    0.00    0.73 ^ _3231_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3231_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0095_ (net)
                  0.03    0.00    0.80 ^ _3648_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3648_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3628_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3628_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3628_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3628_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][5] (net)
                  0.05    0.00    0.62 ^ _3188_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3188_/X (sky130_fd_sc_hd__mux2_1)
                                         _1579_ (net)
                  0.04    0.00    0.73 ^ _3189_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3189_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0075_ (net)
                  0.03    0.00    0.80 ^ _3628_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3628_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3629_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3629_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3629_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3629_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][6] (net)
                  0.05    0.00    0.62 ^ _3190_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3190_/X (sky130_fd_sc_hd__mux2_1)
                                         _1580_ (net)
                  0.04    0.00    0.73 ^ _3191_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3191_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0076_ (net)
                  0.03    0.00    0.80 ^ _3629_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3629_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3633_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3633_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3633_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3633_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][10] (net)
                  0.05    0.00    0.62 ^ _3199_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3199_/X (sky130_fd_sc_hd__mux2_1)
                                         _1585_ (net)
                  0.04    0.00    0.73 ^ _3200_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3200_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0080_ (net)
                  0.03    0.00    0.80 ^ _3633_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3633_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3634_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3634_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3634_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][11] (net)
                  0.05    0.00    0.62 ^ _3201_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3201_/X (sky130_fd_sc_hd__mux2_1)
                                         _1586_ (net)
                  0.04    0.00    0.73 ^ _3202_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3202_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0081_ (net)
                  0.03    0.00    0.80 ^ _3634_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3634_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3636_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3636_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3636_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3636_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][13] (net)
                  0.05    0.00    0.62 ^ _3205_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3205_/X (sky130_fd_sc_hd__mux2_1)
                                         _1588_ (net)
                  0.04    0.00    0.73 ^ _3206_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3206_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0083_ (net)
                  0.03    0.00    0.80 ^ _3636_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3636_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3635_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3635_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3635_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3635_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][12] (net)
                  0.05    0.00    0.62 ^ _3203_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3203_/X (sky130_fd_sc_hd__mux2_1)
                                         _1587_ (net)
                  0.04    0.00    0.73 ^ _3204_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3204_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0082_ (net)
                  0.03    0.00    0.80 ^ _3635_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3635_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3637_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3637_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3637_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][14] (net)
                  0.05    0.00    0.62 ^ _3207_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3207_/X (sky130_fd_sc_hd__mux2_1)
                                         _1589_ (net)
                  0.04    0.00    0.73 ^ _3208_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3208_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0084_ (net)
                  0.03    0.00    0.80 ^ _3637_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3637_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3638_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3638_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3638_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3638_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][15] (net)
                  0.05    0.00    0.62 ^ _3209_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3209_/X (sky130_fd_sc_hd__mux2_1)
                                         _1590_ (net)
                  0.04    0.00    0.73 ^ _3210_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3210_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0085_ (net)
                  0.03    0.00    0.80 ^ _3638_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3638_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3639_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3639_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3639_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3639_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][16] (net)
                  0.05    0.00    0.62 ^ _3211_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3211_/X (sky130_fd_sc_hd__mux2_1)
                                         _1591_ (net)
                  0.04    0.00    0.73 ^ _3212_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3212_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0086_ (net)
                  0.03    0.00    0.80 ^ _3639_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3639_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3640_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3640_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3640_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3640_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][17] (net)
                  0.05    0.00    0.62 ^ _3213_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3213_/X (sky130_fd_sc_hd__mux2_1)
                                         _1592_ (net)
                  0.04    0.00    0.73 ^ _3214_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3214_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0087_ (net)
                  0.03    0.00    0.80 ^ _3640_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3640_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3627_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3627_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3627_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3627_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][4] (net)
                  0.05    0.00    0.62 ^ _3186_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3186_/X (sky130_fd_sc_hd__mux2_1)
                                         _1578_ (net)
                  0.04    0.00    0.73 ^ _3187_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3187_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0074_ (net)
                  0.03    0.00    0.80 ^ _3627_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3627_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3652_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3652_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3652_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3652_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][29] (net)
                  0.05    0.00    0.62 ^ _3238_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3238_/X (sky130_fd_sc_hd__mux2_1)
                                         _1605_ (net)
                  0.04    0.00    0.73 ^ _3239_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3239_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0099_ (net)
                  0.03    0.00    0.80 ^ _3652_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3652_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3630_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3630_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3630_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3630_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][7] (net)
                  0.05    0.00    0.62 ^ _3192_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3192_/X (sky130_fd_sc_hd__mux2_1)
                                         _1581_ (net)
                  0.04    0.00    0.73 ^ _3193_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3193_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0077_ (net)
                  0.03    0.00    0.80 ^ _3630_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3630_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3631_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3631_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3631_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3631_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][8] (net)
                  0.05    0.00    0.62 ^ _3194_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3194_/X (sky130_fd_sc_hd__mux2_1)
                                         _1582_ (net)
                  0.04    0.00    0.73 ^ _3195_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3195_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0078_ (net)
                  0.03    0.00    0.80 ^ _3631_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3631_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3632_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3632_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3632_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3632_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][9] (net)
                  0.05    0.00    0.62 ^ _3196_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3196_/X (sky130_fd_sc_hd__mux2_1)
                                         _1583_ (net)
                  0.04    0.00    0.73 ^ _3197_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3197_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0079_ (net)
                  0.03    0.00    0.80 ^ _3632_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3632_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3653_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3653_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3653_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3653_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][30] (net)
                  0.05    0.00    0.62 ^ _3240_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3240_/X (sky130_fd_sc_hd__mux2_1)
                                         _1606_ (net)
                  0.04    0.00    0.73 ^ _3241_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3241_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0100_ (net)
                  0.03    0.00    0.80 ^ _3653_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3653_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3654_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3654_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3654_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3654_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][31] (net)
                  0.05    0.00    0.62 ^ _3242_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3242_/X (sky130_fd_sc_hd__mux2_1)
                                         _1607_ (net)
                  0.04    0.00    0.73 ^ _3243_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3243_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0101_ (net)
                  0.03    0.00    0.80 ^ _3654_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3654_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3738_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3738_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3738_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3738_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][19] (net)
                  0.05    0.00    0.62 ^ _3417_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3417_/X (sky130_fd_sc_hd__mux2_1)
                                         _1698_ (net)
                  0.04    0.00    0.73 ^ _3418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0185_ (net)
                  0.03    0.00    0.80 ^ _3738_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3738_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3739_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3739_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3739_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3739_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][20] (net)
                  0.05    0.00    0.62 ^ _3420_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3420_/X (sky130_fd_sc_hd__mux2_1)
                                         _1700_ (net)
                  0.04    0.00    0.73 ^ _3421_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3421_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0186_ (net)
                  0.03    0.00    0.80 ^ _3739_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3739_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3740_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3740_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3740_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3740_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][21] (net)
                  0.05    0.00    0.62 ^ _3422_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3422_/X (sky130_fd_sc_hd__mux2_1)
                                         _1701_ (net)
                  0.04    0.00    0.73 ^ _3423_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3423_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0187_ (net)
                  0.03    0.00    0.80 ^ _3740_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3740_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3742_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3742_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3742_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3742_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][23] (net)
                  0.05    0.00    0.62 ^ _3426_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3426_/X (sky130_fd_sc_hd__mux2_1)
                                         _1703_ (net)
                  0.04    0.00    0.73 ^ _3427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0189_ (net)
                  0.03    0.00    0.80 ^ _3742_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3742_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3743_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3743_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3743_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3743_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][24] (net)
                  0.05    0.00    0.62 ^ _3428_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3428_/X (sky130_fd_sc_hd__mux2_1)
                                         _1704_ (net)
                  0.04    0.00    0.73 ^ _3429_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3429_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0190_ (net)
                  0.03    0.00    0.80 ^ _3743_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3743_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3744_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3744_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3744_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3744_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][25] (net)
                  0.05    0.00    0.62 ^ _3430_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3430_/X (sky130_fd_sc_hd__mux2_1)
                                         _1705_ (net)
                  0.04    0.00    0.73 ^ _3431_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3431_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0191_ (net)
                  0.03    0.00    0.80 ^ _3744_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3744_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3745_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3745_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3745_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3745_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][26] (net)
                  0.05    0.00    0.62 ^ _3432_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3432_/X (sky130_fd_sc_hd__mux2_1)
                                         _1706_ (net)
                  0.04    0.00    0.73 ^ _3433_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3433_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0192_ (net)
                  0.03    0.00    0.80 ^ _3745_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3745_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3746_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3746_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3746_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3746_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][27] (net)
                  0.05    0.00    0.62 ^ _3434_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3434_/X (sky130_fd_sc_hd__mux2_1)
                                         _1707_ (net)
                  0.04    0.00    0.73 ^ _3435_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3435_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0193_ (net)
                  0.03    0.00    0.80 ^ _3746_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3746_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3747_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3747_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3747_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3747_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][28] (net)
                  0.05    0.00    0.62 ^ _3436_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3436_/X (sky130_fd_sc_hd__mux2_1)
                                         _1708_ (net)
                  0.04    0.00    0.73 ^ _3437_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3437_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0194_ (net)
                  0.03    0.00    0.80 ^ _3747_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3747_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3724_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3724_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3724_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3724_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][5] (net)
                  0.05    0.00    0.62 ^ _3388_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3388_/X (sky130_fd_sc_hd__mux2_1)
                                         _1683_ (net)
                  0.04    0.00    0.73 ^ _3389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0171_ (net)
                  0.03    0.00    0.80 ^ _3724_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3724_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3737_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3737_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3737_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3737_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][18] (net)
                  0.05    0.00    0.62 ^ _3415_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3415_/X (sky130_fd_sc_hd__mux2_1)
                                         _1697_ (net)
                  0.04    0.00    0.73 ^ _3416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0184_ (net)
                  0.03    0.00    0.80 ^ _3737_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3737_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3741_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3741_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3741_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3741_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][22] (net)
                  0.05    0.00    0.62 ^ _3424_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3424_/X (sky130_fd_sc_hd__mux2_1)
                                         _1702_ (net)
                  0.04    0.00    0.73 ^ _3425_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3425_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0188_ (net)
                  0.03    0.00    0.80 ^ _3741_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3741_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3725_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3725_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3725_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3725_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][6] (net)
                  0.05    0.00    0.62 ^ _3390_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3390_/X (sky130_fd_sc_hd__mux2_1)
                                         _1684_ (net)
                  0.04    0.00    0.73 ^ _3391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0172_ (net)
                  0.03    0.00    0.80 ^ _3725_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3725_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3727_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3727_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3727_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3727_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][8] (net)
                  0.05    0.00    0.62 ^ _3394_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3394_/X (sky130_fd_sc_hd__mux2_1)
                                         _1686_ (net)
                  0.04    0.00    0.73 ^ _3395_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3395_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0174_ (net)
                  0.03    0.00    0.80 ^ _3727_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3727_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3729_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3729_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3729_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3729_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][10] (net)
                  0.05    0.00    0.62 ^ _3399_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3399_/X (sky130_fd_sc_hd__mux2_1)
                                         _1689_ (net)
                  0.04    0.00    0.73 ^ _3400_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3400_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0176_ (net)
                  0.03    0.00    0.80 ^ _3729_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3729_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3730_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3730_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3730_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3730_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][11] (net)
                  0.05    0.00    0.62 ^ _3401_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3401_/X (sky130_fd_sc_hd__mux2_1)
                                         _1690_ (net)
                  0.04    0.00    0.73 ^ _3402_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3402_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0177_ (net)
                  0.03    0.00    0.80 ^ _3730_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3730_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3731_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3731_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3731_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3731_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][12] (net)
                  0.05    0.00    0.62 ^ _3403_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3403_/X (sky130_fd_sc_hd__mux2_1)
                                         _1691_ (net)
                  0.04    0.00    0.73 ^ _3404_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3404_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0178_ (net)
                  0.03    0.00    0.80 ^ _3731_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3731_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3732_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3732_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3732_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3732_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][13] (net)
                  0.05    0.00    0.62 ^ _3405_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3405_/X (sky130_fd_sc_hd__mux2_1)
                                         _1692_ (net)
                  0.04    0.00    0.73 ^ _3406_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0179_ (net)
                  0.03    0.00    0.80 ^ _3732_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3732_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3723_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3723_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3723_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3723_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][4] (net)
                  0.05    0.00    0.62 ^ _3386_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3386_/X (sky130_fd_sc_hd__mux2_1)
                                         _1682_ (net)
                  0.04    0.00    0.73 ^ _3387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0170_ (net)
                  0.03    0.00    0.80 ^ _3723_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3723_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3733_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3733_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3733_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3733_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][14] (net)
                  0.05    0.00    0.62 ^ _3407_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3407_/X (sky130_fd_sc_hd__mux2_1)
                                         _1693_ (net)
                  0.04    0.00    0.73 ^ _3408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0180_ (net)
                  0.03    0.00    0.80 ^ _3733_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3733_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3734_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3734_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3734_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3734_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][15] (net)
                  0.05    0.00    0.62 ^ _3409_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3409_/X (sky130_fd_sc_hd__mux2_1)
                                         _1694_ (net)
                  0.04    0.00    0.73 ^ _3410_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3410_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0181_ (net)
                  0.03    0.00    0.80 ^ _3734_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3734_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3735_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3735_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3735_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3735_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][16] (net)
                  0.05    0.00    0.62 ^ _3411_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3411_/X (sky130_fd_sc_hd__mux2_1)
                                         _1695_ (net)
                  0.04    0.00    0.73 ^ _3412_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3412_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0182_ (net)
                  0.03    0.00    0.80 ^ _3735_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3735_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3736_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3736_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3736_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3736_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][17] (net)
                  0.05    0.00    0.62 ^ _3413_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3413_/X (sky130_fd_sc_hd__mux2_1)
                                         _1696_ (net)
                  0.04    0.00    0.73 ^ _3414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0183_ (net)
                  0.03    0.00    0.80 ^ _3736_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3736_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3726_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3726_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3726_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3726_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][7] (net)
                  0.05    0.00    0.62 ^ _3392_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3392_/X (sky130_fd_sc_hd__mux2_1)
                                         _1685_ (net)
                  0.04    0.00    0.73 ^ _3393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0173_ (net)
                  0.03    0.00    0.80 ^ _3726_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3726_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3728_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3728_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3728_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3728_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][9] (net)
                  0.05    0.00    0.62 ^ _3396_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3396_/X (sky130_fd_sc_hd__mux2_1)
                                         _1687_ (net)
                  0.04    0.00    0.73 ^ _3397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0175_ (net)
                  0.03    0.00    0.80 ^ _3728_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3728_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3748_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3748_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3748_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3748_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][29] (net)
                  0.05    0.00    0.62 ^ _3438_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3438_/X (sky130_fd_sc_hd__mux2_1)
                                         _1709_ (net)
                  0.04    0.00    0.73 ^ _3439_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3439_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0195_ (net)
                  0.03    0.00    0.80 ^ _3748_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3748_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3749_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3749_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3749_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3749_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][30] (net)
                  0.05    0.00    0.62 ^ _3440_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3440_/X (sky130_fd_sc_hd__mux2_1)
                                         _1710_ (net)
                  0.04    0.00    0.73 ^ _3441_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3441_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0196_ (net)
                  0.03    0.00    0.80 ^ _3749_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3749_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3750_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3750_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3750_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3750_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][31] (net)
                  0.05    0.00    0.62 ^ _3442_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3442_/X (sky130_fd_sc_hd__mux2_1)
                                         _1711_ (net)
                  0.04    0.00    0.73 ^ _3443_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3443_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0197_ (net)
                  0.03    0.00    0.80 ^ _3750_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3750_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3719_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3719_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3719_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3719_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][0] (net)
                  0.05    0.00    0.62 ^ _3378_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3378_/X (sky130_fd_sc_hd__mux2_1)
                                         _1678_ (net)
                  0.04    0.00    0.73 ^ _3379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0166_ (net)
                  0.03    0.00    0.80 ^ _3719_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3719_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3720_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3720_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3720_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3720_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][1] (net)
                  0.05    0.00    0.62 ^ _3380_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3380_/X (sky130_fd_sc_hd__mux2_1)
                                         _1679_ (net)
                  0.04    0.00    0.73 ^ _3381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0167_ (net)
                  0.03    0.00    0.80 ^ _3720_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3720_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3721_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3721_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3721_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3721_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][2] (net)
                  0.05    0.00    0.62 ^ _3382_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3382_/X (sky130_fd_sc_hd__mux2_1)
                                         _1680_ (net)
                  0.04    0.00    0.73 ^ _3383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0168_ (net)
                  0.03    0.00    0.80 ^ _3721_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3721_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3623_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3623_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3623_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3623_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][0] (net)
                  0.05    0.00    0.62 ^ _3178_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3178_/X (sky130_fd_sc_hd__mux2_1)
                                         _1574_ (net)
                  0.04    0.00    0.73 ^ _3179_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3179_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0070_ (net)
                  0.03    0.00    0.80 ^ _3623_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3623_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3624_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3624_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3624_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3624_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][1] (net)
                  0.05    0.00    0.62 ^ _3180_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3180_/X (sky130_fd_sc_hd__mux2_1)
                                         _1575_ (net)
                  0.04    0.00    0.73 ^ _3181_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3181_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0071_ (net)
                  0.03    0.00    0.80 ^ _3624_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3624_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3625_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3625_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3625_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3625_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][2] (net)
                  0.05    0.00    0.62 ^ _3182_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3182_/X (sky130_fd_sc_hd__mux2_1)
                                         _1576_ (net)
                  0.04    0.00    0.73 ^ _3183_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3183_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0072_ (net)
                  0.03    0.00    0.80 ^ _3625_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3625_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3751_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3751_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3751_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3751_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][0] (net)
                  0.05    0.00    0.62 ^ _3446_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3446_/X (sky130_fd_sc_hd__mux2_1)
                                         _1714_ (net)
                  0.04    0.00    0.74 ^ _3447_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3447_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0198_ (net)
                  0.03    0.00    0.80 ^ _3751_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3751_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3752_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3752_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3752_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3752_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][1] (net)
                  0.05    0.00    0.62 ^ _3448_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3448_/X (sky130_fd_sc_hd__mux2_1)
                                         _1715_ (net)
                  0.04    0.00    0.74 ^ _3449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0199_ (net)
                  0.03    0.00    0.80 ^ _3752_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3752_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3753_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3753_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3753_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3753_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][2] (net)
                  0.05    0.00    0.62 ^ _3450_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3450_/X (sky130_fd_sc_hd__mux2_1)
                                         _1716_ (net)
                  0.04    0.00    0.74 ^ _3451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0200_ (net)
                  0.03    0.00    0.81 ^ _3753_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3753_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3754_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3754_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3754_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3754_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][3] (net)
                  0.05    0.00    0.62 ^ _3452_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3452_/X (sky130_fd_sc_hd__mux2_1)
                                         _1717_ (net)
                  0.04    0.00    0.74 ^ _3453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0201_ (net)
                  0.03    0.00    0.81 ^ _3754_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3754_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3755_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3755_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3755_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3755_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][4] (net)
                  0.05    0.00    0.62 ^ _3454_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3454_/X (sky130_fd_sc_hd__mux2_1)
                                         _1718_ (net)
                  0.04    0.00    0.74 ^ _3455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0202_ (net)
                  0.03    0.00    0.81 ^ _3755_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3755_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3757_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3757_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3757_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3757_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][6] (net)
                  0.05    0.00    0.62 ^ _3458_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3458_/X (sky130_fd_sc_hd__mux2_1)
                                         _1720_ (net)
                  0.04    0.00    0.74 ^ _3459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0204_ (net)
                  0.03    0.00    0.81 ^ _3757_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3757_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3722_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3722_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3722_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][3] (net)
                  0.05    0.00    0.62 ^ _3384_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3384_/X (sky130_fd_sc_hd__mux2_1)
                                         _1681_ (net)
                  0.04    0.00    0.74 ^ _3385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0169_ (net)
                  0.03    0.00    0.80 ^ _3722_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3722_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3764_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3764_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3764_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3764_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][13] (net)
                  0.05    0.00    0.63 ^ _3473_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3473_/X (sky130_fd_sc_hd__mux2_1)
                                         _1728_ (net)
                  0.04    0.00    0.74 ^ _3474_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3474_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0211_ (net)
                  0.03    0.00    0.81 ^ _3764_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3764_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3765_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3765_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3765_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3765_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][14] (net)
                  0.05    0.00    0.63 ^ _3475_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3475_/X (sky130_fd_sc_hd__mux2_1)
                                         _1729_ (net)
                  0.04    0.00    0.74 ^ _3476_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3476_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0212_ (net)
                  0.03    0.00    0.81 ^ _3765_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3765_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3766_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3766_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3766_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3766_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][15] (net)
                  0.05    0.00    0.63 ^ _3477_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3477_/X (sky130_fd_sc_hd__mux2_1)
                                         _1730_ (net)
                  0.04    0.00    0.74 ^ _3478_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3478_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0213_ (net)
                  0.03    0.00    0.81 ^ _3766_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3766_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3767_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3767_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3767_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3767_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][16] (net)
                  0.05    0.00    0.63 ^ _3479_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3479_/X (sky130_fd_sc_hd__mux2_1)
                                         _1731_ (net)
                  0.04    0.00    0.74 ^ _3480_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3480_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0214_ (net)
                  0.03    0.00    0.81 ^ _3767_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3767_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3768_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3768_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3768_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3768_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][17] (net)
                  0.05    0.00    0.63 ^ _3481_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3481_/X (sky130_fd_sc_hd__mux2_1)
                                         _1732_ (net)
                  0.04    0.00    0.74 ^ _3482_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3482_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0215_ (net)
                  0.03    0.00    0.81 ^ _3768_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3768_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3769_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][18] (net)
                  0.05    0.00    0.63 ^ _3483_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3483_/X (sky130_fd_sc_hd__mux2_1)
                                         _1733_ (net)
                  0.04    0.00    0.74 ^ _3484_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3484_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0216_ (net)
                  0.03    0.00    0.81 ^ _3769_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3769_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3770_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3770_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3770_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3770_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][19] (net)
                  0.05    0.00    0.63 ^ _3485_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3485_/X (sky130_fd_sc_hd__mux2_1)
                                         _1734_ (net)
                  0.04    0.00    0.74 ^ _3486_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3486_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0217_ (net)
                  0.03    0.00    0.81 ^ _3770_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3770_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3763_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3763_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3763_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3763_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][12] (net)
                  0.05    0.00    0.63 ^ _3471_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3471_/X (sky130_fd_sc_hd__mux2_1)
                                         _1727_ (net)
                  0.04    0.00    0.74 ^ _3472_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3472_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0210_ (net)
                  0.03    0.00    0.81 ^ _3763_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3763_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3756_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3756_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3756_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3756_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][5] (net)
                  0.05    0.00    0.63 ^ _3456_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3456_/X (sky130_fd_sc_hd__mux2_1)
                                         _1719_ (net)
                  0.04    0.00    0.74 ^ _3457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0203_ (net)
                  0.03    0.00    0.81 ^ _3756_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3756_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3758_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3758_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3758_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3758_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][7] (net)
                  0.05    0.00    0.63 ^ _3460_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3460_/X (sky130_fd_sc_hd__mux2_1)
                                         _1721_ (net)
                  0.04    0.00    0.74 ^ _3461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0205_ (net)
                  0.03    0.00    0.81 ^ _3758_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3758_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3771_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3771_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3771_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3771_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][20] (net)
                  0.05    0.00    0.63 ^ _3488_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3488_/X (sky130_fd_sc_hd__mux2_1)
                                         _1736_ (net)
                  0.04    0.00    0.74 ^ _3489_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3489_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0218_ (net)
                  0.03    0.00    0.81 ^ _3771_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3771_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3776_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3776_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3776_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3776_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][25] (net)
                  0.05    0.00    0.63 ^ _3498_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3498_/X (sky130_fd_sc_hd__mux2_1)
                                         _1741_ (net)
                  0.04    0.00    0.74 ^ _3499_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3499_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0223_ (net)
                  0.03    0.00    0.81 ^ _3776_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3776_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3781_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3781_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3781_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3781_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][30] (net)
                  0.05    0.00    0.63 ^ _3508_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3508_/X (sky130_fd_sc_hd__mux2_1)
                                         _1746_ (net)
                  0.04    0.00    0.74 ^ _3509_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3509_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0228_ (net)
                  0.03    0.00    0.81 ^ _3781_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3781_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3782_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3782_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3782_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3782_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][31] (net)
                  0.05    0.00    0.63 ^ _3510_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3510_/X (sky130_fd_sc_hd__mux2_1)
                                         _1747_ (net)
                  0.04    0.00    0.74 ^ _3511_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3511_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0229_ (net)
                  0.03    0.00    0.81 ^ _3782_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3782_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3759_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3759_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3759_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3759_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][8] (net)
                  0.05    0.00    0.63 ^ _3462_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3462_/X (sky130_fd_sc_hd__mux2_1)
                                         _1722_ (net)
                  0.04    0.00    0.74 ^ _3463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0206_ (net)
                  0.03    0.00    0.81 ^ _3759_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3759_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3760_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3760_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3760_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3760_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][9] (net)
                  0.05    0.00    0.63 ^ _3464_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3464_/X (sky130_fd_sc_hd__mux2_1)
                                         _1723_ (net)
                  0.04    0.00    0.74 ^ _3465_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0207_ (net)
                  0.03    0.00    0.81 ^ _3760_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3760_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3761_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3761_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3761_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3761_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][10] (net)
                  0.05    0.00    0.63 ^ _3467_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3467_/X (sky130_fd_sc_hd__mux2_1)
                                         _1725_ (net)
                  0.04    0.00    0.74 ^ _3468_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3468_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0208_ (net)
                  0.03    0.00    0.81 ^ _3761_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3761_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3762_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3762_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3762_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3762_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][11] (net)
                  0.05    0.00    0.63 ^ _3469_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3469_/X (sky130_fd_sc_hd__mux2_1)
                                         _1726_ (net)
                  0.04    0.00    0.74 ^ _3470_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3470_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0209_ (net)
                  0.03    0.00    0.81 ^ _3762_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3762_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3772_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3772_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3772_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3772_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][21] (net)
                  0.05    0.00    0.63 ^ _3490_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3490_/X (sky130_fd_sc_hd__mux2_1)
                                         _1737_ (net)
                  0.04    0.00    0.74 ^ _3491_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3491_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0219_ (net)
                  0.03    0.00    0.81 ^ _3772_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3772_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3773_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3773_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3773_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3773_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][22] (net)
                  0.05    0.00    0.63 ^ _3492_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3492_/X (sky130_fd_sc_hd__mux2_1)
                                         _1738_ (net)
                  0.04    0.00    0.74 ^ _3493_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3493_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0220_ (net)
                  0.03    0.00    0.81 ^ _3773_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3773_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3774_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3774_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3774_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3774_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][23] (net)
                  0.05    0.00    0.63 ^ _3494_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3494_/X (sky130_fd_sc_hd__mux2_1)
                                         _1739_ (net)
                  0.04    0.00    0.74 ^ _3495_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3495_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0221_ (net)
                  0.03    0.00    0.81 ^ _3774_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3774_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3775_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3775_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3775_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3775_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][24] (net)
                  0.05    0.00    0.63 ^ _3496_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3496_/X (sky130_fd_sc_hd__mux2_1)
                                         _1740_ (net)
                  0.04    0.00    0.74 ^ _3497_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3497_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0222_ (net)
                  0.03    0.00    0.81 ^ _3775_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3775_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3777_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3777_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3777_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3777_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][26] (net)
                  0.05    0.00    0.63 ^ _3500_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3500_/X (sky130_fd_sc_hd__mux2_1)
                                         _1742_ (net)
                  0.04    0.00    0.74 ^ _3501_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3501_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0224_ (net)
                  0.03    0.00    0.81 ^ _3777_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3777_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3778_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3778_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3778_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3778_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][27] (net)
                  0.05    0.00    0.63 ^ _3502_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3502_/X (sky130_fd_sc_hd__mux2_1)
                                         _1743_ (net)
                  0.04    0.00    0.74 ^ _3503_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3503_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0225_ (net)
                  0.03    0.00    0.81 ^ _3778_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3778_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3779_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3779_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3779_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3779_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][28] (net)
                  0.05    0.00    0.63 ^ _3504_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3504_/X (sky130_fd_sc_hd__mux2_1)
                                         _1744_ (net)
                  0.04    0.00    0.74 ^ _3505_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3505_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0226_ (net)
                  0.03    0.00    0.81 ^ _3779_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3779_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3780_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3780_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3780_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3780_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][29] (net)
                  0.05    0.00    0.63 ^ _3506_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3506_/X (sky130_fd_sc_hd__mux2_1)
                                         _1745_ (net)
                  0.04    0.00    0.74 ^ _3507_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3507_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0227_ (net)
                  0.03    0.00    0.81 ^ _3780_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3780_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3688_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3688_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3688_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3688_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][1] (net)
                  0.06    0.00    0.63 ^ _3312_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3312_/X (sky130_fd_sc_hd__mux2_1)
                                         _1643_ (net)
                  0.04    0.00    0.74 ^ _3313_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3313_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0135_ (net)
                  0.03    0.00    0.81 ^ _3688_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3688_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3689_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3689_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3689_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3689_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][2] (net)
                  0.06    0.00    0.63 ^ _3314_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3314_/X (sky130_fd_sc_hd__mux2_1)
                                         _1644_ (net)
                  0.04    0.00    0.74 ^ _3315_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3315_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0136_ (net)
                  0.03    0.00    0.81 ^ _3689_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3689_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3705_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3705_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3705_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3705_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][18] (net)
                  0.06    0.00    0.63 ^ _3347_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3347_/X (sky130_fd_sc_hd__mux2_1)
                                         _1661_ (net)
                  0.04    0.00    0.74 ^ _3348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0152_ (net)
                  0.03    0.00    0.81 ^ _3705_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3705_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3706_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3706_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3706_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][19] (net)
                  0.06    0.00    0.63 ^ _3349_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3349_/X (sky130_fd_sc_hd__mux2_1)
                                         _1662_ (net)
                  0.04    0.00    0.74 ^ _3350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0153_ (net)
                  0.03    0.00    0.81 ^ _3706_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3706_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3687_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3687_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3687_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3687_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][0] (net)
                  0.06    0.00    0.63 ^ _3310_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3310_/X (sky130_fd_sc_hd__mux2_1)
                                         _1642_ (net)
                  0.04    0.00    0.74 ^ _3311_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3311_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0134_ (net)
                  0.03    0.00    0.81 ^ _3687_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3687_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3690_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3690_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3690_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3690_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][3] (net)
                  0.06    0.00    0.63 ^ _3316_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3316_/X (sky130_fd_sc_hd__mux2_1)
                                         _1645_ (net)
                  0.04    0.00    0.74 ^ _3317_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3317_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0137_ (net)
                  0.03    0.00    0.81 ^ _3690_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3690_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3691_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3691_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3691_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3691_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][4] (net)
                  0.06    0.00    0.63 ^ _3318_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3318_/X (sky130_fd_sc_hd__mux2_1)
                                         _1646_ (net)
                  0.04    0.00    0.74 ^ _3319_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3319_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0138_ (net)
                  0.03    0.00    0.81 ^ _3691_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3691_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3693_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3693_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3693_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3693_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][6] (net)
                  0.06    0.00    0.63 ^ _3322_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3322_/X (sky130_fd_sc_hd__mux2_1)
                                         _1648_ (net)
                  0.04    0.00    0.74 ^ _3323_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0140_ (net)
                  0.03    0.00    0.81 ^ _3693_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3693_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3695_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3695_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3695_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3695_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][8] (net)
                  0.06    0.00    0.63 ^ _3326_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3326_/X (sky130_fd_sc_hd__mux2_1)
                                         _1650_ (net)
                  0.04    0.00    0.74 ^ _3327_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3327_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0142_ (net)
                  0.03    0.00    0.81 ^ _3695_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3695_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3701_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3701_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3701_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3701_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][14] (net)
                  0.06    0.00    0.63 ^ _3339_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3339_/X (sky130_fd_sc_hd__mux2_1)
                                         _1657_ (net)
                  0.04    0.00    0.74 ^ _3340_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3340_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0148_ (net)
                  0.03    0.00    0.81 ^ _3701_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3701_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3702_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3702_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3702_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3702_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][15] (net)
                  0.06    0.00    0.63 ^ _3341_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3341_/X (sky130_fd_sc_hd__mux2_1)
                                         _1658_ (net)
                  0.04    0.00    0.74 ^ _3342_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3342_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0149_ (net)
                  0.03    0.00    0.81 ^ _3702_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3702_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3703_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3703_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3703_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3703_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][16] (net)
                  0.06    0.00    0.63 ^ _3343_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3343_/X (sky130_fd_sc_hd__mux2_1)
                                         _1659_ (net)
                  0.04    0.00    0.74 ^ _3344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0150_ (net)
                  0.03    0.00    0.81 ^ _3703_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3703_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3704_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3704_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3704_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3704_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][17] (net)
                  0.06    0.00    0.63 ^ _3345_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3345_/X (sky130_fd_sc_hd__mux2_1)
                                         _1660_ (net)
                  0.04    0.00    0.74 ^ _3346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0151_ (net)
                  0.03    0.00    0.81 ^ _3704_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3704_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3698_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3698_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3698_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3698_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][11] (net)
                  0.06    0.00    0.63 ^ _3333_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3333_/X (sky130_fd_sc_hd__mux2_1)
                                         _1654_ (net)
                  0.04    0.00    0.75 ^ _3334_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3334_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0145_ (net)
                  0.03    0.00    0.81 ^ _3698_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3698_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3699_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3699_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3699_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3699_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][12] (net)
                  0.06    0.00    0.63 ^ _3335_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3335_/X (sky130_fd_sc_hd__mux2_1)
                                         _1655_ (net)
                  0.04    0.00    0.75 ^ _3336_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3336_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0146_ (net)
                  0.03    0.00    0.81 ^ _3699_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3699_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3700_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3700_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3700_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3700_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][13] (net)
                  0.06    0.00    0.63 ^ _3337_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3337_/X (sky130_fd_sc_hd__mux2_1)
                                         _1656_ (net)
                  0.04    0.00    0.75 ^ _3338_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3338_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0147_ (net)
                  0.03    0.00    0.81 ^ _3700_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3700_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3692_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3692_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3692_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][5] (net)
                  0.06    0.00    0.63 ^ _3320_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3320_/X (sky130_fd_sc_hd__mux2_1)
                                         _1647_ (net)
                  0.04    0.00    0.75 ^ _3321_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3321_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0139_ (net)
                  0.03    0.00    0.81 ^ _3692_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3692_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3694_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3694_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3694_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][7] (net)
                  0.06    0.00    0.63 ^ _3324_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3324_/X (sky130_fd_sc_hd__mux2_1)
                                         _1649_ (net)
                  0.04    0.00    0.75 ^ _3325_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3325_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0141_ (net)
                  0.03    0.00    0.81 ^ _3694_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3694_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3696_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3696_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3696_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3696_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][9] (net)
                  0.06    0.00    0.63 ^ _3328_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3328_/X (sky130_fd_sc_hd__mux2_1)
                                         _1651_ (net)
                  0.04    0.00    0.75 ^ _3329_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3329_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0143_ (net)
                  0.03    0.00    0.81 ^ _3696_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3696_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3717_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3717_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3717_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3717_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][30] (net)
                  0.06    0.00    0.63 ^ _3372_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3372_/X (sky130_fd_sc_hd__mux2_1)
                                         _1674_ (net)
                  0.04    0.00    0.75 ^ _3373_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3373_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0164_ (net)
                  0.03    0.00    0.81 ^ _3717_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3717_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3718_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3718_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3718_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3718_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][31] (net)
                  0.06    0.00    0.63 ^ _3374_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3374_/X (sky130_fd_sc_hd__mux2_1)
                                         _1675_ (net)
                  0.04    0.00    0.75 ^ _3375_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3375_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0165_ (net)
                  0.03    0.00    0.81 ^ _3718_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3718_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3709_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3709_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3709_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3709_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][22] (net)
                  0.06    0.00    0.63 ^ _3356_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3356_/X (sky130_fd_sc_hd__mux2_1)
                                         _1666_ (net)
                  0.04    0.00    0.75 ^ _3357_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3357_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0156_ (net)
                  0.03    0.00    0.81 ^ _3709_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3709_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3712_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3712_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3712_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3712_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][25] (net)
                  0.06    0.00    0.63 ^ _3362_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3362_/X (sky130_fd_sc_hd__mux2_1)
                                         _1669_ (net)
                  0.04    0.00    0.75 ^ _3363_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3363_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0159_ (net)
                  0.03    0.00    0.81 ^ _3712_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3712_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3713_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3713_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3713_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3713_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][26] (net)
                  0.06    0.00    0.63 ^ _3364_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3364_/X (sky130_fd_sc_hd__mux2_1)
                                         _1670_ (net)
                  0.04    0.00    0.75 ^ _3365_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3365_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0160_ (net)
                  0.03    0.00    0.81 ^ _3713_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3713_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3697_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3697_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3697_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][10] (net)
                  0.06    0.00    0.63 ^ _3331_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3331_/X (sky130_fd_sc_hd__mux2_1)
                                         _1653_ (net)
                  0.04    0.00    0.75 ^ _3332_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3332_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0144_ (net)
                  0.03    0.00    0.81 ^ _3697_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3697_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3707_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3707_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3707_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3707_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][20] (net)
                  0.06    0.00    0.63 ^ _3352_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3352_/X (sky130_fd_sc_hd__mux2_1)
                                         _1664_ (net)
                  0.04    0.00    0.75 ^ _3353_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3353_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0154_ (net)
                  0.03    0.00    0.81 ^ _3707_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3707_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3708_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3708_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3708_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3708_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][21] (net)
                  0.06    0.00    0.63 ^ _3354_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3354_/X (sky130_fd_sc_hd__mux2_1)
                                         _1665_ (net)
                  0.04    0.00    0.75 ^ _3355_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3355_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0155_ (net)
                  0.03    0.00    0.81 ^ _3708_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3708_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3710_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3710_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3710_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3710_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][23] (net)
                  0.06    0.00    0.63 ^ _3358_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3358_/X (sky130_fd_sc_hd__mux2_1)
                                         _1667_ (net)
                  0.04    0.00    0.75 ^ _3359_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3359_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0157_ (net)
                  0.03    0.00    0.82 ^ _3710_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3710_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3711_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3711_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3711_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3711_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][24] (net)
                  0.06    0.00    0.63 ^ _3360_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3360_/X (sky130_fd_sc_hd__mux2_1)
                                         _1668_ (net)
                  0.04    0.00    0.75 ^ _3361_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3361_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0158_ (net)
                  0.03    0.00    0.82 ^ _3711_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3711_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3714_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3714_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3714_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3714_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][27] (net)
                  0.06    0.00    0.63 ^ _3366_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3366_/X (sky130_fd_sc_hd__mux2_1)
                                         _1671_ (net)
                  0.04    0.00    0.75 ^ _3367_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3367_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0161_ (net)
                  0.03    0.00    0.82 ^ _3714_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3714_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3715_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3715_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3715_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3715_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][28] (net)
                  0.06    0.00    0.63 ^ _3368_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3368_/X (sky130_fd_sc_hd__mux2_1)
                                         _1672_ (net)
                  0.04    0.00    0.75 ^ _3369_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3369_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0162_ (net)
                  0.03    0.00    0.82 ^ _3715_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3715_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3716_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3716_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3716_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3716_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][29] (net)
                  0.06    0.00    0.63 ^ _3370_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3370_/X (sky130_fd_sc_hd__mux2_1)
                                         _1673_ (net)
                  0.04    0.00    0.75 ^ _3371_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3371_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0163_ (net)
                  0.03    0.00    0.82 ^ _3716_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3716_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3575_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3575_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3575_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.32    0.63 v _3575_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[1] (net)
                  0.05    0.00    0.63 v _3055_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.68 ^ _3055_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1499_ (net)
                  0.03    0.00    0.68 ^ _3056_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.79 ^ _3056_/X (sky130_fd_sc_hd__and2_1)
                                         _1500_ (net)
                  0.04    0.00    0.79 ^ _3057_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _3057_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0022_ (net)
                  0.03    0.00    0.86 ^ _3575_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3575_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: _3586_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3565_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3586_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.62 v _3586_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[12] (net)
                  0.04    0.00    0.62 v _3045_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.06    0.68 ^ _3045_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1491_ (net)
                  0.04    0.00    0.68 ^ _3051_/B (sky130_fd_sc_hd__or4_4)
     8    0.02    0.06    0.13    0.81 ^ _3051_/X (sky130_fd_sc_hd__or4_4)
                                         _1497_ (net)
                  0.06    0.00    0.81 ^ _3052_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.03    0.05    0.86 v _3052_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _0020_ (net)
                  0.03    0.00    0.86 v _3565_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3565_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: _3626_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3626_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3626_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.11    0.36    0.67 ^ _3626_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][3] (net)
                  0.11    0.00    0.67 ^ _3184_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.80 ^ _3184_/X (sky130_fd_sc_hd__mux2_1)
                                         _1577_ (net)
                  0.04    0.00    0.80 ^ _3185_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.87 ^ _3185_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0073_ (net)
                  0.03    0.00    0.87 ^ _3626_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.87   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3626_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.05    0.33    0.63 v _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.05    0.00    0.63 v _3053_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.18    0.81 ^ _3053_/X (sky130_fd_sc_hd__and2b_1)
                                         _1498_ (net)
                  0.04    0.00    0.81 ^ _3054_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.88 ^ _3054_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0021_ (net)
                  0.03    0.00    0.88 ^ _3574_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.88   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)


Startpoint: _3576_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3576_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3576_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3576_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[2] (net)
                  0.07    0.00    0.64 ^ _3060_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.71 ^ _3060_/X (sky130_fd_sc_hd__a21o_1)
                                         _1503_ (net)
                  0.03    0.00    0.71 ^ _3061_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.14    0.85 ^ _3061_/X (sky130_fd_sc_hd__and3_1)
                                         _1504_ (net)
                  0.05    0.00    0.85 ^ _3062_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.92 ^ _3062_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0023_ (net)
                  0.03    0.00    0.92 ^ _3576_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3576_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _3587_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3587_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3587_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.32    0.63 v _3587_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[13] (net)
                  0.05    0.00    0.63 v _3093_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.08    0.70 ^ _3093_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1525_ (net)
                  0.07    0.00    0.70 ^ _3094_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.85 ^ _3094_/X (sky130_fd_sc_hd__and3_1)
                                         _1526_ (net)
                  0.05    0.00    0.85 ^ _3095_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.92 ^ _3095_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0034_ (net)
                  0.03    0.00    0.92 ^ _3587_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3587_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _3586_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3586_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3586_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3586_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[12] (net)
                  0.07    0.00    0.64 ^ _3087_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.03    0.09    0.72 ^ _3087_/X (sky130_fd_sc_hd__or2_1)
                                         _1520_ (net)
                  0.03    0.00    0.72 ^ _3090_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.13    0.85 ^ _3090_/X (sky130_fd_sc_hd__and3_1)
                                         _1523_ (net)
                  0.05    0.00    0.85 ^ _3091_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.93 ^ _3091_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0033_ (net)
                  0.03    0.00    0.93 ^ _3586_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3586_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _3578_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3578_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3578_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.33    0.64 ^ _3578_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[4] (net)
                  0.08    0.00    0.64 ^ _3066_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.08    0.72 ^ _3066_/X (sky130_fd_sc_hd__a21o_1)
                                         _1507_ (net)
                  0.03    0.00    0.72 ^ _3067_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.14    0.86 ^ _3067_/X (sky130_fd_sc_hd__and3_1)
                                         _1508_ (net)
                  0.05    0.00    0.86 ^ _3068_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.93 ^ _3068_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0025_ (net)
                  0.03    0.00    0.93 ^ _3578_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3578_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _3581_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3581_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3581_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3581_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[7] (net)
                  0.07    0.00    0.64 ^ _3074_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.03    0.09    0.73 ^ _3074_/X (sky130_fd_sc_hd__a31o_1)
                                         _1512_ (net)
                  0.03    0.00    0.73 ^ _3077_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.13    0.86 ^ _3077_/X (sky130_fd_sc_hd__and3_1)
                                         _1515_ (net)
                  0.05    0.00    0.86 ^ _3078_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.93 ^ _3078_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0028_ (net)
                  0.03    0.00    0.93 ^ _3581_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3581_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



worst slack corner Typical: 0.4021
