vendor_name = ModelSim
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/mux4_1.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/mux4_1test.vwf
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/PCupdate.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/pcupdatetest.vwf
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/Reg32bits.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/reg32bitstest.vwf
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/LeftShifter.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/SignExtend.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/ALU.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/ALUControl.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/Mux2_1.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/Mux3_1.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/InstrSplitter.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/ControlUnit.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/Ram.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/debounceUnit.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/mips_multi_cycle.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/DisplayUnit.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/DisplayUnit_pkg.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/MIPS_pkg.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/mips_multi_cycle.sdc
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/ControlUnittest.vwf
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/RegFile.vhd
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/DP_Memory.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/db/altsyncram_ejj1.tdf
source_file = 1, D:/UA/2ano/AC1/pratica/aula11/db/mips_multi_cycle.ram0_dp_memory_b382653a.hdl.mif
design_name = mips_multi_cycle
instance = comp, \ControlUnit|DU_CState~1\, ControlUnit|DU_CState~1, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~38\, ControlUnit|CS~38, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~2\, ControlUnit|DU_CState~2, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~3\, ControlUnit|DU_CState~3, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~4\, ControlUnit|DU_CState~4, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~6\, ControlUnit|DU_CState~6, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~8\, ControlUnit|DU_CState~8, mips_multi_cycle, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, mips_multi_cycle, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, mips_multi_cycle, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, mips_multi_cycle, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, mips_multi_cycle, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, mips_multi_cycle, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, mips_multi_cycle, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, mips_multi_cycle, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, mips_multi_cycle, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, mips_multi_cycle, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, mips_multi_cycle, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, mips_multi_cycle, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, mips_multi_cycle, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, mips_multi_cycle, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, mips_multi_cycle, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, mips_multi_cycle, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, mips_multi_cycle, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, mips_multi_cycle, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, mips_multi_cycle, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, mips_multi_cycle, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, mips_multi_cycle, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, mips_multi_cycle, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, mips_multi_cycle, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, mips_multi_cycle, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, mips_multi_cycle, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, mips_multi_cycle, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, mips_multi_cycle, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, mips_multi_cycle, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, mips_multi_cycle, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, mips_multi_cycle, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, mips_multi_cycle, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, mips_multi_cycle, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, mips_multi_cycle, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, mips_multi_cycle, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, mips_multi_cycle, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, mips_multi_cycle, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, mips_multi_cycle, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, mips_multi_cycle, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, mips_multi_cycle, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, mips_multi_cycle, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, mips_multi_cycle, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, mips_multi_cycle, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, mips_multi_cycle, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, mips_multi_cycle, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, mips_multi_cycle, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, mips_multi_cycle, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, mips_multi_cycle, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, mips_multi_cycle, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, mips_multi_cycle, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, mips_multi_cycle, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, mips_multi_cycle, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, mips_multi_cycle, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, mips_multi_cycle, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, mips_multi_cycle, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, mips_multi_cycle, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, mips_multi_cycle, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, mips_multi_cycle, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, mips_multi_cycle, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[0]~24\, debounceUnit|s_debounceCnt[0]~24, mips_multi_cycle, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_dirtyIn~0\, debounceUnit|s_dirtyIn~0, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_dirtyIn\, debounceUnit|s_dirtyIn, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[19]~67\, debounceUnit|s_debounceCnt[19]~67, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[20]~69\, debounceUnit|s_debounceCnt[20]~69, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[20]\, debounceUnit|s_debounceCnt[20], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[21]~71\, debounceUnit|s_debounceCnt[21]~71, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[21]\, debounceUnit|s_debounceCnt[21], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[22]~73\, debounceUnit|s_debounceCnt[22]~73, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[22]\, debounceUnit|s_debounceCnt[22], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[23]~75\, debounceUnit|s_debounceCnt[23]~75, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[23]\, debounceUnit|s_debounceCnt[23], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[2]~26\, debounceUnit|s_debounceCnt[2]~26, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~5\, debounceUnit|Equal0~5, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~1\, debounceUnit|Equal0~1, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~0\, debounceUnit|Equal0~0, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[2]~27\, debounceUnit|s_debounceCnt[2]~27, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~2\, debounceUnit|Equal0~2, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[2]~28\, debounceUnit|s_debounceCnt[2]~28, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~7\, debounceUnit|Equal0~7, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~3\, debounceUnit|Equal0~3, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[2]~29\, debounceUnit|s_debounceCnt[2]~29, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[2]~30\, debounceUnit|s_debounceCnt[2]~30, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[0]\, debounceUnit|s_debounceCnt[0], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[1]~31\, debounceUnit|s_debounceCnt[1]~31, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[1]\, debounceUnit|s_debounceCnt[1], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[2]~33\, debounceUnit|s_debounceCnt[2]~33, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[2]\, debounceUnit|s_debounceCnt[2], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[3]~35\, debounceUnit|s_debounceCnt[3]~35, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[3]\, debounceUnit|s_debounceCnt[3], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[4]~37\, debounceUnit|s_debounceCnt[4]~37, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[4]\, debounceUnit|s_debounceCnt[4], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[5]~39\, debounceUnit|s_debounceCnt[5]~39, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[5]\, debounceUnit|s_debounceCnt[5], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[6]~41\, debounceUnit|s_debounceCnt[6]~41, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[6]\, debounceUnit|s_debounceCnt[6], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[7]~43\, debounceUnit|s_debounceCnt[7]~43, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[7]\, debounceUnit|s_debounceCnt[7], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[8]~45\, debounceUnit|s_debounceCnt[8]~45, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[8]\, debounceUnit|s_debounceCnt[8], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[9]~47\, debounceUnit|s_debounceCnt[9]~47, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[9]\, debounceUnit|s_debounceCnt[9], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[10]~49\, debounceUnit|s_debounceCnt[10]~49, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[10]\, debounceUnit|s_debounceCnt[10], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[11]~51\, debounceUnit|s_debounceCnt[11]~51, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[11]\, debounceUnit|s_debounceCnt[11], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[12]~53\, debounceUnit|s_debounceCnt[12]~53, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[12]\, debounceUnit|s_debounceCnt[12], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[13]~55\, debounceUnit|s_debounceCnt[13]~55, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[13]\, debounceUnit|s_debounceCnt[13], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[14]~57\, debounceUnit|s_debounceCnt[14]~57, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[14]\, debounceUnit|s_debounceCnt[14], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[15]~59\, debounceUnit|s_debounceCnt[15]~59, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[15]\, debounceUnit|s_debounceCnt[15], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[16]~61\, debounceUnit|s_debounceCnt[16]~61, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[16]\, debounceUnit|s_debounceCnt[16], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[17]~63\, debounceUnit|s_debounceCnt[17]~63, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[17]\, debounceUnit|s_debounceCnt[17], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[18]~65\, debounceUnit|s_debounceCnt[18]~65, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[18]\, debounceUnit|s_debounceCnt[18], mips_multi_cycle, 1
instance = comp, \debounceUnit|s_debounceCnt[19]\, debounceUnit|s_debounceCnt[19], mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~4\, debounceUnit|Equal0~4, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~6\, debounceUnit|Equal0~6, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~8\, debounceUnit|Equal0~8, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~9\, debounceUnit|Equal0~9, mips_multi_cycle, 1
instance = comp, \debounceUnit|Equal0~10\, debounceUnit|Equal0~10, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_pulsedOut\, debounceUnit|s_pulsedOut, mips_multi_cycle, 1
instance = comp, \debounceUnit|s_pulsedOut~clkctrl\, debounceUnit|s_pulsedOut~clkctrl, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~132feeder\, Ram|s_memory~132feeder, mips_multi_cycle, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~70feeder\, Ram|s_memory~70feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~66feeder\, Ram|s_memory~66feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~66\, Ram|s_memory~66, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~130feeder\, Ram|s_memory~130feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~130\, Ram|s_memory~130, mips_multi_cycle, 1
instance = comp, \ControlUnit|Equal3~0\, ControlUnit|Equal3~0, mips_multi_cycle, 1
instance = comp, \ControlUnit|Selector9~0\, ControlUnit|Selector9~0, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E9\, ControlUnit|CS.E9, mips_multi_cycle, 1
instance = comp, \ControlUnit|Equal1~0\, ControlUnit|Equal1~0, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~45\, ControlUnit|CS~45, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E3\, ControlUnit|CS.E3, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~43\, ControlUnit|CS~43, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E4\, ControlUnit|CS.E4, mips_multi_cycle, 1
instance = comp, \ControlUnit|Equal0~0\, ControlUnit|Equal0~0, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~41\, ControlUnit|CS~41, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E6\, ControlUnit|CS.E6, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~42\, ControlUnit|CS~42, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E7\, ControlUnit|CS.E7, mips_multi_cycle, 1
instance = comp, \ControlUnit|WideOr9\, ControlUnit|WideOr9, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E0~_wirecell\, ControlUnit|CS.E0~_wirecell, mips_multi_cycle, 1
instance = comp, \~GND\, ~GND, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~55feeder\, Ram|s_memory~55feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~55\, Ram|s_memory~55, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[74]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[74]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[74]\, RegFile|rs_mem|s_memory_rtl_0_bypass[74], mips_multi_cycle, 1
instance = comp, \DataRegister|DataOut[31]\, DataRegister|DataOut[31], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[73]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[73]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[73]\, RegFile|rs_mem|s_memory_rtl_0_bypass[73], mips_multi_cycle, 1
instance = comp, \Ram|s_memory~92feeder\, Ram|s_memory~92feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~73feeder\, Ram|s_memory~73feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~73\, Ram|s_memory~73, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~105feeder\, Ram|s_memory~105feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~105\, Ram|s_memory~105, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2099\, Ram|s_memory~2099, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2101\, Ram|s_memory~2101, mips_multi_cycle, 1
instance = comp, \DataRegister|DataOut[2]\, DataRegister|DataOut[2], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[15]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[15]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[15]\, RegFile|rs_mem|s_memory_rtl_0_bypass[15], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[16]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[16]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[16]\, RegFile|rs_mem|s_memory_rtl_0_bypass[16], mips_multi_cycle, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, mips_multi_cycle, 1
instance = comp, \DataRegister|DataOut[16]\, DataRegister|DataOut[16], mips_multi_cycle, 1
instance = comp, \DataRegister|DataOut[21]~feeder\, DataRegister|DataOut[21]~feeder, mips_multi_cycle, 1
instance = comp, \DataRegister|DataOut[21]\, DataRegister|DataOut[21], mips_multi_cycle, 1
instance = comp, \DataRegister|DataOut[26]\, DataRegister|DataOut[26], mips_multi_cycle, 1
instance = comp, \DataRegister|DataOut[27]\, DataRegister|DataOut[27], mips_multi_cycle, 1
instance = comp, \DataRegister|DataOut[29]\, DataRegister|DataOut[29], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0|auto_generated|ram_block1a0\, RegFile|rs_mem|s_memory_rtl_0|auto_generated|ram_block1a0, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[0]\, RegFile|rs_mem|s_memory_rtl_0_bypass[0], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[2]\, RegFile|rs_mem|s_memory_rtl_0_bypass[2], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[1]\, RegFile|rs_mem|s_memory_rtl_0_bypass[1], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~38\, RegFile|rs_mem|s_memory~38, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~68\, RegFile|rs_mem|s_memory~68, mips_multi_cycle, 1
instance = comp, \InstructionRegister|DataOut[21]\, InstructionRegister|DataOut[21], mips_multi_cycle, 1
instance = comp, \RegA|DataOut[2]\, RegA|DataOut[2], mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~0\, ControlUnit|DU_CState~0, mips_multi_cycle, 1
instance = comp, \M4|DataOut[2]~29\, M4|DataOut[2]~29, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[16]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[16]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[16]\, RegFile|rt_mem|s_memory_rtl_0_bypass[16], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0|auto_generated|ram_block1a0\, RegFile|rt_mem|s_memory_rtl_0|auto_generated|ram_block1a0, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[1]\, RegFile|rt_mem|s_memory_rtl_0_bypass[1], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[2]\, RegFile|rt_mem|s_memory_rtl_0_bypass[2], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[0]\, RegFile|rt_mem|s_memory_rtl_0_bypass[0], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~38\, RegFile|rt_mem|s_memory~38, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[15]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[15]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[15]\, RegFile|rt_mem|s_memory_rtl_0_bypass[15], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~68\, RegFile|rt_mem|s_memory~68, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[2]\, RegB|DataOut[2], mips_multi_cycle, 1
instance = comp, \InstructionRegister|DataOut[2]~feeder\, InstructionRegister|DataOut[2]~feeder, mips_multi_cycle, 1
instance = comp, \InstructionRegister|DataOut[2]\, InstructionRegister|DataOut[2], mips_multi_cycle, 1
instance = comp, \ControlUnit|ALUSelB[0]~0\, ControlUnit|ALUSelB[0]~0, mips_multi_cycle, 1
instance = comp, \ControlUnit|WideOr7~0\, ControlUnit|WideOr7~0, mips_multi_cycle, 1
instance = comp, \M5|DataOut[2]~42\, M5|DataOut[2]~42, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[14]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[14]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[14]\, RegFile|rt_mem|s_memory_rtl_0_bypass[14], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~69\, RegFile|rt_mem|s_memory~69, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[1]\, RegB|DataOut[1], mips_multi_cycle, 1
instance = comp, \M5|DataOut[1]~43\, M5|DataOut[1]~43, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[12]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[12]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[12]\, RegFile|rt_mem|s_memory_rtl_0_bypass[12], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~70\, RegFile|rt_mem|s_memory~70, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[0]\, RegB|DataOut[0], mips_multi_cycle, 1
instance = comp, \M5|DataOut[0]~44\, M5|DataOut[0]~44, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[12]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[12]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[12]\, RegFile|rs_mem|s_memory_rtl_0_bypass[12], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~70\, RegFile|rs_mem|s_memory~70, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[0]\, RegA|DataOut[0], mips_multi_cycle, 1
instance = comp, \M4|DataOut[0]~31\, M4|DataOut[0]~31, mips_multi_cycle, 1
instance = comp, \ALU|Add0~0\, ALU|Add0~0, mips_multi_cycle, 1
instance = comp, \ALU|Add0~3\, ALU|Add0~3, mips_multi_cycle, 1
instance = comp, \ALU|Add0~6\, ALU|Add0~6, mips_multi_cycle, 1
instance = comp, \ALU|Add0~8\, ALU|Add0~8, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~88\, pcupdate|s_pc~88, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[2]\, pcupdate|s_pc[2], mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2102\, Ram|s_memory~2102, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2103\, Ram|s_memory~2103, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~92\, Ram|s_memory~92, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2116\, Ram|s_memory~2116, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~39\, RegFile|rs_mem|s_memory~39, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[31]\, RegA|DataOut[31], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[73]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[73]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[73]\, RegFile|rt_mem|s_memory_rtl_0_bypass[73], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[74]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[74]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[74]\, RegFile|rt_mem|s_memory_rtl_0_bypass[74], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~39\, RegFile|rt_mem|s_memory~39, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[31]\, RegB|DataOut[31], mips_multi_cycle, 1
instance = comp, \M5|DataOut[31]~26\, M5|DataOut[31]~26, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[72]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[72]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[72]\, RegFile|rt_mem|s_memory_rtl_0_bypass[72], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~40\, RegFile|rt_mem|s_memory~40, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[30]\, RegB|DataOut[30], mips_multi_cycle, 1
instance = comp, \M5|DataOut[30]~27\, M5|DataOut[30]~27, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[72]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[72]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[72]\, RegFile|rs_mem|s_memory_rtl_0_bypass[72], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~40\, RegFile|rs_mem|s_memory~40, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[30]\, RegA|DataOut[30], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[70]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[70]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[70]\, RegFile|rs_mem|s_memory_rtl_0_bypass[70], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[69]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[69]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[69]\, RegFile|rs_mem|s_memory_rtl_0_bypass[69], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~41\, RegFile|rs_mem|s_memory~41, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[29]\, RegA|DataOut[29], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[69]\, RegFile|rt_mem|s_memory_rtl_0_bypass[69], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[70]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[70]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[70]\, RegFile|rt_mem|s_memory_rtl_0_bypass[70], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~41\, RegFile|rt_mem|s_memory~41, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[29]\, RegB|DataOut[29], mips_multi_cycle, 1
instance = comp, \M5|DataOut[29]~28\, M5|DataOut[29]~28, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[68]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[68]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[68]\, RegFile|rt_mem|s_memory_rtl_0_bypass[68], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~42\, RegFile|rt_mem|s_memory~42, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[28]\, RegB|DataOut[28], mips_multi_cycle, 1
instance = comp, \M5|DataOut[28]~29\, M5|DataOut[28]~29, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[65]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[65]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[65]\, RegFile|rs_mem|s_memory_rtl_0_bypass[65], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[66]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[66]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[66]\, RegFile|rs_mem|s_memory_rtl_0_bypass[66], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~43\, RegFile|rs_mem|s_memory~43, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[27]\, RegA|DataOut[27], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[65]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[65]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[65]\, RegFile|rt_mem|s_memory_rtl_0_bypass[65], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[66]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[66]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[66]\, RegFile|rt_mem|s_memory_rtl_0_bypass[66], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~43\, RegFile|rt_mem|s_memory~43, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[27]\, RegB|DataOut[27], mips_multi_cycle, 1
instance = comp, \M5|DataOut[27]~30\, M5|DataOut[27]~30, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[63]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[63]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[63]\, RegFile|rs_mem|s_memory_rtl_0_bypass[63], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[64]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[64]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[64]\, RegFile|rs_mem|s_memory_rtl_0_bypass[64], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~44\, RegFile|rs_mem|s_memory~44, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[26]\, RegA|DataOut[26], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[63]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[63]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[63]\, RegFile|rt_mem|s_memory_rtl_0_bypass[63], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[64]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[64]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[64]\, RegFile|rt_mem|s_memory_rtl_0_bypass[64], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~44\, RegFile|rt_mem|s_memory~44, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[26]\, RegB|DataOut[26], mips_multi_cycle, 1
instance = comp, \M5|DataOut[26]~31\, M5|DataOut[26]~31, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[62]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[62]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[62]\, RegFile|rs_mem|s_memory_rtl_0_bypass[62], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~45\, RegFile|rs_mem|s_memory~45, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[25]\, RegA|DataOut[25], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[62]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[62]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[62]\, RegFile|rt_mem|s_memory_rtl_0_bypass[62], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~45\, RegFile|rt_mem|s_memory~45, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[25]\, RegB|DataOut[25], mips_multi_cycle, 1
instance = comp, \M5|DataOut[25]~32\, M5|DataOut[25]~32, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[60]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[60]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[60]\, RegFile|rt_mem|s_memory_rtl_0_bypass[60], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~46\, RegFile|rt_mem|s_memory~46, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[24]\, RegB|DataOut[24], mips_multi_cycle, 1
instance = comp, \M5|DataOut[24]~33\, M5|DataOut[24]~33, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[60]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[60]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[60]\, RegFile|rs_mem|s_memory_rtl_0_bypass[60], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~46\, RegFile|rs_mem|s_memory~46, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[24]\, RegA|DataOut[24], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[58]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[58]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[58]\, RegFile|rt_mem|s_memory_rtl_0_bypass[58], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~47\, RegFile|rt_mem|s_memory~47, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[23]\, RegB|DataOut[23], mips_multi_cycle, 1
instance = comp, \M5|DataOut[23]~34\, M5|DataOut[23]~34, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[56]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[56]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[56]\, RegFile|rt_mem|s_memory_rtl_0_bypass[56], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~48\, RegFile|rt_mem|s_memory~48, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[22]\, RegB|DataOut[22], mips_multi_cycle, 1
instance = comp, \M5|DataOut[22]~35\, M5|DataOut[22]~35, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[56]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[56]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[56]\, RegFile|rs_mem|s_memory_rtl_0_bypass[56], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~48\, RegFile|rs_mem|s_memory~48, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[22]\, RegA|DataOut[22], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[54]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[54]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[54]\, RegFile|rt_mem|s_memory_rtl_0_bypass[54], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[53]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[53]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[53]\, RegFile|rt_mem|s_memory_rtl_0_bypass[53], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~49\, RegFile|rt_mem|s_memory~49, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[21]\, RegB|DataOut[21], mips_multi_cycle, 1
instance = comp, \M5|DataOut[21]~36\, M5|DataOut[21]~36, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[52]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[52]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[52]\, RegFile|rs_mem|s_memory_rtl_0_bypass[52], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~50\, RegFile|rs_mem|s_memory~50, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[20]\, RegA|DataOut[20], mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~61\, pcupdate|s_pc~61, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[17]~50\, pcupdate|s_pc[17]~50, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[52]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[52]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[52]\, RegFile|rt_mem|s_memory_rtl_0_bypass[52], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~50\, RegFile|rt_mem|s_memory~50, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[20]\, RegB|DataOut[20], mips_multi_cycle, 1
instance = comp, \M5|DataOut[20]~37\, M5|DataOut[20]~37, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[50]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[50]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[50]\, RegFile|rt_mem|s_memory_rtl_0_bypass[50], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~51\, RegFile|rt_mem|s_memory~51, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[19]\, RegB|DataOut[19], mips_multi_cycle, 1
instance = comp, \M5|DataOut[19]~38\, M5|DataOut[19]~38, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[48]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[48]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[48]\, RegFile|rt_mem|s_memory_rtl_0_bypass[48], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~52\, RegFile|rt_mem|s_memory~52, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[18]\, RegB|DataOut[18], mips_multi_cycle, 1
instance = comp, \M5|DataOut[18]~39\, M5|DataOut[18]~39, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[48]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[48]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[48]\, RegFile|rs_mem|s_memory_rtl_0_bypass[48], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~52\, RegFile|rs_mem|s_memory~52, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[18]\, RegA|DataOut[18], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[46]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[46]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[46]\, RegFile|rt_mem|s_memory_rtl_0_bypass[46], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~53\, RegFile|rt_mem|s_memory~53, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[17]\, RegB|DataOut[17], mips_multi_cycle, 1
instance = comp, \M5|DataOut[17]~40\, M5|DataOut[17]~40, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[44]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[44]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[44]\, RegFile|rt_mem|s_memory_rtl_0_bypass[44], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[43]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[43]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[43]\, RegFile|rt_mem|s_memory_rtl_0_bypass[43], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~54\, RegFile|rt_mem|s_memory~54, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[16]\, RegB|DataOut[16], mips_multi_cycle, 1
instance = comp, \M5|DataOut[16]~45\, M5|DataOut[16]~45, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[42]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[42]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[42]\, RegFile|rs_mem|s_memory_rtl_0_bypass[42], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~55\, RegFile|rs_mem|s_memory~55, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[15]\, RegA|DataOut[15], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[42]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[42]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[42]\, RegFile|rt_mem|s_memory_rtl_0_bypass[42], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~55\, RegFile|rt_mem|s_memory~55, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[15]\, RegB|DataOut[15], mips_multi_cycle, 1
instance = comp, \M5|DataOut[15]~46\, M5|DataOut[15]~46, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[40]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[40]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[40]\, RegFile|rs_mem|s_memory_rtl_0_bypass[40], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~56\, RegFile|rs_mem|s_memory~56, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[14]\, RegA|DataOut[14], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[40]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[40]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[40]\, RegFile|rt_mem|s_memory_rtl_0_bypass[40], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~56\, RegFile|rt_mem|s_memory~56, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[14]\, RegB|DataOut[14], mips_multi_cycle, 1
instance = comp, \M5|DataOut[14]~47\, M5|DataOut[14]~47, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[38]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[38]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[38]\, RegFile|rt_mem|s_memory_rtl_0_bypass[38], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~57\, RegFile|rt_mem|s_memory~57, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[13]\, RegB|DataOut[13], mips_multi_cycle, 1
instance = comp, \M5|DataOut[13]~48\, M5|DataOut[13]~48, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[38]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[38]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[38]\, RegFile|rs_mem|s_memory_rtl_0_bypass[38], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~57\, RegFile|rs_mem|s_memory~57, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[13]\, RegA|DataOut[13], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[36]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[36]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[36]\, RegFile|rt_mem|s_memory_rtl_0_bypass[36], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~58\, RegFile|rt_mem|s_memory~58, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[12]\, RegB|DataOut[12], mips_multi_cycle, 1
instance = comp, \M5|DataOut[12]~49\, M5|DataOut[12]~49, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[34]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[34]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[34]\, RegFile|rt_mem|s_memory_rtl_0_bypass[34], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~59\, RegFile|rt_mem|s_memory~59, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[11]\, RegB|DataOut[11], mips_multi_cycle, 1
instance = comp, \M5|DataOut[11]~50\, M5|DataOut[11]~50, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[34]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[34]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[34]\, RegFile|rs_mem|s_memory_rtl_0_bypass[34], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~59\, RegFile|rs_mem|s_memory~59, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[11]\, RegA|DataOut[11], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[32]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[32]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[32]\, RegFile|rt_mem|s_memory_rtl_0_bypass[32], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~60\, RegFile|rt_mem|s_memory~60, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[10]\, RegB|DataOut[10], mips_multi_cycle, 1
instance = comp, \M5|DataOut[10]~51\, M5|DataOut[10]~51, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[30]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[30]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[30]\, RegFile|rt_mem|s_memory_rtl_0_bypass[30], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~61\, RegFile|rt_mem|s_memory~61, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[9]\, RegB|DataOut[9], mips_multi_cycle, 1
instance = comp, \M5|DataOut[9]~52\, M5|DataOut[9]~52, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[28]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[28]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[28]\, RegFile|rt_mem|s_memory_rtl_0_bypass[28], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~62\, RegFile|rt_mem|s_memory~62, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[8]\, RegB|DataOut[8], mips_multi_cycle, 1
instance = comp, \M5|DataOut[8]~53\, M5|DataOut[8]~53, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[26]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[26]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[26]\, RegFile|rs_mem|s_memory_rtl_0_bypass[26], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~63\, RegFile|rs_mem|s_memory~63, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[7]\, RegA|DataOut[7], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[26]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[26]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[26]\, RegFile|rt_mem|s_memory_rtl_0_bypass[26], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~63\, RegFile|rt_mem|s_memory~63, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[7]\, RegB|DataOut[7], mips_multi_cycle, 1
instance = comp, \M5|DataOut[7]~54\, M5|DataOut[7]~54, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[24]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[24]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[24]\, RegFile|rt_mem|s_memory_rtl_0_bypass[24], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~64\, RegFile|rt_mem|s_memory~64, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[6]\, RegB|DataOut[6], mips_multi_cycle, 1
instance = comp, \M5|DataOut[6]~55\, M5|DataOut[6]~55, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~63\, pcupdate|s_pc~63, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[22]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[22]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[22]\, RegFile|rs_mem|s_memory_rtl_0_bypass[22], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~65\, RegFile|rs_mem|s_memory~65, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[5]\, RegA|DataOut[5], mips_multi_cycle, 1
instance = comp, \M4|DataOut[5]~26\, M4|DataOut[5]~26, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[20]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[20]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[20]\, RegFile|rt_mem|s_memory_rtl_0_bypass[20], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~66\, RegFile|rt_mem|s_memory~66, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[4]\, RegB|DataOut[4], mips_multi_cycle, 1
instance = comp, \M5|DataOut[4]~41\, M5|DataOut[4]~41, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[20]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[20]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[20]\, RegFile|rs_mem|s_memory_rtl_0_bypass[20], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~66\, RegFile|rs_mem|s_memory~66, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[4]\, RegA|DataOut[4], mips_multi_cycle, 1
instance = comp, \M4|DataOut[4]~27\, M4|DataOut[4]~27, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[18]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[18]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[18]\, RegFile|rt_mem|s_memory_rtl_0_bypass[18], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~67\, RegFile|rt_mem|s_memory~67, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[3]\, RegB|DataOut[3], mips_multi_cycle, 1
instance = comp, \M5|DataOut[3]~57\, M5|DataOut[3]~57, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[18]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[18]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[18]\, RegFile|rs_mem|s_memory_rtl_0_bypass[18], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~67\, RegFile|rs_mem|s_memory~67, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[3]\, RegA|DataOut[3], mips_multi_cycle, 1
instance = comp, \M4|DataOut[3]~28\, M4|DataOut[3]~28, mips_multi_cycle, 1
instance = comp, \ALU|Add0~9\, ALU|Add0~9, mips_multi_cycle, 1
instance = comp, \ALU|Add0~12\, ALU|Add0~12, mips_multi_cycle, 1
instance = comp, \ALU|Add0~15\, ALU|Add0~15, mips_multi_cycle, 1
instance = comp, \ALU|Add0~18\, ALU|Add0~18, mips_multi_cycle, 1
instance = comp, \ALU|Add0~20\, ALU|Add0~20, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~64\, pcupdate|s_pc~64, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[6]\, pcupdate|s_pc[6], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[24]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[24]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[24]\, RegFile|rs_mem|s_memory_rtl_0_bypass[24], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~64\, RegFile|rs_mem|s_memory~64, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[6]\, RegA|DataOut[6], mips_multi_cycle, 1
instance = comp, \M4|DataOut[6]~25\, M4|DataOut[6]~25, mips_multi_cycle, 1
instance = comp, \ALU|Add0~21\, ALU|Add0~21, mips_multi_cycle, 1
instance = comp, \ALU|Add0~23\, ALU|Add0~23, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~84\, pcupdate|s_pc~84, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[7]\, pcupdate|s_pc[7], mips_multi_cycle, 1
instance = comp, \M4|DataOut[7]~24\, M4|DataOut[7]~24, mips_multi_cycle, 1
instance = comp, \ALU|Add0~24\, ALU|Add0~24, mips_multi_cycle, 1
instance = comp, \ALU|Add0~26\, ALU|Add0~26, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~83\, pcupdate|s_pc~83, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[8]\, pcupdate|s_pc[8], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[28]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[28]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[28]\, RegFile|rs_mem|s_memory_rtl_0_bypass[28], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~62\, RegFile|rs_mem|s_memory~62, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[8]\, RegA|DataOut[8], mips_multi_cycle, 1
instance = comp, \M4|DataOut[8]~23\, M4|DataOut[8]~23, mips_multi_cycle, 1
instance = comp, \ALU|Add0~27\, ALU|Add0~27, mips_multi_cycle, 1
instance = comp, \ALU|Add0~29\, ALU|Add0~29, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~82\, pcupdate|s_pc~82, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[9]\, pcupdate|s_pc[9], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[30]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[30]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[30]\, RegFile|rs_mem|s_memory_rtl_0_bypass[30], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~61\, RegFile|rs_mem|s_memory~61, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[9]\, RegA|DataOut[9], mips_multi_cycle, 1
instance = comp, \M4|DataOut[9]~22\, M4|DataOut[9]~22, mips_multi_cycle, 1
instance = comp, \ALU|Add0~30\, ALU|Add0~30, mips_multi_cycle, 1
instance = comp, \ALU|Add0~32\, ALU|Add0~32, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~81\, pcupdate|s_pc~81, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[10]\, pcupdate|s_pc[10], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[32]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[32]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[32]\, RegFile|rs_mem|s_memory_rtl_0_bypass[32], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~60\, RegFile|rs_mem|s_memory~60, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[10]\, RegA|DataOut[10], mips_multi_cycle, 1
instance = comp, \M4|DataOut[10]~21\, M4|DataOut[10]~21, mips_multi_cycle, 1
instance = comp, \ALU|Add0~33\, ALU|Add0~33, mips_multi_cycle, 1
instance = comp, \ALU|Add0~35\, ALU|Add0~35, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~80\, pcupdate|s_pc~80, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[11]\, pcupdate|s_pc[11], mips_multi_cycle, 1
instance = comp, \M4|DataOut[11]~20\, M4|DataOut[11]~20, mips_multi_cycle, 1
instance = comp, \ALU|Add0~36\, ALU|Add0~36, mips_multi_cycle, 1
instance = comp, \ALU|Add0~38\, ALU|Add0~38, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~79\, pcupdate|s_pc~79, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[12]\, pcupdate|s_pc[12], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[36]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[36]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[36]\, RegFile|rs_mem|s_memory_rtl_0_bypass[36], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~58\, RegFile|rs_mem|s_memory~58, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[12]\, RegA|DataOut[12], mips_multi_cycle, 1
instance = comp, \M4|DataOut[12]~19\, M4|DataOut[12]~19, mips_multi_cycle, 1
instance = comp, \ALU|Add0~39\, ALU|Add0~39, mips_multi_cycle, 1
instance = comp, \ALU|Add0~41\, ALU|Add0~41, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~78\, pcupdate|s_pc~78, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[13]\, pcupdate|s_pc[13], mips_multi_cycle, 1
instance = comp, \M4|DataOut[13]~18\, M4|DataOut[13]~18, mips_multi_cycle, 1
instance = comp, \ALU|Add0~42\, ALU|Add0~42, mips_multi_cycle, 1
instance = comp, \ALU|Add0~44\, ALU|Add0~44, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~77\, pcupdate|s_pc~77, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[14]\, pcupdate|s_pc[14], mips_multi_cycle, 1
instance = comp, \M4|DataOut[14]~17\, M4|DataOut[14]~17, mips_multi_cycle, 1
instance = comp, \ALU|Add0~45\, ALU|Add0~45, mips_multi_cycle, 1
instance = comp, \ALU|Add0~47\, ALU|Add0~47, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~76\, pcupdate|s_pc~76, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[15]\, pcupdate|s_pc[15], mips_multi_cycle, 1
instance = comp, \M4|DataOut[15]~16\, M4|DataOut[15]~16, mips_multi_cycle, 1
instance = comp, \ALU|Add0~48\, ALU|Add0~48, mips_multi_cycle, 1
instance = comp, \ALU|Add0~50\, ALU|Add0~50, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~75\, pcupdate|s_pc~75, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[16]\, pcupdate|s_pc[16], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[44]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[44]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[44]\, RegFile|rs_mem|s_memory_rtl_0_bypass[44], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[43]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[43]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[43]\, RegFile|rs_mem|s_memory_rtl_0_bypass[43], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~54\, RegFile|rs_mem|s_memory~54, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[16]\, RegA|DataOut[16], mips_multi_cycle, 1
instance = comp, \M4|DataOut[16]~15\, M4|DataOut[16]~15, mips_multi_cycle, 1
instance = comp, \ALU|Add0~51\, ALU|Add0~51, mips_multi_cycle, 1
instance = comp, \ALU|Add0~53\, ALU|Add0~53, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~74\, pcupdate|s_pc~74, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[17]\, pcupdate|s_pc[17], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[46]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[46]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[46]\, RegFile|rs_mem|s_memory_rtl_0_bypass[46], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~53\, RegFile|rs_mem|s_memory~53, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[17]\, RegA|DataOut[17], mips_multi_cycle, 1
instance = comp, \M4|DataOut[17]~14\, M4|DataOut[17]~14, mips_multi_cycle, 1
instance = comp, \ALU|Add0~54\, ALU|Add0~54, mips_multi_cycle, 1
instance = comp, \ALU|Add0~56\, ALU|Add0~56, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~73\, pcupdate|s_pc~73, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[18]\, pcupdate|s_pc[18], mips_multi_cycle, 1
instance = comp, \M4|DataOut[18]~13\, M4|DataOut[18]~13, mips_multi_cycle, 1
instance = comp, \ALU|Add0~57\, ALU|Add0~57, mips_multi_cycle, 1
instance = comp, \ALU|Add0~59\, ALU|Add0~59, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~72\, pcupdate|s_pc~72, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[19]\, pcupdate|s_pc[19], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[50]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[50]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[50]\, RegFile|rs_mem|s_memory_rtl_0_bypass[50], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~51\, RegFile|rs_mem|s_memory~51, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[19]\, RegA|DataOut[19], mips_multi_cycle, 1
instance = comp, \M4|DataOut[19]~12\, M4|DataOut[19]~12, mips_multi_cycle, 1
instance = comp, \ALU|Add0~60\, ALU|Add0~60, mips_multi_cycle, 1
instance = comp, \ALU|Add0~62\, ALU|Add0~62, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~62\, pcupdate|s_pc~62, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[20]\, pcupdate|s_pc[20], mips_multi_cycle, 1
instance = comp, \M4|DataOut[20]~11\, M4|DataOut[20]~11, mips_multi_cycle, 1
instance = comp, \ALU|Add0~63\, ALU|Add0~63, mips_multi_cycle, 1
instance = comp, \ALU|Add0~65\, ALU|Add0~65, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~71\, pcupdate|s_pc~71, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[21]\, pcupdate|s_pc[21], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[53]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[53]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[53]\, RegFile|rs_mem|s_memory_rtl_0_bypass[53], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[54]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[54]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[54]\, RegFile|rs_mem|s_memory_rtl_0_bypass[54], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~49\, RegFile|rs_mem|s_memory~49, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[21]\, RegA|DataOut[21], mips_multi_cycle, 1
instance = comp, \M4|DataOut[21]~10\, M4|DataOut[21]~10, mips_multi_cycle, 1
instance = comp, \ALU|Add0~66\, ALU|Add0~66, mips_multi_cycle, 1
instance = comp, \ALU|Add0~68\, ALU|Add0~68, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~70\, pcupdate|s_pc~70, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[22]\, pcupdate|s_pc[22], mips_multi_cycle, 1
instance = comp, \M4|DataOut[22]~9\, M4|DataOut[22]~9, mips_multi_cycle, 1
instance = comp, \ALU|Add0~69\, ALU|Add0~69, mips_multi_cycle, 1
instance = comp, \ALU|Add0~71\, ALU|Add0~71, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~69\, pcupdate|s_pc~69, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[23]\, pcupdate|s_pc[23], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[58]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[58]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[58]\, RegFile|rs_mem|s_memory_rtl_0_bypass[58], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~47\, RegFile|rs_mem|s_memory~47, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[23]\, RegA|DataOut[23], mips_multi_cycle, 1
instance = comp, \M4|DataOut[23]~8\, M4|DataOut[23]~8, mips_multi_cycle, 1
instance = comp, \ALU|Add0~72\, ALU|Add0~72, mips_multi_cycle, 1
instance = comp, \ALU|Add0~74\, ALU|Add0~74, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~68\, pcupdate|s_pc~68, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[24]\, pcupdate|s_pc[24], mips_multi_cycle, 1
instance = comp, \M4|DataOut[24]~7\, M4|DataOut[24]~7, mips_multi_cycle, 1
instance = comp, \ALU|Add0~75\, ALU|Add0~75, mips_multi_cycle, 1
instance = comp, \ALU|Add0~77\, ALU|Add0~77, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~59\, pcupdate|s_pc~59, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~60\, pcupdate|s_pc~60, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[25]\, pcupdate|s_pc[25], mips_multi_cycle, 1
instance = comp, \M4|DataOut[25]~6\, M4|DataOut[25]~6, mips_multi_cycle, 1
instance = comp, \ALU|Add0~78\, ALU|Add0~78, mips_multi_cycle, 1
instance = comp, \ALU|Add0~80\, ALU|Add0~80, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~67\, pcupdate|s_pc~67, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[26]\, pcupdate|s_pc[26], mips_multi_cycle, 1
instance = comp, \M4|DataOut[26]~5\, M4|DataOut[26]~5, mips_multi_cycle, 1
instance = comp, \ALU|Add0~81\, ALU|Add0~81, mips_multi_cycle, 1
instance = comp, \ALU|Add0~83\, ALU|Add0~83, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~66\, pcupdate|s_pc~66, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[27]\, pcupdate|s_pc[27], mips_multi_cycle, 1
instance = comp, \M4|DataOut[27]~4\, M4|DataOut[27]~4, mips_multi_cycle, 1
instance = comp, \ALU|Add0~84\, ALU|Add0~84, mips_multi_cycle, 1
instance = comp, \ALU|Add0~86\, ALU|Add0~86, mips_multi_cycle, 1
instance = comp, \ALUOut|DataOut[28]~feeder\, ALUOut|DataOut[28]~feeder, mips_multi_cycle, 1
instance = comp, \ALUOut|DataOut[28]\, ALUOut|DataOut[28], mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~57\, pcupdate|s_pc~57, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~58\, pcupdate|s_pc~58, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[28]\, pcupdate|s_pc[28], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[68]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[68]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[68]\, RegFile|rs_mem|s_memory_rtl_0_bypass[68], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~42\, RegFile|rs_mem|s_memory~42, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[28]\, RegA|DataOut[28], mips_multi_cycle, 1
instance = comp, \M4|DataOut[28]~3\, M4|DataOut[28]~3, mips_multi_cycle, 1
instance = comp, \ALU|Add0~87\, ALU|Add0~87, mips_multi_cycle, 1
instance = comp, \ALU|Add0~89\, ALU|Add0~89, mips_multi_cycle, 1
instance = comp, \ALUOut|DataOut[29]\, ALUOut|DataOut[29], mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~55\, pcupdate|s_pc~55, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~56\, pcupdate|s_pc~56, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[29]\, pcupdate|s_pc[29], mips_multi_cycle, 1
instance = comp, \M4|DataOut[29]~2\, M4|DataOut[29]~2, mips_multi_cycle, 1
instance = comp, \ALU|Add0~90\, ALU|Add0~90, mips_multi_cycle, 1
instance = comp, \ALU|Add0~92\, ALU|Add0~92, mips_multi_cycle, 1
instance = comp, \ALUOut|DataOut[30]\, ALUOut|DataOut[30], mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~53\, pcupdate|s_pc~53, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~54\, pcupdate|s_pc~54, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[30]\, pcupdate|s_pc[30], mips_multi_cycle, 1
instance = comp, \M4|DataOut[30]~1\, M4|DataOut[30]~1, mips_multi_cycle, 1
instance = comp, \ALU|Add0~93\, ALU|Add0~93, mips_multi_cycle, 1
instance = comp, \ALU|Add0~95\, ALU|Add0~95, mips_multi_cycle, 1
instance = comp, \ALUOut|DataOut[31]\, ALUOut|DataOut[31], mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~51\, pcupdate|s_pc~51, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~52\, pcupdate|s_pc~52, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[31]\, pcupdate|s_pc[31], mips_multi_cycle, 1
instance = comp, \M4|DataOut[31]~0\, M4|DataOut[31]~0, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~1\, ALU|LessThan0~1, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~3\, ALU|LessThan0~3, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~5\, ALU|LessThan0~5, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~7\, ALU|LessThan0~7, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~9\, ALU|LessThan0~9, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~11\, ALU|LessThan0~11, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~13\, ALU|LessThan0~13, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~15\, ALU|LessThan0~15, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~17\, ALU|LessThan0~17, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~19\, ALU|LessThan0~19, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~21\, ALU|LessThan0~21, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~23\, ALU|LessThan0~23, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~25\, ALU|LessThan0~25, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~27\, ALU|LessThan0~27, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~29\, ALU|LessThan0~29, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~31\, ALU|LessThan0~31, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~33\, ALU|LessThan0~33, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~35\, ALU|LessThan0~35, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~37\, ALU|LessThan0~37, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~39\, ALU|LessThan0~39, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~41\, ALU|LessThan0~41, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~43\, ALU|LessThan0~43, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~45\, ALU|LessThan0~45, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~47\, ALU|LessThan0~47, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~49\, ALU|LessThan0~49, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~51\, ALU|LessThan0~51, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~53\, ALU|LessThan0~53, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~55\, ALU|LessThan0~55, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~57\, ALU|LessThan0~57, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~59\, ALU|LessThan0~59, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~61\, ALU|LessThan0~61, mips_multi_cycle, 1
instance = comp, \ALU|LessThan0~62\, ALU|LessThan0~62, mips_multi_cycle, 1
instance = comp, \ALU|Add0~2\, ALU|Add0~2, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~65\, pcupdate|s_pc~65, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[0]\, pcupdate|s_pc[0], mips_multi_cycle, 1
instance = comp, \Ram|s_memory~87feeder\, Ram|s_memory~87feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~87\, Ram|s_memory~87, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2114\, Ram|s_memory~2114, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~119feeder\, Ram|s_memory~119feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~119\, Ram|s_memory~119, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2115\, Ram|s_memory~2115, mips_multi_cycle, 1
instance = comp, \InstructionRegister|DataOut[16]\, InstructionRegister|DataOut[16], mips_multi_cycle, 1
instance = comp, \M2|DataOut[0]~0\, M2|DataOut[0]~0, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[14]~feeder\, RegFile|rs_mem|s_memory_rtl_0_bypass[14]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory_rtl_0_bypass[14]\, RegFile|rs_mem|s_memory_rtl_0_bypass[14], mips_multi_cycle, 1
instance = comp, \RegFile|rs_mem|s_memory~69\, RegFile|rs_mem|s_memory~69, mips_multi_cycle, 1
instance = comp, \RegA|DataOut[1]\, RegA|DataOut[1], mips_multi_cycle, 1
instance = comp, \M4|DataOut[1]~30\, M4|DataOut[1]~30, mips_multi_cycle, 1
instance = comp, \ALU|Add0~5\, ALU|Add0~5, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~89\, pcupdate|s_pc~89, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[1]\, pcupdate|s_pc[1], mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2109\, Ram|s_memory~2109, mips_multi_cycle, 1
instance = comp, \InstructionRegister|DataOut[27]\, InstructionRegister|DataOut[27], mips_multi_cycle, 1
instance = comp, \ControlUnit|Selector2~0\, ControlUnit|Selector2~0, mips_multi_cycle, 1
instance = comp, \ControlUnit|Selector2~1\, ControlUnit|Selector2~1, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E2\, ControlUnit|CS.E2, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~44\, ControlUnit|CS~44, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E5\, ControlUnit|CS.E5, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2106\, Ram|s_memory~2106, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2107\, Ram|s_memory~2107, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~70\, Ram|s_memory~70, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~134feeder\, Ram|s_memory~134feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~134\, Ram|s_memory~134, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2113\, Ram|s_memory~2113, mips_multi_cycle, 1
instance = comp, \InstructionRegister|DataOut[31]\, InstructionRegister|DataOut[31], mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~29\, ControlUnit|CS~29, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~47\, ControlUnit|CS~47, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E8\, ControlUnit|CS.E8, mips_multi_cycle, 1
instance = comp, \ALU|Add0~14\, ALU|Add0~14, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~86\, pcupdate|s_pc~86, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[4]\, pcupdate|s_pc[4], mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2100\, Ram|s_memory~2100, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2108\, Ram|s_memory~2108, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~129feeder\, Ram|s_memory~129feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~129\, Ram|s_memory~129, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~65feeder\, Ram|s_memory~65feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~65\, Ram|s_memory~65, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2112\, Ram|s_memory~2112, mips_multi_cycle, 1
instance = comp, \InstructionRegister|DataOut[26]\, InstructionRegister|DataOut[26], mips_multi_cycle, 1
instance = comp, \ControlUnit|NS~12\, ControlUnit|NS~12, mips_multi_cycle, 1
instance = comp, \ControlUnit|Selector1~0\, ControlUnit|Selector1~0, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E1\, ControlUnit|CS.E1, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[22]~feeder\, RegFile|rt_mem|s_memory_rtl_0_bypass[22]~feeder, mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory_rtl_0_bypass[22]\, RegFile|rt_mem|s_memory_rtl_0_bypass[22], mips_multi_cycle, 1
instance = comp, \RegFile|rt_mem|s_memory~65\, RegFile|rt_mem|s_memory~65, mips_multi_cycle, 1
instance = comp, \RegB|DataOut[5]\, RegB|DataOut[5], mips_multi_cycle, 1
instance = comp, \M5|DataOut[5]~56\, M5|DataOut[5]~56, mips_multi_cycle, 1
instance = comp, \ALU|Add0~17\, ALU|Add0~17, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~85\, pcupdate|s_pc~85, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[5]\, pcupdate|s_pc[5], mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2104\, Ram|s_memory~2104, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2105\, Ram|s_memory~2105, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~132\, Ram|s_memory~132, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~100feeder\, Ram|s_memory~100feeder, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~100\, Ram|s_memory~100, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2110\, Ram|s_memory~2110, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2111\, Ram|s_memory~2111, mips_multi_cycle, 1
instance = comp, \InstructionRegister|DataOut[29]\, InstructionRegister|DataOut[29], mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~17\, ControlUnit|CS~17, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~46\, ControlUnit|CS~46, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E11\, ControlUnit|CS.E11, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~39\, ControlUnit|CS~39, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS~40\, ControlUnit|CS~40, mips_multi_cycle, 1
instance = comp, \ControlUnit|CS.E0\, ControlUnit|CS.E0, mips_multi_cycle, 1
instance = comp, \ALU|Add0~11\, ALU|Add0~11, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc~87\, pcupdate|s_pc~87, mips_multi_cycle, 1
instance = comp, \pcupdate|s_pc[3]\, pcupdate|s_pc[3], mips_multi_cycle, 1
instance = comp, \SW[0]~input\, SW[0]~input, mips_multi_cycle, 1
instance = comp, \SW[1]~input\, SW[1]~input, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux34~0\, displayUnit|Mux34~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux36~0\, displayUnit|Mux36~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux37~0\, displayUnit|Mux37~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[0]~31\, displayUnit|s_count[0]~31, mips_multi_cycle, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[6]~33\, displayUnit|s_count[6]~33, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[0]\, displayUnit|s_count[0], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[1]~34\, displayUnit|s_count[1]~34, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[1]\, displayUnit|s_count[1], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[2]~36\, displayUnit|s_count[2]~36, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[2]\, displayUnit|s_count[2], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[3]~38\, displayUnit|s_count[3]~38, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[3]\, displayUnit|s_count[3], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[4]~40\, displayUnit|s_count[4]~40, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[4]\, displayUnit|s_count[4], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[5]~42\, displayUnit|s_count[5]~42, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[5]\, displayUnit|s_count[5], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[6]~44\, displayUnit|s_count[6]~44, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[6]\, displayUnit|s_count[6], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[7]~46\, displayUnit|s_count[7]~46, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[7]\, displayUnit|s_count[7], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[8]~48\, displayUnit|s_count[8]~48, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[8]\, displayUnit|s_count[8], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[9]~50\, displayUnit|s_count[9]~50, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[9]\, displayUnit|s_count[9], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[10]~52\, displayUnit|s_count[10]~52, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[10]\, displayUnit|s_count[10], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[11]~54\, displayUnit|s_count[11]~54, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[11]\, displayUnit|s_count[11], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[12]~56\, displayUnit|s_count[12]~56, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[12]\, displayUnit|s_count[12], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[13]~58\, displayUnit|s_count[13]~58, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[13]\, displayUnit|s_count[13], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[14]~60\, displayUnit|s_count[14]~60, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[14]\, displayUnit|s_count[14], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[15]~62\, displayUnit|s_count[15]~62, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[15]\, displayUnit|s_count[15], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[16]~64\, displayUnit|s_count[16]~64, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[16]\, displayUnit|s_count[16], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[17]~66\, displayUnit|s_count[17]~66, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[17]\, displayUnit|s_count[17], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[18]~68\, displayUnit|s_count[18]~68, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[18]\, displayUnit|s_count[18], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[19]~70\, displayUnit|s_count[19]~70, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[19]\, displayUnit|s_count[19], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[20]~72\, displayUnit|s_count[20]~72, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[20]\, displayUnit|s_count[20], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[21]~74\, displayUnit|s_count[21]~74, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[21]\, displayUnit|s_count[21], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[22]~76\, displayUnit|s_count[22]~76, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[22]\, displayUnit|s_count[22], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[23]~78\, displayUnit|s_count[23]~78, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[23]\, displayUnit|s_count[23], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[24]~80\, displayUnit|s_count[24]~80, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[24]\, displayUnit|s_count[24], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[25]~82\, displayUnit|s_count[25]~82, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[25]\, displayUnit|s_count[25], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[26]~84\, displayUnit|s_count[26]~84, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[26]\, displayUnit|s_count[26], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[27]~86\, displayUnit|s_count[27]~86, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[27]\, displayUnit|s_count[27], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[28]~88\, displayUnit|s_count[28]~88, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[28]\, displayUnit|s_count[28], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[29]~90\, displayUnit|s_count[29]~90, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[29]\, displayUnit|s_count[29], mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[30]~92\, displayUnit|s_count[30]~92, mips_multi_cycle, 1
instance = comp, \displayUnit|s_count[30]\, displayUnit|s_count[30], mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~1\, displayUnit|Equal1~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~3\, displayUnit|Equal1~3, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~2\, displayUnit|Equal1~2, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~0\, displayUnit|Equal1~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~4\, displayUnit|Equal1~4, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~5\, displayUnit|Equal1~5, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[0]~31\, displayUnit|s_repeatCount[0]~31, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[0]\, displayUnit|s_repeatCount[0], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[1]~33\, displayUnit|s_repeatCount[1]~33, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[1]\, displayUnit|s_repeatCount[1], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[2]~35\, displayUnit|s_repeatCount[2]~35, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[2]\, displayUnit|s_repeatCount[2], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[3]~37\, displayUnit|s_repeatCount[3]~37, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[3]\, displayUnit|s_repeatCount[3], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[4]~39\, displayUnit|s_repeatCount[4]~39, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[4]\, displayUnit|s_repeatCount[4], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[5]~41\, displayUnit|s_repeatCount[5]~41, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[5]\, displayUnit|s_repeatCount[5], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[6]~43\, displayUnit|s_repeatCount[6]~43, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[6]\, displayUnit|s_repeatCount[6], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[7]~45\, displayUnit|s_repeatCount[7]~45, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[7]\, displayUnit|s_repeatCount[7], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[8]~47\, displayUnit|s_repeatCount[8]~47, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[8]\, displayUnit|s_repeatCount[8], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[9]~49\, displayUnit|s_repeatCount[9]~49, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[9]\, displayUnit|s_repeatCount[9], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[10]~51\, displayUnit|s_repeatCount[10]~51, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[10]\, displayUnit|s_repeatCount[10], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[11]~53\, displayUnit|s_repeatCount[11]~53, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[11]\, displayUnit|s_repeatCount[11], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[12]~55\, displayUnit|s_repeatCount[12]~55, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[12]\, displayUnit|s_repeatCount[12], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[13]~57\, displayUnit|s_repeatCount[13]~57, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[13]\, displayUnit|s_repeatCount[13], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[14]~59\, displayUnit|s_repeatCount[14]~59, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[14]\, displayUnit|s_repeatCount[14], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[15]~61\, displayUnit|s_repeatCount[15]~61, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[15]\, displayUnit|s_repeatCount[15], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[16]~63\, displayUnit|s_repeatCount[16]~63, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[16]\, displayUnit|s_repeatCount[16], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[17]~65\, displayUnit|s_repeatCount[17]~65, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[17]\, displayUnit|s_repeatCount[17], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[18]~67\, displayUnit|s_repeatCount[18]~67, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[18]\, displayUnit|s_repeatCount[18], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[19]~69\, displayUnit|s_repeatCount[19]~69, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[19]\, displayUnit|s_repeatCount[19], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[20]~71\, displayUnit|s_repeatCount[20]~71, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[20]\, displayUnit|s_repeatCount[20], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[21]~73\, displayUnit|s_repeatCount[21]~73, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[21]\, displayUnit|s_repeatCount[21], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[22]~75\, displayUnit|s_repeatCount[22]~75, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[22]\, displayUnit|s_repeatCount[22], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[23]~77\, displayUnit|s_repeatCount[23]~77, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[23]\, displayUnit|s_repeatCount[23], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[24]~79\, displayUnit|s_repeatCount[24]~79, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[24]\, displayUnit|s_repeatCount[24], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[25]~81\, displayUnit|s_repeatCount[25]~81, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[25]\, displayUnit|s_repeatCount[25], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[26]~83\, displayUnit|s_repeatCount[26]~83, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[26]\, displayUnit|s_repeatCount[26], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[27]~85\, displayUnit|s_repeatCount[27]~85, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[27]\, displayUnit|s_repeatCount[27], mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~7\, displayUnit|s_thd[24]~7, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[28]~87\, displayUnit|s_repeatCount[28]~87, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[28]\, displayUnit|s_repeatCount[28], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[29]~89\, displayUnit|s_repeatCount[29]~89, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[29]\, displayUnit|s_repeatCount[29], mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[30]~91\, displayUnit|s_repeatCount[30]~91, mips_multi_cycle, 1
instance = comp, \displayUnit|s_repeatCount[30]\, displayUnit|s_repeatCount[30], mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~8\, displayUnit|s_thd[24]~8, mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~5\, displayUnit|s_thd[24]~5, mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~2\, displayUnit|s_thd[24]~2, mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~0\, displayUnit|s_thd[24]~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~1\, displayUnit|s_thd[24]~1, mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~3\, displayUnit|s_thd[24]~3, mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~4\, displayUnit|s_thd[24]~4, mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~6\, displayUnit|s_thd[24]~6, mips_multi_cycle, 1
instance = comp, \displayUnit|s_thd[24]~9\, displayUnit|s_thd[24]~9, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~6\, displayUnit|Equal1~6, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~7\, displayUnit|Equal1~7, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~8\, displayUnit|Equal1~8, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~9\, displayUnit|Equal1~9, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~10\, displayUnit|Equal1~10, mips_multi_cycle, 1
instance = comp, \displayUnit|Equal1~11\, displayUnit|Equal1~11, mips_multi_cycle, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, mips_multi_cycle, 1
instance = comp, \displayUnit|s_inc~0\, displayUnit|s_inc~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_inc\, displayUnit|s_inc, mips_multi_cycle, 1
instance = comp, \displayUnit|s_dec~0\, displayUnit|s_dec~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_dec\, displayUnit|s_dec, mips_multi_cycle, 1
instance = comp, \displayUnit|Decoder0~1\, displayUnit|Decoder0~1, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~0\, displayUnit|s_addrCounters~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[2][0]\, displayUnit|s_addrCounters[2][0], mips_multi_cycle, 1
instance = comp, \displayUnit|Decoder0~3\, displayUnit|Decoder0~3, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~11\, displayUnit|s_addrCounters~11, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[1][0]\, displayUnit|s_addrCounters[1][0], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux5~0\, displayUnit|Mux5~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Decoder0~4\, displayUnit|Decoder0~4, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[0][0]\, displayUnit|s_addrCounters[0][0], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux5~1\, displayUnit|Mux5~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Add0~0\, displayUnit|Add0~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Decoder0~2\, displayUnit|Decoder0~2, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~5\, displayUnit|s_addrCounters~5, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[3][0]\, displayUnit|s_addrCounters[3][0], mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[0][1]\, displayUnit|s_addrCounters[0][1], mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~12\, displayUnit|s_addrCounters~12, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[1][1]\, displayUnit|s_addrCounters[1][1], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux4~0\, displayUnit|Mux4~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~1\, displayUnit|s_addrCounters~1, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[2][1]\, displayUnit|s_addrCounters[2][1], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux4~1\, displayUnit|Mux4~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Add0~2\, displayUnit|Add0~2, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~6\, displayUnit|s_addrCounters~6, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[3][1]\, displayUnit|s_addrCounters[3][1], mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2087\, Ram|s_memory~2087, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~16\, displayUnit|s_addrCounters~16, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[1][5]\, displayUnit|s_addrCounters[1][5], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux38~0\, displayUnit|Mux38~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[2][5]~17\, displayUnit|s_addrCounters[2][5]~17, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[2][5]\, displayUnit|s_addrCounters[2][5], mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[0][5]\, displayUnit|s_addrCounters[0][5], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux0~0\, displayUnit|Mux0~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux0~1\, displayUnit|Mux0~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Add0~4\, displayUnit|Add0~4, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~7\, displayUnit|s_addrCounters~7, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[3][2]\, displayUnit|s_addrCounters[3][2], mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~13\, displayUnit|s_addrCounters~13, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[1][2]\, displayUnit|s_addrCounters[1][2], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux3~0\, displayUnit|Mux3~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[0][2]\, displayUnit|s_addrCounters[0][2], mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~2\, displayUnit|s_addrCounters~2, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[2][2]\, displayUnit|s_addrCounters[2][2], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux3~1\, displayUnit|Mux3~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Add0~6\, displayUnit|Add0~6, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~14\, displayUnit|s_addrCounters~14, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[1][3]\, displayUnit|s_addrCounters[1][3], mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~8\, displayUnit|s_addrCounters~8, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[3][3]\, displayUnit|s_addrCounters[3][3], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux40~0\, displayUnit|Mux40~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[0][3]\, displayUnit|s_addrCounters[0][3], mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~3\, displayUnit|s_addrCounters~3, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[2][3]\, displayUnit|s_addrCounters[2][3], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux2~0\, displayUnit|Mux2~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux2~1\, displayUnit|Mux2~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Add0~8\, displayUnit|Add0~8, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[0][4]\, displayUnit|s_addrCounters[0][4], mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~4\, displayUnit|s_addrCounters~4, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[2][4]\, displayUnit|s_addrCounters[2][4], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux1~0\, displayUnit|Mux1~0, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~9\, displayUnit|s_addrCounters~9, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[3][4]\, displayUnit|s_addrCounters[3][4], mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~15\, displayUnit|s_addrCounters~15, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[1][4]\, displayUnit|s_addrCounters[1][4], mips_multi_cycle, 1
instance = comp, \displayUnit|Mux39~0\, displayUnit|Mux39~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux1~1\, displayUnit|Mux1~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Add0~10\, displayUnit|Add0~10, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters~10\, displayUnit|s_addrCounters~10, mips_multi_cycle, 1
instance = comp, \displayUnit|s_addrCounters[3][5]\, displayUnit|s_addrCounters[3][5], mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2088\, Ram|s_memory~2088, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2089\, Ram|s_memory~2089, mips_multi_cycle, 1
instance = comp, \RegFile|modo|s_memory~1062\, RegFile|modo|s_memory~1062, mips_multi_cycle, 1
instance = comp, \RegFile|modo|s_memory~72\, RegFile|modo|s_memory~72, mips_multi_cycle, 1
instance = comp, \RegFile|modo|readData[2]~0\, RegFile|modo|readData[2]~0, mips_multi_cycle, 1
instance = comp, \RegFile|modo|readData[2]~1\, RegFile|modo|readData[2]~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux35~0\, displayUnit|Mux35~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux35~1\, displayUnit|Mux35~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux52~0\, displayUnit|Mux52~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux51~0\, displayUnit|Mux51~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux50~0\, displayUnit|Mux50~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux49~0\, displayUnit|Mux49~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux48~0\, displayUnit|Mux48~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux47~0\, displayUnit|Mux47~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux46~0\, displayUnit|Mux46~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux33~0\, displayUnit|Mux33~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux32~0\, displayUnit|Mux32~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux30~0\, displayUnit|Mux30~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux31~0\, displayUnit|Mux31~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux59~0\, displayUnit|Mux59~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux58~0\, displayUnit|Mux58~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux57~0\, displayUnit|Mux57~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux56~0\, displayUnit|Mux56~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux55~0\, displayUnit|Mux55~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux54~0\, displayUnit|Mux54~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux53~0\, displayUnit|Mux53~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux28~0\, displayUnit|Mux28~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux26~0\, displayUnit|Mux26~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux27~0\, displayUnit|Mux27~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux29~0\, displayUnit|Mux29~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux66~0\, displayUnit|Mux66~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux65~0\, displayUnit|Mux65~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux64~0\, displayUnit|Mux64~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux63~0\, displayUnit|Mux63~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux62~0\, displayUnit|Mux62~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux61~0\, displayUnit|Mux61~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux60~0\, displayUnit|Mux60~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux23~0\, displayUnit|Mux23~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux22~0\, displayUnit|Mux22~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux24~0\, displayUnit|Mux24~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux25~0\, displayUnit|Mux25~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux73~0\, displayUnit|Mux73~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux72~0\, displayUnit|Mux72~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux71~0\, displayUnit|Mux71~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux70~0\, displayUnit|Mux70~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux69~0\, displayUnit|Mux69~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux68~0\, displayUnit|Mux68~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux67~0\, displayUnit|Mux67~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux43~0\, displayUnit|Mux43~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux43~1\, displayUnit|Mux43~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux45~0\, displayUnit|Mux45~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux42~0\, displayUnit|Mux42~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux42~1\, displayUnit|Mux42~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux44~0\, displayUnit|Mux44~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux122~0\, displayUnit|Mux122~0, mips_multi_cycle, 1
instance = comp, \RegFile|modo|s_memory~86\, RegFile|modo|s_memory~86, mips_multi_cycle, 1
instance = comp, \RegFile|modo|readData[16]~2\, RegFile|modo|readData[16]~2, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux21~0\, displayUnit|Mux21~0, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2090\, Ram|s_memory~2090, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2091\, Ram|s_memory~2091, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux21~1\, displayUnit|Mux21~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux20~0\, displayUnit|Mux20~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux19~0\, displayUnit|Mux19~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux18~0\, displayUnit|Mux18~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux80~0\, displayUnit|Mux80~0, mips_multi_cycle, 1
instance = comp, \SW[2]~input\, SW[2]~input, mips_multi_cycle, 1
instance = comp, \displayUnit|Decoder0~0\, displayUnit|Decoder0~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp4[0]~0\, displayUnit|disp4[0]~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux121~0\, displayUnit|Mux121~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux79~0\, displayUnit|Mux79~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp4[1]~1\, displayUnit|disp4[1]~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux120~0\, displayUnit|Mux120~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux78~0\, displayUnit|Mux78~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp4[2]~2\, displayUnit|disp4[2]~2, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux119~0\, displayUnit|Mux119~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux77~0\, displayUnit|Mux77~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp4[3]~3\, displayUnit|disp4[3]~3, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux76~0\, displayUnit|Mux76~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux118~0\, displayUnit|Mux118~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp4[4]~4\, displayUnit|disp4[4]~4, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux75~0\, displayUnit|Mux75~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux117~0\, displayUnit|Mux117~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp4[5]~5\, displayUnit|disp4[5]~5, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux74~0\, displayUnit|Mux74~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux116~0\, displayUnit|Mux116~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp4[6]~6\, displayUnit|disp4[6]~6, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux41~0\, displayUnit|Mux41~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux41~1\, displayUnit|Mux41~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux115~0\, displayUnit|Mux115~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux15~0\, displayUnit|Mux15~0, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2092\, Ram|s_memory~2092, mips_multi_cycle, 1
instance = comp, \RegFile|modo|s_memory~91\, RegFile|modo|s_memory~91, mips_multi_cycle, 1
instance = comp, \RegFile|modo|readData[21]~3\, RegFile|modo|readData[21]~3, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux16~0\, displayUnit|Mux16~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux16~1\, displayUnit|Mux16~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux17~0\, displayUnit|Mux17~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux14~0\, displayUnit|Mux14~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux87~0\, displayUnit|Mux87~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp5[0]~0\, displayUnit|disp5[0]~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux86~0\, displayUnit|Mux86~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux114~0\, displayUnit|Mux114~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp5[1]~1\, displayUnit|disp5[1]~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux85~0\, displayUnit|Mux85~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux113~0\, displayUnit|Mux113~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp5[2]~2\, displayUnit|disp5[2]~2, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux112~0\, displayUnit|Mux112~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux84~0\, displayUnit|Mux84~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp5[3]~3\, displayUnit|disp5[3]~3, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux111~0\, displayUnit|Mux111~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux83~0\, displayUnit|Mux83~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp5[4]~4\, displayUnit|disp5[4]~4, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux82~0\, displayUnit|Mux82~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux110~0\, displayUnit|Mux110~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp5[5]~5\, displayUnit|disp5[5]~5, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux109~0\, displayUnit|Mux109~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux81~0\, displayUnit|Mux81~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp5[6]~6\, displayUnit|disp5[6]~6, mips_multi_cycle, 1
instance = comp, \RegFile|modo|s_memory~96\, RegFile|modo|s_memory~96, mips_multi_cycle, 1
instance = comp, \RegFile|modo|readData[26]~4\, RegFile|modo|readData[26]~4, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux11~0\, displayUnit|Mux11~0, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2093\, Ram|s_memory~2093, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2094\, Ram|s_memory~2094, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux11~1\, displayUnit|Mux11~1, mips_multi_cycle, 1
instance = comp, \RegFile|modo|s_memory~97\, RegFile|modo|s_memory~97, mips_multi_cycle, 1
instance = comp, \RegFile|modo|readData[27]~5\, RegFile|modo|readData[27]~5, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2095\, Ram|s_memory~2095, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux10~0\, displayUnit|Mux10~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux10~1\, displayUnit|Mux10~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux12~0\, displayUnit|Mux12~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux13~0\, displayUnit|Mux13~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux94~0\, displayUnit|Mux94~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp6[0]~0\, displayUnit|disp6[0]~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux93~0\, displayUnit|Mux93~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp6[1]~1\, displayUnit|disp6[1]~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux92~0\, displayUnit|Mux92~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp6[2]~2\, displayUnit|disp6[2]~2, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux91~0\, displayUnit|Mux91~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp6[3]~3\, displayUnit|disp6[3]~3, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux90~0\, displayUnit|Mux90~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp6[4]~4\, displayUnit|disp6[4]~4, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux89~0\, displayUnit|Mux89~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp6[5]~5\, displayUnit|disp6[5]~5, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux88~0\, displayUnit|Mux88~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp6[6]~6\, displayUnit|disp6[6]~6, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux6~0\, displayUnit|Mux6~0, mips_multi_cycle, 1
instance = comp, \RegFile|modo|s_memory~101\, RegFile|modo|s_memory~101, mips_multi_cycle, 1
instance = comp, \RegFile|modo|readData[31]~7\, RegFile|modo|readData[31]~7, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2098\, Ram|s_memory~2098, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux6~1\, displayUnit|Mux6~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux9~0\, displayUnit|Mux9~0, mips_multi_cycle, 1
instance = comp, \RegFile|modo|s_memory~99\, RegFile|modo|s_memory~99, mips_multi_cycle, 1
instance = comp, \RegFile|modo|readData[29]~6\, RegFile|modo|readData[29]~6, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2096\, Ram|s_memory~2096, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2097\, Ram|s_memory~2097, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux8~0\, displayUnit|Mux8~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux8~1\, displayUnit|Mux8~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux7~0\, displayUnit|Mux7~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux101~0\, displayUnit|Mux101~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp7[0]~0\, displayUnit|disp7[0]~0, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux100~0\, displayUnit|Mux100~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp7[1]~1\, displayUnit|disp7[1]~1, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux99~0\, displayUnit|Mux99~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp7[2]~2\, displayUnit|disp7[2]~2, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux98~0\, displayUnit|Mux98~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp7[3]~3\, displayUnit|disp7[3]~3, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux97~0\, displayUnit|Mux97~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp7[4]~4\, displayUnit|disp7[4]~4, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux96~0\, displayUnit|Mux96~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp7[5]~5\, displayUnit|disp7[5]~5, mips_multi_cycle, 1
instance = comp, \displayUnit|Mux95~0\, displayUnit|Mux95~0, mips_multi_cycle, 1
instance = comp, \displayUnit|disp7[6]~6\, displayUnit|disp7[6]~6, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~5\, ControlUnit|DU_CState~5, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~7\, ControlUnit|DU_CState~7, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~9\, ControlUnit|DU_CState~9, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~10\, ControlUnit|DU_CState~10, mips_multi_cycle, 1
instance = comp, \ControlUnit|DU_CState~3_wirecell\, ControlUnit|DU_CState~3_wirecell, mips_multi_cycle, 1
instance = comp, \Ram|s_memory~2092_wirecell\, Ram|s_memory~2092_wirecell, mips_multi_cycle, 1
instance = comp, \KEY[4]~input\, KEY[4]~input, mips_multi_cycle, 1
