
lab2-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000393c  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003af8  08003af8  00004af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b38  08003b38  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003b38  08003b38  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b38  08003b38  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b38  08003b38  00004b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b3c  08003b3c  00004b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003b40  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  2000000c  08003b4c  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  08003b4c  00005094  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008cbe  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001748  00000000  00000000  0000dcfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  0000f448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006b6  00000000  00000000  0000fd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029b13  00000000  00000000  000103fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000099e6  00000000  00000000  00039f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105fd0  00000000  00000000  000438f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001498c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023f4  00000000  00000000  0014990c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0014bd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08003ae0 	.word	0x08003ae0

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08003ae0 	.word	0x08003ae0

080001fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b08a      	sub	sp, #40	@ 0x28
 8000200:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000202:	f000 fa6a 	bl	80006da <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000206:	f000 f889 	bl	800031c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800020a:	f000 f93d 	bl	8000488 <MX_GPIO_Init>
  MX_ADC1_Init();
 800020e:	f000 f8d7 	bl	80003c0 <MX_ADC1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc1);
 8000212:	4838      	ldr	r0, [pc, #224]	@ (80002f4 <main+0xf8>)
 8000214:	f000 fe44 	bl	8000ea0 <HAL_ADC_Start>

	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000218:	f04f 31ff 	mov.w	r1, #4294967295
 800021c:	4835      	ldr	r0, [pc, #212]	@ (80002f4 <main+0xf8>)
 800021e:	f000 fed5 	bl	8000fcc <HAL_ADC_PollForConversion>
	  uint32_t adcValue = HAL_ADC_GetValue(&hadc1);
 8000222:	4834      	ldr	r0, [pc, #208]	@ (80002f4 <main+0xf8>)
 8000224:	f000 ff61 	bl	80010ea <HAL_ADC_GetValue>
 8000228:	6278      	str	r0, [r7, #36]	@ 0x24
	  HAL_ADC_Stop(&hadc1);
 800022a:	4832      	ldr	r0, [pc, #200]	@ (80002f4 <main+0xf8>)
 800022c:	f000 fe9b 	bl	8000f66 <HAL_ADC_Stop>
	  uint32_t VREFANALOG_VOLTAGE = 3300;
 8000230:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8000234:	623b      	str	r3, [r7, #32]
	  int32_t Temperature = __HAL_ADC_CALC_TEMPERATURE(VREFANALOG_VOLTAGE, adcValue,ADC_RESOLUTION_12B);
 8000236:	4b30      	ldr	r3, [pc, #192]	@ (80002f8 <main+0xfc>)
 8000238:	881a      	ldrh	r2, [r3, #0]
 800023a:	4b30      	ldr	r3, [pc, #192]	@ (80002fc <main+0x100>)
 800023c:	881b      	ldrh	r3, [r3, #0]
 800023e:	429a      	cmp	r2, r3
 8000240:	d018      	beq.n	8000274 <main+0x78>
 8000242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000244:	6a3a      	ldr	r2, [r7, #32]
 8000246:	fb02 f303 	mul.w	r3, r2, r3
 800024a:	4a2d      	ldr	r2, [pc, #180]	@ (8000300 <main+0x104>)
 800024c:	fba2 2303 	umull	r2, r3, r2, r3
 8000250:	099b      	lsrs	r3, r3, #6
 8000252:	461a      	mov	r2, r3
 8000254:	4b29      	ldr	r3, [pc, #164]	@ (80002fc <main+0x100>)
 8000256:	881b      	ldrh	r3, [r3, #0]
 8000258:	1ad3      	subs	r3, r2, r3
 800025a:	2264      	movs	r2, #100	@ 0x64
 800025c:	fb03 f202 	mul.w	r2, r3, r2
 8000260:	4b25      	ldr	r3, [pc, #148]	@ (80002f8 <main+0xfc>)
 8000262:	881b      	ldrh	r3, [r3, #0]
 8000264:	4619      	mov	r1, r3
 8000266:	4b25      	ldr	r3, [pc, #148]	@ (80002fc <main+0x100>)
 8000268:	881b      	ldrh	r3, [r3, #0]
 800026a:	1acb      	subs	r3, r1, r3
 800026c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000270:	331e      	adds	r3, #30
 8000272:	e001      	b.n	8000278 <main+0x7c>
 8000274:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000278:	61fb      	str	r3, [r7, #28]

	  float V_REF = 3.3f;
 800027a:	4b22      	ldr	r3, [pc, #136]	@ (8000304 <main+0x108>)
 800027c:	61bb      	str	r3, [r7, #24]
	  float V_30 = 0.76f;           // Voltage at 30Â°C
 800027e:	4b22      	ldr	r3, [pc, #136]	@ (8000308 <main+0x10c>)
 8000280:	617b      	str	r3, [r7, #20]
	  float Avg_Slope = 2.5f / 1000;
 8000282:	4b22      	ldr	r3, [pc, #136]	@ (800030c <main+0x110>)
 8000284:	613b      	str	r3, [r7, #16]

	  float V_Sense = (adcValue * V_REF) / 4096.0f; // dividing by 4096 because of 12-bits resolution of ADC
 8000286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000288:	ee07 3a90 	vmov	s15, r3
 800028c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000290:	edd7 7a06 	vldr	s15, [r7, #24]
 8000294:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000298:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000310 <main+0x114>
 800029c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80002a0:	edc7 7a03 	vstr	s15, [r7, #12]
	  float temperature = ((V_Sense - V_30) / Avg_Slope) + 30.0f;
 80002a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80002a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80002ac:	ee77 6a67 	vsub.f32	s13, s14, s15
 80002b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80002b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80002b8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80002bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80002c0:	edc7 7a02 	vstr	s15, [r7, #8]


	  char button_status= HAL_GPIO_ReadPin(button_GPIO_Port, button_Pin);
 80002c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002c8:	4812      	ldr	r0, [pc, #72]	@ (8000314 <main+0x118>)
 80002ca:	f001 ff31 	bl	8002130 <HAL_GPIO_ReadPin>
 80002ce:	4603      	mov	r3, r0
 80002d0:	71fb      	strb	r3, [r7, #7]
	  if(button_status== 0){
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d106      	bne.n	80002e6 <main+0xea>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80002d8:	2201      	movs	r2, #1
 80002da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80002de:	480e      	ldr	r0, [pc, #56]	@ (8000318 <main+0x11c>)
 80002e0:	f001 ff3e 	bl	8002160 <HAL_GPIO_WritePin>
 80002e4:	e795      	b.n	8000212 <main+0x16>
	  }else{
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80002e6:	2200      	movs	r2, #0
 80002e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80002ec:	480a      	ldr	r0, [pc, #40]	@ (8000318 <main+0x11c>)
 80002ee:	f001 ff37 	bl	8002160 <HAL_GPIO_WritePin>
  {
 80002f2:	e78e      	b.n	8000212 <main+0x16>
 80002f4:	20000028 	.word	0x20000028
 80002f8:	1fff75ca 	.word	0x1fff75ca
 80002fc:	1fff75a8 	.word	0x1fff75a8
 8000300:	057619f1 	.word	0x057619f1
 8000304:	40533333 	.word	0x40533333
 8000308:	3f428f5c 	.word	0x3f428f5c
 800030c:	3b23d70a 	.word	0x3b23d70a
 8000310:	45800000 	.word	0x45800000
 8000314:	48000800 	.word	0x48000800
 8000318:	48000400 	.word	0x48000400

0800031c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b096      	sub	sp, #88	@ 0x58
 8000320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000322:	f107 0314 	add.w	r3, r7, #20
 8000326:	2244      	movs	r2, #68	@ 0x44
 8000328:	2100      	movs	r1, #0
 800032a:	4618      	mov	r0, r3
 800032c:	f003 fbac 	bl	8003a88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000330:	463b      	mov	r3, r7
 8000332:	2200      	movs	r2, #0
 8000334:	601a      	str	r2, [r3, #0]
 8000336:	605a      	str	r2, [r3, #4]
 8000338:	609a      	str	r2, [r3, #8]
 800033a:	60da      	str	r2, [r3, #12]
 800033c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800033e:	2000      	movs	r0, #0
 8000340:	f001 ff46 	bl	80021d0 <HAL_PWREx_ControlVoltageScaling>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800034a:	f000 f8ed 	bl	8000528 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800034e:	2310      	movs	r3, #16
 8000350:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000352:	2301      	movs	r3, #1
 8000354:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000356:	2300      	movs	r3, #0
 8000358:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800035a:	2360      	movs	r3, #96	@ 0x60
 800035c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800035e:	2302      	movs	r3, #2
 8000360:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000362:	2301      	movs	r3, #1
 8000364:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000366:	2301      	movs	r3, #1
 8000368:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800036a:	233c      	movs	r3, #60	@ 0x3c
 800036c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800036e:	2302      	movs	r3, #2
 8000370:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000372:	2302      	movs	r3, #2
 8000374:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000376:	2302      	movs	r3, #2
 8000378:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800037a:	f107 0314 	add.w	r3, r7, #20
 800037e:	4618      	mov	r0, r3
 8000380:	f001 ffca 	bl	8002318 <HAL_RCC_OscConfig>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800038a:	f000 f8cd 	bl	8000528 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800038e:	230f      	movs	r3, #15
 8000390:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000392:	2303      	movs	r3, #3
 8000394:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000396:	2300      	movs	r3, #0
 8000398:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800039a:	2300      	movs	r3, #0
 800039c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800039e:	2300      	movs	r3, #0
 80003a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80003a2:	463b      	mov	r3, r7
 80003a4:	2105      	movs	r1, #5
 80003a6:	4618      	mov	r0, r3
 80003a8:	f002 fbd0 	bl	8002b4c <HAL_RCC_ClockConfig>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003b2:	f000 f8b9 	bl	8000528 <Error_Handler>
  }
}
 80003b6:	bf00      	nop
 80003b8:	3758      	adds	r7, #88	@ 0x58
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
	...

080003c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b086      	sub	sp, #24
 80003c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003c6:	463b      	mov	r3, r7
 80003c8:	2200      	movs	r2, #0
 80003ca:	601a      	str	r2, [r3, #0]
 80003cc:	605a      	str	r2, [r3, #4]
 80003ce:	609a      	str	r2, [r3, #8]
 80003d0:	60da      	str	r2, [r3, #12]
 80003d2:	611a      	str	r2, [r3, #16]
 80003d4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80003d6:	4b29      	ldr	r3, [pc, #164]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003d8:	4a29      	ldr	r2, [pc, #164]	@ (8000480 <MX_ADC1_Init+0xc0>)
 80003da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003dc:	4b27      	ldr	r3, [pc, #156]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003de:	2200      	movs	r2, #0
 80003e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80003e2:	4b26      	ldr	r3, [pc, #152]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003e8:	4b24      	ldr	r3, [pc, #144]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003ee:	4b23      	ldr	r3, [pc, #140]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003f4:	4b21      	ldr	r3, [pc, #132]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003f6:	2204      	movs	r2, #4
 80003f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003fa:	4b20      	ldr	r3, [pc, #128]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000400:	4b1e      	ldr	r3, [pc, #120]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000402:	2200      	movs	r2, #0
 8000404:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000406:	4b1d      	ldr	r3, [pc, #116]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000408:	2201      	movs	r2, #1
 800040a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800040c:	4b1b      	ldr	r3, [pc, #108]	@ (800047c <MX_ADC1_Init+0xbc>)
 800040e:	2200      	movs	r2, #0
 8000410:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000414:	4b19      	ldr	r3, [pc, #100]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000416:	2200      	movs	r2, #0
 8000418:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800041a:	4b18      	ldr	r3, [pc, #96]	@ (800047c <MX_ADC1_Init+0xbc>)
 800041c:	2200      	movs	r2, #0
 800041e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000420:	4b16      	ldr	r3, [pc, #88]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000422:	2200      	movs	r2, #0
 8000424:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000428:	4b14      	ldr	r3, [pc, #80]	@ (800047c <MX_ADC1_Init+0xbc>)
 800042a:	2200      	movs	r2, #0
 800042c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800042e:	4b13      	ldr	r3, [pc, #76]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000430:	2200      	movs	r2, #0
 8000432:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000436:	4811      	ldr	r0, [pc, #68]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000438:	f000 fbec 	bl	8000c14 <HAL_ADC_Init>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000442:	f000 f871 	bl	8000528 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000446:	4b0f      	ldr	r3, [pc, #60]	@ (8000484 <MX_ADC1_Init+0xc4>)
 8000448:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800044a:	2306      	movs	r3, #6
 800044c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 800044e:	2302      	movs	r3, #2
 8000450:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000452:	237f      	movs	r3, #127	@ 0x7f
 8000454:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000456:	2304      	movs	r3, #4
 8000458:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800045a:	2300      	movs	r3, #0
 800045c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800045e:	463b      	mov	r3, r7
 8000460:	4619      	mov	r1, r3
 8000462:	4806      	ldr	r0, [pc, #24]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000464:	f000 fe4e 	bl	8001104 <HAL_ADC_ConfigChannel>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800046e:	f000 f85b 	bl	8000528 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000472:	bf00      	nop
 8000474:	3718      	adds	r7, #24
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	20000028 	.word	0x20000028
 8000480:	50040000 	.word	0x50040000
 8000484:	c7520000 	.word	0xc7520000

08000488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b088      	sub	sp, #32
 800048c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048e:	f107 030c 	add.w	r3, r7, #12
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
 8000496:	605a      	str	r2, [r3, #4]
 8000498:	609a      	str	r2, [r3, #8]
 800049a:	60da      	str	r2, [r3, #12]
 800049c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800049e:	4b1f      	ldr	r3, [pc, #124]	@ (800051c <MX_GPIO_Init+0x94>)
 80004a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004a2:	4a1e      	ldr	r2, [pc, #120]	@ (800051c <MX_GPIO_Init+0x94>)
 80004a4:	f043 0304 	orr.w	r3, r3, #4
 80004a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004aa:	4b1c      	ldr	r3, [pc, #112]	@ (800051c <MX_GPIO_Init+0x94>)
 80004ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ae:	f003 0304 	and.w	r3, r3, #4
 80004b2:	60bb      	str	r3, [r7, #8]
 80004b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004b6:	4b19      	ldr	r3, [pc, #100]	@ (800051c <MX_GPIO_Init+0x94>)
 80004b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ba:	4a18      	ldr	r2, [pc, #96]	@ (800051c <MX_GPIO_Init+0x94>)
 80004bc:	f043 0302 	orr.w	r3, r3, #2
 80004c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004c2:	4b16      	ldr	r3, [pc, #88]	@ (800051c <MX_GPIO_Init+0x94>)
 80004c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c6:	f003 0302 	and.w	r3, r3, #2
 80004ca:	607b      	str	r3, [r7, #4]
 80004cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80004ce:	2200      	movs	r2, #0
 80004d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80004d4:	4812      	ldr	r0, [pc, #72]	@ (8000520 <MX_GPIO_Init+0x98>)
 80004d6:	f001 fe43 	bl	8002160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 80004da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004e0:	2300      	movs	r3, #0
 80004e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e4:	2300      	movs	r3, #0
 80004e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 80004e8:	f107 030c 	add.w	r3, r7, #12
 80004ec:	4619      	mov	r1, r3
 80004ee:	480d      	ldr	r0, [pc, #52]	@ (8000524 <MX_GPIO_Init+0x9c>)
 80004f0:	f001 fc8c 	bl	8001e0c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80004f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80004f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fa:	2301      	movs	r3, #1
 80004fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	2300      	movs	r3, #0
 8000500:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000502:	2300      	movs	r3, #0
 8000504:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000506:	f107 030c 	add.w	r3, r7, #12
 800050a:	4619      	mov	r1, r3
 800050c:	4804      	ldr	r0, [pc, #16]	@ (8000520 <MX_GPIO_Init+0x98>)
 800050e:	f001 fc7d 	bl	8001e0c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000512:	bf00      	nop
 8000514:	3720      	adds	r7, #32
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	40021000 	.word	0x40021000
 8000520:	48000400 	.word	0x48000400
 8000524:	48000800 	.word	0x48000800

08000528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800052c:	b672      	cpsid	i
}
 800052e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000530:	bf00      	nop
 8000532:	e7fd      	b.n	8000530 <Error_Handler+0x8>

08000534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800053a:	4b0f      	ldr	r3, [pc, #60]	@ (8000578 <HAL_MspInit+0x44>)
 800053c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800053e:	4a0e      	ldr	r2, [pc, #56]	@ (8000578 <HAL_MspInit+0x44>)
 8000540:	f043 0301 	orr.w	r3, r3, #1
 8000544:	6613      	str	r3, [r2, #96]	@ 0x60
 8000546:	4b0c      	ldr	r3, [pc, #48]	@ (8000578 <HAL_MspInit+0x44>)
 8000548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800054a:	f003 0301 	and.w	r3, r3, #1
 800054e:	607b      	str	r3, [r7, #4]
 8000550:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000552:	4b09      	ldr	r3, [pc, #36]	@ (8000578 <HAL_MspInit+0x44>)
 8000554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000556:	4a08      	ldr	r2, [pc, #32]	@ (8000578 <HAL_MspInit+0x44>)
 8000558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800055c:	6593      	str	r3, [r2, #88]	@ 0x58
 800055e:	4b06      	ldr	r3, [pc, #24]	@ (8000578 <HAL_MspInit+0x44>)
 8000560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000566:	603b      	str	r3, [r7, #0]
 8000568:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800056a:	bf00      	nop
 800056c:	370c      	adds	r7, #12
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	40021000 	.word	0x40021000

0800057c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b0a8      	sub	sp, #160	@ 0xa0
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	2294      	movs	r2, #148	@ 0x94
 800058a:	2100      	movs	r1, #0
 800058c:	4618      	mov	r0, r3
 800058e:	f003 fa7b 	bl	8003a88 <memset>
  if(hadc->Instance==ADC1)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4a19      	ldr	r2, [pc, #100]	@ (80005fc <HAL_ADC_MspInit+0x80>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d12b      	bne.n	80005f4 <HAL_ADC_MspInit+0x78>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800059c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80005a0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80005a2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80005aa:	2301      	movs	r3, #1
 80005ac:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80005ae:	2301      	movs	r3, #1
 80005b0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80005b2:	2318      	movs	r3, #24
 80005b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80005b6:	2302      	movs	r3, #2
 80005b8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80005ba:	2302      	movs	r3, #2
 80005bc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80005be:	2302      	movs	r3, #2
 80005c0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80005c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80005c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005c8:	f107 030c 	add.w	r3, r7, #12
 80005cc:	4618      	mov	r0, r3
 80005ce:	f002 fd43 	bl	8003058 <HAL_RCCEx_PeriphCLKConfig>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <HAL_ADC_MspInit+0x60>
    {
      Error_Handler();
 80005d8:	f7ff ffa6 	bl	8000528 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80005dc:	4b08      	ldr	r3, [pc, #32]	@ (8000600 <HAL_ADC_MspInit+0x84>)
 80005de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e0:	4a07      	ldr	r2, [pc, #28]	@ (8000600 <HAL_ADC_MspInit+0x84>)
 80005e2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005e8:	4b05      	ldr	r3, [pc, #20]	@ (8000600 <HAL_ADC_MspInit+0x84>)
 80005ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005f0:	60bb      	str	r3, [r7, #8]
 80005f2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80005f4:	bf00      	nop
 80005f6:	37a0      	adds	r7, #160	@ 0xa0
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	50040000 	.word	0x50040000
 8000600:	40021000 	.word	0x40021000

08000604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <NMI_Handler+0x4>

0800060c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <HardFault_Handler+0x4>

08000614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <MemManage_Handler+0x4>

0800061c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <BusFault_Handler+0x4>

08000624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <UsageFault_Handler+0x4>

0800062c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr

08000656 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000656:	b580      	push	{r7, lr}
 8000658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800065a:	f000 f893 	bl	8000784 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
	...

08000664 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000668:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <SystemInit+0x20>)
 800066a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800066e:	4a05      	ldr	r2, [pc, #20]	@ (8000684 <SystemInit+0x20>)
 8000670:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000674:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000688:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800068c:	f7ff ffea 	bl	8000664 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000690:	480c      	ldr	r0, [pc, #48]	@ (80006c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000692:	490d      	ldr	r1, [pc, #52]	@ (80006c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000694:	4a0d      	ldr	r2, [pc, #52]	@ (80006cc <LoopForever+0xe>)
  movs r3, #0
 8000696:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000698:	e002      	b.n	80006a0 <LoopCopyDataInit>

0800069a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800069a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800069c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800069e:	3304      	adds	r3, #4

080006a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006a4:	d3f9      	bcc.n	800069a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006a6:	4a0a      	ldr	r2, [pc, #40]	@ (80006d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006a8:	4c0a      	ldr	r4, [pc, #40]	@ (80006d4 <LoopForever+0x16>)
  movs r3, #0
 80006aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006ac:	e001      	b.n	80006b2 <LoopFillZerobss>

080006ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b0:	3204      	adds	r2, #4

080006b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006b4:	d3fb      	bcc.n	80006ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006b6:	f003 f9ef 	bl	8003a98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006ba:	f7ff fd9f 	bl	80001fc <main>

080006be <LoopForever>:

LoopForever:
    b LoopForever
 80006be:	e7fe      	b.n	80006be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80006c0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80006c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006c8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006cc:	08003b40 	.word	0x08003b40
  ldr r2, =_sbss
 80006d0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006d4:	20000094 	.word	0x20000094

080006d8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006d8:	e7fe      	b.n	80006d8 <ADC1_IRQHandler>

080006da <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	b082      	sub	sp, #8
 80006de:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006e0:	2300      	movs	r3, #0
 80006e2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006e4:	2003      	movs	r0, #3
 80006e6:	f001 fb5d 	bl	8001da4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006ea:	2000      	movs	r0, #0
 80006ec:	f000 f80e 	bl	800070c <HAL_InitTick>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d002      	beq.n	80006fc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80006f6:	2301      	movs	r3, #1
 80006f8:	71fb      	strb	r3, [r7, #7]
 80006fa:	e001      	b.n	8000700 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006fc:	f7ff ff1a 	bl	8000534 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000700:	79fb      	ldrb	r3, [r7, #7]
}
 8000702:	4618      	mov	r0, r3
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
	...

0800070c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000714:	2300      	movs	r3, #0
 8000716:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000718:	4b17      	ldr	r3, [pc, #92]	@ (8000778 <HAL_InitTick+0x6c>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d023      	beq.n	8000768 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000720:	4b16      	ldr	r3, [pc, #88]	@ (800077c <HAL_InitTick+0x70>)
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	4b14      	ldr	r3, [pc, #80]	@ (8000778 <HAL_InitTick+0x6c>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	4619      	mov	r1, r3
 800072a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800072e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000732:	fbb2 f3f3 	udiv	r3, r2, r3
 8000736:	4618      	mov	r0, r3
 8000738:	f001 fb5b 	bl	8001df2 <HAL_SYSTICK_Config>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d10f      	bne.n	8000762 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2b0f      	cmp	r3, #15
 8000746:	d809      	bhi.n	800075c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000748:	2200      	movs	r2, #0
 800074a:	6879      	ldr	r1, [r7, #4]
 800074c:	f04f 30ff 	mov.w	r0, #4294967295
 8000750:	f001 fb33 	bl	8001dba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000754:	4a0a      	ldr	r2, [pc, #40]	@ (8000780 <HAL_InitTick+0x74>)
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	6013      	str	r3, [r2, #0]
 800075a:	e007      	b.n	800076c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800075c:	2301      	movs	r3, #1
 800075e:	73fb      	strb	r3, [r7, #15]
 8000760:	e004      	b.n	800076c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000762:	2301      	movs	r3, #1
 8000764:	73fb      	strb	r3, [r7, #15]
 8000766:	e001      	b.n	800076c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000768:	2301      	movs	r3, #1
 800076a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800076c:	7bfb      	ldrb	r3, [r7, #15]
}
 800076e:	4618      	mov	r0, r3
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000008 	.word	0x20000008
 800077c:	20000000 	.word	0x20000000
 8000780:	20000004 	.word	0x20000004

08000784 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <HAL_IncTick+0x20>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	461a      	mov	r2, r3
 800078e:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <HAL_IncTick+0x24>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4413      	add	r3, r2
 8000794:	4a04      	ldr	r2, [pc, #16]	@ (80007a8 <HAL_IncTick+0x24>)
 8000796:	6013      	str	r3, [r2, #0]
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	20000008 	.word	0x20000008
 80007a8:	20000090 	.word	0x20000090

080007ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  return uwTick;
 80007b0:	4b03      	ldr	r3, [pc, #12]	@ (80007c0 <HAL_GetTick+0x14>)
 80007b2:	681b      	ldr	r3, [r3, #0]
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000090 	.word	0x20000090

080007c4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	689b      	ldr	r3, [r3, #8]
 80007d2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	431a      	orrs	r2, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	609a      	str	r2, [r3, #8]
}
 80007de:	bf00      	nop
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr

080007ea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80007ea:	b480      	push	{r7}
 80007ec:	b083      	sub	sp, #12
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	6078      	str	r0, [r7, #4]
 80007f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	689b      	ldr	r3, [r3, #8]
 80007f8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	431a      	orrs	r2, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	609a      	str	r2, [r3, #8]
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000820:	4618      	mov	r0, r3
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr

0800082c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800082c:	b480      	push	{r7}
 800082e:	b087      	sub	sp, #28
 8000830:	af00      	add	r7, sp, #0
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	607a      	str	r2, [r7, #4]
 8000838:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	3360      	adds	r3, #96	@ 0x60
 800083e:	461a      	mov	r2, r3
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	4413      	add	r3, r2
 8000846:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <LL_ADC_SetOffset+0x44>)
 800084e:	4013      	ands	r3, r2
 8000850:	687a      	ldr	r2, [r7, #4]
 8000852:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000856:	683a      	ldr	r2, [r7, #0]
 8000858:	430a      	orrs	r2, r1
 800085a:	4313      	orrs	r3, r2
 800085c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000864:	bf00      	nop
 8000866:	371c      	adds	r7, #28
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	03fff000 	.word	0x03fff000

08000874 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000874:	b480      	push	{r7}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	3360      	adds	r3, #96	@ 0x60
 8000882:	461a      	mov	r2, r3
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	4413      	add	r3, r2
 800088a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000894:	4618      	mov	r0, r3
 8000896:	3714      	adds	r7, #20
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b087      	sub	sp, #28
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	60f8      	str	r0, [r7, #12]
 80008a8:	60b9      	str	r1, [r7, #8]
 80008aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	3360      	adds	r3, #96	@ 0x60
 80008b0:	461a      	mov	r2, r3
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	4413      	add	r3, r2
 80008b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	431a      	orrs	r2, r3
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80008ca:	bf00      	nop
 80008cc:	371c      	adds	r7, #28
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr

080008d6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80008d6:	b480      	push	{r7}
 80008d8:	b083      	sub	sp, #12
 80008da:	af00      	add	r7, sp, #0
 80008dc:	6078      	str	r0, [r7, #4]
 80008de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	695b      	ldr	r3, [r3, #20]
 80008e4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	431a      	orrs	r2, r3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	615a      	str	r2, [r3, #20]
}
 80008f0:	bf00      	nop
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800090c:	2b00      	cmp	r3, #0
 800090e:	d101      	bne.n	8000914 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000910:	2301      	movs	r3, #1
 8000912:	e000      	b.n	8000916 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000914:	2300      	movs	r3, #0
}
 8000916:	4618      	mov	r0, r3
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000922:	b480      	push	{r7}
 8000924:	b087      	sub	sp, #28
 8000926:	af00      	add	r7, sp, #0
 8000928:	60f8      	str	r0, [r7, #12]
 800092a:	60b9      	str	r1, [r7, #8]
 800092c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	3330      	adds	r3, #48	@ 0x30
 8000932:	461a      	mov	r2, r3
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	0a1b      	lsrs	r3, r3, #8
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	f003 030c 	and.w	r3, r3, #12
 800093e:	4413      	add	r3, r2
 8000940:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	f003 031f 	and.w	r3, r3, #31
 800094c:	211f      	movs	r1, #31
 800094e:	fa01 f303 	lsl.w	r3, r1, r3
 8000952:	43db      	mvns	r3, r3
 8000954:	401a      	ands	r2, r3
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	0e9b      	lsrs	r3, r3, #26
 800095a:	f003 011f 	and.w	r1, r3, #31
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	f003 031f 	and.w	r3, r3, #31
 8000964:	fa01 f303 	lsl.w	r3, r1, r3
 8000968:	431a      	orrs	r2, r3
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800096e:	bf00      	nop
 8000970:	371c      	adds	r7, #28
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr

0800097a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800097a:	b480      	push	{r7}
 800097c:	b087      	sub	sp, #28
 800097e:	af00      	add	r7, sp, #0
 8000980:	60f8      	str	r0, [r7, #12]
 8000982:	60b9      	str	r1, [r7, #8]
 8000984:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	3314      	adds	r3, #20
 800098a:	461a      	mov	r2, r3
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	0e5b      	lsrs	r3, r3, #25
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	f003 0304 	and.w	r3, r3, #4
 8000996:	4413      	add	r3, r2
 8000998:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	68bb      	ldr	r3, [r7, #8]
 80009a0:	0d1b      	lsrs	r3, r3, #20
 80009a2:	f003 031f 	and.w	r3, r3, #31
 80009a6:	2107      	movs	r1, #7
 80009a8:	fa01 f303 	lsl.w	r3, r1, r3
 80009ac:	43db      	mvns	r3, r3
 80009ae:	401a      	ands	r2, r3
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	0d1b      	lsrs	r3, r3, #20
 80009b4:	f003 031f 	and.w	r3, r3, #31
 80009b8:	6879      	ldr	r1, [r7, #4]
 80009ba:	fa01 f303 	lsl.w	r3, r1, r3
 80009be:	431a      	orrs	r2, r3
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80009c4:	bf00      	nop
 80009c6:	371c      	adds	r7, #28
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b085      	sub	sp, #20
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	60b9      	str	r1, [r7, #8]
 80009da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80009e8:	43db      	mvns	r3, r3
 80009ea:	401a      	ands	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f003 0318 	and.w	r3, r3, #24
 80009f2:	4908      	ldr	r1, [pc, #32]	@ (8000a14 <LL_ADC_SetChannelSingleDiff+0x44>)
 80009f4:	40d9      	lsrs	r1, r3
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	400b      	ands	r3, r1
 80009fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80009fe:	431a      	orrs	r2, r3
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000a06:	bf00      	nop
 8000a08:	3714      	adds	r7, #20
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	0007ffff 	.word	0x0007ffff

08000a18 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000a28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	6093      	str	r3, [r2, #8]
}
 8000a30:	bf00      	nop
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	689b      	ldr	r3, [r3, #8]
 8000a48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000a4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000a50:	d101      	bne.n	8000a56 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000a52:	2301      	movs	r3, #1
 8000a54:	e000      	b.n	8000a58 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000a56:	2300      	movs	r3, #0
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	689b      	ldr	r3, [r3, #8]
 8000a70:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000a74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000a78:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	689b      	ldr	r3, [r3, #8]
 8000a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000aa0:	d101      	bne.n	8000aa6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e000      	b.n	8000aa8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000aa6:	2300      	movs	r3, #0
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr

08000ab4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000ac4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000ac8:	f043 0201 	orr.w	r2, r3, #1
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000ad0:	bf00      	nop
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000aec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000af0:	f043 0202 	orr.w	r2, r3, #2
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	f003 0301 	and.w	r3, r3, #1
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d101      	bne.n	8000b1c <LL_ADC_IsEnabled+0x18>
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e000      	b.n	8000b1e <LL_ADC_IsEnabled+0x1a>
 8000b1c:	2300      	movs	r3, #0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr

08000b2a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	b083      	sub	sp, #12
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	f003 0302 	and.w	r3, r3, #2
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d101      	bne.n	8000b42 <LL_ADC_IsDisableOngoing+0x18>
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e000      	b.n	8000b44 <LL_ADC_IsDisableOngoing+0x1a>
 8000b42:	2300      	movs	r3, #0
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr

08000b50 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000b60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b64:	f043 0204 	orr.w	r2, r3, #4
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000b6c:	bf00      	nop
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000b88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b8c:	f043 0210 	orr.w	r2, r3, #16
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	2b04      	cmp	r3, #4
 8000bb2:	d101      	bne.n	8000bb8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	e000      	b.n	8000bba <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000bb8:	2300      	movs	r3, #0
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	b083      	sub	sp, #12
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	689b      	ldr	r3, [r3, #8]
 8000bd2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000bda:	f043 0220 	orr.w	r2, r3, #32
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8000be2:	bf00      	nop
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	689b      	ldr	r3, [r3, #8]
 8000bfa:	f003 0308 	and.w	r3, r3, #8
 8000bfe:	2b08      	cmp	r3, #8
 8000c00:	d101      	bne.n	8000c06 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000c02:	2301      	movs	r3, #1
 8000c04:	e000      	b.n	8000c08 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000c06:	2300      	movs	r3, #0
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d101      	bne.n	8000c2e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e129      	b.n	8000e82 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	691b      	ldr	r3, [r3, #16]
 8000c32:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d109      	bne.n	8000c50 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff fc9d 	bl	800057c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fef1 	bl	8000a3c <LL_ADC_IsDeepPowerDownEnabled>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d004      	beq.n	8000c6a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff fed7 	bl	8000a18 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff ff0c 	bl	8000a8c <LL_ADC_IsInternalRegulatorEnabled>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d115      	bne.n	8000ca6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fef0 	bl	8000a64 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000c84:	4b81      	ldr	r3, [pc, #516]	@ (8000e8c <HAL_ADC_Init+0x278>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	099b      	lsrs	r3, r3, #6
 8000c8a:	4a81      	ldr	r2, [pc, #516]	@ (8000e90 <HAL_ADC_Init+0x27c>)
 8000c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c90:	099b      	lsrs	r3, r3, #6
 8000c92:	3301      	adds	r3, #1
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000c98:	e002      	b.n	8000ca0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d1f9      	bne.n	8000c9a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff feee 	bl	8000a8c <LL_ADC_IsInternalRegulatorEnabled>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d10d      	bne.n	8000cd2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cba:	f043 0210 	orr.w	r2, r3, #16
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cc6:	f043 0201 	orr.w	r2, r3, #1
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff ff62 	bl	8000ba0 <LL_ADC_REG_IsConversionOngoing>
 8000cdc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce2:	f003 0310 	and.w	r3, r3, #16
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f040 80c2 	bne.w	8000e70 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	f040 80be 	bne.w	8000e70 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cf8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000cfc:	f043 0202 	orr.w	r2, r3, #2
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff fefb 	bl	8000b04 <LL_ADC_IsEnabled>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d10b      	bne.n	8000d2c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000d14:	485f      	ldr	r0, [pc, #380]	@ (8000e94 <HAL_ADC_Init+0x280>)
 8000d16:	f7ff fef5 	bl	8000b04 <LL_ADC_IsEnabled>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d105      	bne.n	8000d2c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	4619      	mov	r1, r3
 8000d26:	485c      	ldr	r0, [pc, #368]	@ (8000e98 <HAL_ADC_Init+0x284>)
 8000d28:	f7ff fd4c 	bl	80007c4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	7e5b      	ldrb	r3, [r3, #25]
 8000d30:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000d36:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8000d3c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000d42:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d4a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d106      	bne.n	8000d68 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	045b      	lsls	r3, r3, #17
 8000d62:	69ba      	ldr	r2, [r7, #24]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d009      	beq.n	8000d84 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d74:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d7c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000d7e:	69ba      	ldr	r2, [r7, #24]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	68da      	ldr	r2, [r3, #12]
 8000d8a:	4b44      	ldr	r3, [pc, #272]	@ (8000e9c <HAL_ADC_Init+0x288>)
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	6812      	ldr	r2, [r2, #0]
 8000d92:	69b9      	ldr	r1, [r7, #24]
 8000d94:	430b      	orrs	r3, r1
 8000d96:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff ff26 	bl	8000bee <LL_ADC_INJ_IsConversionOngoing>
 8000da2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d140      	bne.n	8000e2c <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d13d      	bne.n	8000e2c <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	7e1b      	ldrb	r3, [r3, #24]
 8000db8:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000dba:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000dc2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000dd2:	f023 0306 	bic.w	r3, r3, #6
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	6812      	ldr	r2, [r2, #0]
 8000dda:	69b9      	ldr	r1, [r7, #24]
 8000ddc:	430b      	orrs	r3, r1
 8000dde:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d118      	bne.n	8000e1c <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	691b      	ldr	r3, [r3, #16]
 8000df0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000df4:	f023 0304 	bic.w	r3, r3, #4
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000e00:	4311      	orrs	r1, r2
 8000e02:	687a      	ldr	r2, [r7, #4]
 8000e04:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000e06:	4311      	orrs	r1, r2
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	431a      	orrs	r2, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f042 0201 	orr.w	r2, r2, #1
 8000e18:	611a      	str	r2, [r3, #16]
 8000e1a:	e007      	b.n	8000e2c <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	691a      	ldr	r2, [r3, #16]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f022 0201 	bic.w	r2, r2, #1
 8000e2a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	691b      	ldr	r3, [r3, #16]
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d10c      	bne.n	8000e4e <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	f023 010f 	bic.w	r1, r3, #15
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	69db      	ldr	r3, [r3, #28]
 8000e42:	1e5a      	subs	r2, r3, #1
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e4c:	e007      	b.n	8000e5e <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f022 020f 	bic.w	r2, r2, #15
 8000e5c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e62:	f023 0303 	bic.w	r3, r3, #3
 8000e66:	f043 0201 	orr.w	r2, r3, #1
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	659a      	str	r2, [r3, #88]	@ 0x58
 8000e6e:	e007      	b.n	8000e80 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e74:	f043 0210 	orr.w	r2, r3, #16
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000e80:	7ffb      	ldrb	r3, [r7, #31]
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3720      	adds	r7, #32
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000000 	.word	0x20000000
 8000e90:	053e2d63 	.word	0x053e2d63
 8000e94:	50040000 	.word	0x50040000
 8000e98:	50040300 	.word	0x50040300
 8000e9c:	fff0c007 	.word	0xfff0c007

08000ea0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fe77 	bl	8000ba0 <LL_ADC_REG_IsConversionOngoing>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d14f      	bne.n	8000f58 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d101      	bne.n	8000ec6 <HAL_ADC_Start+0x26>
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	e04b      	b.n	8000f5e <HAL_ADC_Start+0xbe>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f000 fdd0 	bl	8001a74 <ADC_Enable>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d137      	bne.n	8000f4e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000ee6:	f023 0301 	bic.w	r3, r3, #1
 8000eea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ef6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000efe:	d106      	bne.n	8000f0e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f04:	f023 0206 	bic.w	r2, r3, #6
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000f0c:	e002      	b.n	8000f14 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2200      	movs	r2, #0
 8000f12:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	221c      	movs	r2, #28
 8000f1a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	68db      	ldr	r3, [r3, #12]
 8000f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d007      	beq.n	8000f42 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f36:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000f3a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fe02 	bl	8000b50 <LL_ADC_REG_StartConversion>
 8000f4c:	e006      	b.n	8000f5c <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8000f56:	e001      	b.n	8000f5c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b084      	sub	sp, #16
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d101      	bne.n	8000f7c <HAL_ADC_Stop+0x16>
 8000f78:	2302      	movs	r3, #2
 8000f7a:	e023      	b.n	8000fc4 <HAL_ADC_Stop+0x5e>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8000f84:	2103      	movs	r1, #3
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f000 fcb8 	bl	80018fc <ADC_ConversionStop>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d111      	bne.n	8000fba <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f000 fdf2 	bl	8001b80 <ADC_Disable>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d109      	bne.n	8000fba <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000faa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000fae:	f023 0301 	bic.w	r3, r3, #1
 8000fb2:	f043 0201 	orr.w	r2, r3, #1
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	695b      	ldr	r3, [r3, #20]
 8000fda:	2b08      	cmp	r3, #8
 8000fdc:	d102      	bne.n	8000fe4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8000fde:	2308      	movs	r3, #8
 8000fe0:	617b      	str	r3, [r7, #20]
 8000fe2:	e010      	b.n	8001006 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d007      	beq.n	8001002 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ff6:	f043 0220 	orr.w	r2, r3, #32
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e06f      	b.n	80010e2 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001002:	2304      	movs	r3, #4
 8001004:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001006:	f7ff fbd1 	bl	80007ac <HAL_GetTick>
 800100a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800100c:	e021      	b.n	8001052 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001014:	d01d      	beq.n	8001052 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001016:	f7ff fbc9 	bl	80007ac <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	683a      	ldr	r2, [r7, #0]
 8001022:	429a      	cmp	r2, r3
 8001024:	d302      	bcc.n	800102c <HAL_ADC_PollForConversion+0x60>
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d112      	bne.n	8001052 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	4013      	ands	r3, r2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d10b      	bne.n	8001052 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800103e:	f043 0204 	orr.w	r2, r3, #4
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e047      	b.n	80010e2 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	4013      	ands	r3, r2
 800105c:	2b00      	cmp	r3, #0
 800105e:	d0d6      	beq.n	800100e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001064:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fc43 	bl	80008fc <LL_ADC_REG_IsTriggerSourceSWStart>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d01c      	beq.n	80010b6 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	7e5b      	ldrb	r3, [r3, #25]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d118      	bne.n	80010b6 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0308 	and.w	r3, r3, #8
 800108e:	2b08      	cmp	r3, #8
 8001090:	d111      	bne.n	80010b6 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001096:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d105      	bne.n	80010b6 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ae:	f043 0201 	orr.w	r2, r3, #1
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	2b08      	cmp	r3, #8
 80010c2:	d104      	bne.n	80010ce <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2208      	movs	r2, #8
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	e008      	b.n	80010e0 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d103      	bne.n	80010e0 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	220c      	movs	r2, #12
 80010de:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80010e0:	2300      	movs	r3, #0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3718      	adds	r7, #24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b0b6      	sub	sp, #216	@ 0xd8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800110e:	2300      	movs	r3, #0
 8001110:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001114:	2300      	movs	r3, #0
 8001116:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800111e:	2b01      	cmp	r3, #1
 8001120:	d101      	bne.n	8001126 <HAL_ADC_ConfigChannel+0x22>
 8001122:	2302      	movs	r3, #2
 8001124:	e3d5      	b.n	80018d2 <HAL_ADC_ConfigChannel+0x7ce>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2201      	movs	r2, #1
 800112a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff fd34 	bl	8000ba0 <LL_ADC_REG_IsConversionOngoing>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	f040 83ba 	bne.w	80018b4 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	2b05      	cmp	r3, #5
 800114e:	d824      	bhi.n	800119a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	3b02      	subs	r3, #2
 8001156:	2b03      	cmp	r3, #3
 8001158:	d81b      	bhi.n	8001192 <HAL_ADC_ConfigChannel+0x8e>
 800115a:	a201      	add	r2, pc, #4	@ (adr r2, 8001160 <HAL_ADC_ConfigChannel+0x5c>)
 800115c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001160:	08001171 	.word	0x08001171
 8001164:	08001179 	.word	0x08001179
 8001168:	08001181 	.word	0x08001181
 800116c:	08001189 	.word	0x08001189
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001170:	230c      	movs	r3, #12
 8001172:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001176:	e010      	b.n	800119a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001178:	2312      	movs	r3, #18
 800117a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800117e:	e00c      	b.n	800119a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001180:	2318      	movs	r3, #24
 8001182:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001186:	e008      	b.n	800119a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001188:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800118c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001190:	e003      	b.n	800119a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001192:	2306      	movs	r3, #6
 8001194:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001198:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6818      	ldr	r0, [r3, #0]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	461a      	mov	r2, r3
 80011a4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80011a8:	f7ff fbbb 	bl	8000922 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fcf5 	bl	8000ba0 <LL_ADC_REG_IsConversionOngoing>
 80011b6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff fd15 	bl	8000bee <LL_ADC_INJ_IsConversionOngoing>
 80011c4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80011c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	f040 81bf 	bne.w	8001550 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80011d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	f040 81ba 	bne.w	8001550 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80011e4:	d10f      	bne.n	8001206 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6818      	ldr	r0, [r3, #0]
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2200      	movs	r2, #0
 80011f0:	4619      	mov	r1, r3
 80011f2:	f7ff fbc2 	bl	800097a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff fb69 	bl	80008d6 <LL_ADC_SetSamplingTimeCommonConfig>
 8001204:	e00e      	b.n	8001224 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6818      	ldr	r0, [r3, #0]
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	6819      	ldr	r1, [r3, #0]
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	461a      	mov	r2, r3
 8001214:	f7ff fbb1 	bl	800097a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fb59 	bl	80008d6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	695a      	ldr	r2, [r3, #20]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	08db      	lsrs	r3, r3, #3
 8001230:	f003 0303 	and.w	r3, r3, #3
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	691b      	ldr	r3, [r3, #16]
 8001242:	2b04      	cmp	r3, #4
 8001244:	d00a      	beq.n	800125c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6818      	ldr	r0, [r3, #0]
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	6919      	ldr	r1, [r3, #16]
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001256:	f7ff fae9 	bl	800082c <LL_ADC_SetOffset>
 800125a:	e179      	b.n	8001550 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2100      	movs	r1, #0
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff fb06 	bl	8000874 <LL_ADC_GetOffsetChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800126e:	2b00      	cmp	r3, #0
 8001270:	d10a      	bne.n	8001288 <HAL_ADC_ConfigChannel+0x184>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2100      	movs	r1, #0
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff fafb 	bl	8000874 <LL_ADC_GetOffsetChannel>
 800127e:	4603      	mov	r3, r0
 8001280:	0e9b      	lsrs	r3, r3, #26
 8001282:	f003 021f 	and.w	r2, r3, #31
 8001286:	e01e      	b.n	80012c6 <HAL_ADC_ConfigChannel+0x1c2>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2100      	movs	r1, #0
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff faf0 	bl	8000874 <LL_ADC_GetOffsetChannel>
 8001294:	4603      	mov	r3, r0
 8001296:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800129e:	fa93 f3a3 	rbit	r3, r3
 80012a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80012a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80012aa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80012ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80012b6:	2320      	movs	r3, #32
 80012b8:	e004      	b.n	80012c4 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80012ba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80012be:	fab3 f383 	clz	r3, r3
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d105      	bne.n	80012de <HAL_ADC_ConfigChannel+0x1da>
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	0e9b      	lsrs	r3, r3, #26
 80012d8:	f003 031f 	and.w	r3, r3, #31
 80012dc:	e018      	b.n	8001310 <HAL_ADC_ConfigChannel+0x20c>
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80012ea:	fa93 f3a3 	rbit	r3, r3
 80012ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80012f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80012fa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d101      	bne.n	8001306 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8001302:	2320      	movs	r3, #32
 8001304:	e004      	b.n	8001310 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8001306:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800130a:	fab3 f383 	clz	r3, r3
 800130e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001310:	429a      	cmp	r2, r3
 8001312:	d106      	bne.n	8001322 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2200      	movs	r2, #0
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff fabf 	bl	80008a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2101      	movs	r1, #1
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff faa3 	bl	8000874 <LL_ADC_GetOffsetChannel>
 800132e:	4603      	mov	r3, r0
 8001330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001334:	2b00      	cmp	r3, #0
 8001336:	d10a      	bne.n	800134e <HAL_ADC_ConfigChannel+0x24a>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2101      	movs	r1, #1
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fa98 	bl	8000874 <LL_ADC_GetOffsetChannel>
 8001344:	4603      	mov	r3, r0
 8001346:	0e9b      	lsrs	r3, r3, #26
 8001348:	f003 021f 	and.w	r2, r3, #31
 800134c:	e01e      	b.n	800138c <HAL_ADC_ConfigChannel+0x288>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2101      	movs	r1, #1
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff fa8d 	bl	8000874 <LL_ADC_GetOffsetChannel>
 800135a:	4603      	mov	r3, r0
 800135c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001360:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001364:	fa93 f3a3 	rbit	r3, r3
 8001368:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800136c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001370:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001374:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001378:	2b00      	cmp	r3, #0
 800137a:	d101      	bne.n	8001380 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800137c:	2320      	movs	r3, #32
 800137e:	e004      	b.n	800138a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8001380:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001384:	fab3 f383 	clz	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001394:	2b00      	cmp	r3, #0
 8001396:	d105      	bne.n	80013a4 <HAL_ADC_ConfigChannel+0x2a0>
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	0e9b      	lsrs	r3, r3, #26
 800139e:	f003 031f 	and.w	r3, r3, #31
 80013a2:	e018      	b.n	80013d6 <HAL_ADC_ConfigChannel+0x2d2>
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80013b0:	fa93 f3a3 	rbit	r3, r3
 80013b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80013b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80013bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80013c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80013c8:	2320      	movs	r3, #32
 80013ca:	e004      	b.n	80013d6 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80013cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013d0:	fab3 f383 	clz	r3, r3
 80013d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d106      	bne.n	80013e8 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2200      	movs	r2, #0
 80013e0:	2101      	movs	r1, #1
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fa5c 	bl	80008a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2102      	movs	r1, #2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fa40 	bl	8000874 <LL_ADC_GetOffsetChannel>
 80013f4:	4603      	mov	r3, r0
 80013f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d10a      	bne.n	8001414 <HAL_ADC_ConfigChannel+0x310>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2102      	movs	r1, #2
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff fa35 	bl	8000874 <LL_ADC_GetOffsetChannel>
 800140a:	4603      	mov	r3, r0
 800140c:	0e9b      	lsrs	r3, r3, #26
 800140e:	f003 021f 	and.w	r2, r3, #31
 8001412:	e01e      	b.n	8001452 <HAL_ADC_ConfigChannel+0x34e>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2102      	movs	r1, #2
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fa2a 	bl	8000874 <LL_ADC_GetOffsetChannel>
 8001420:	4603      	mov	r3, r0
 8001422:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001426:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800142a:	fa93 f3a3 	rbit	r3, r3
 800142e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001432:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001436:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800143a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800143e:	2b00      	cmp	r3, #0
 8001440:	d101      	bne.n	8001446 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8001442:	2320      	movs	r3, #32
 8001444:	e004      	b.n	8001450 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8001446:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800144a:	fab3 f383 	clz	r3, r3
 800144e:	b2db      	uxtb	r3, r3
 8001450:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800145a:	2b00      	cmp	r3, #0
 800145c:	d105      	bne.n	800146a <HAL_ADC_ConfigChannel+0x366>
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	0e9b      	lsrs	r3, r3, #26
 8001464:	f003 031f 	and.w	r3, r3, #31
 8001468:	e014      	b.n	8001494 <HAL_ADC_ConfigChannel+0x390>
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001470:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001472:	fa93 f3a3 	rbit	r3, r3
 8001476:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001478:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800147a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800147e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001482:	2b00      	cmp	r3, #0
 8001484:	d101      	bne.n	800148a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8001486:	2320      	movs	r3, #32
 8001488:	e004      	b.n	8001494 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800148a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800148e:	fab3 f383 	clz	r3, r3
 8001492:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001494:	429a      	cmp	r2, r3
 8001496:	d106      	bne.n	80014a6 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2200      	movs	r2, #0
 800149e:	2102      	movs	r1, #2
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff f9fd 	bl	80008a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2103      	movs	r1, #3
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff f9e1 	bl	8000874 <LL_ADC_GetOffsetChannel>
 80014b2:	4603      	mov	r3, r0
 80014b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d10a      	bne.n	80014d2 <HAL_ADC_ConfigChannel+0x3ce>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2103      	movs	r1, #3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff f9d6 	bl	8000874 <LL_ADC_GetOffsetChannel>
 80014c8:	4603      	mov	r3, r0
 80014ca:	0e9b      	lsrs	r3, r3, #26
 80014cc:	f003 021f 	and.w	r2, r3, #31
 80014d0:	e017      	b.n	8001502 <HAL_ADC_ConfigChannel+0x3fe>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2103      	movs	r1, #3
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff f9cb 	bl	8000874 <LL_ADC_GetOffsetChannel>
 80014de:	4603      	mov	r3, r0
 80014e0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80014e4:	fa93 f3a3 	rbit	r3, r3
 80014e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80014ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80014ec:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80014ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80014f4:	2320      	movs	r3, #32
 80014f6:	e003      	b.n	8001500 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80014f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80014fa:	fab3 f383 	clz	r3, r3
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800150a:	2b00      	cmp	r3, #0
 800150c:	d105      	bne.n	800151a <HAL_ADC_ConfigChannel+0x416>
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	0e9b      	lsrs	r3, r3, #26
 8001514:	f003 031f 	and.w	r3, r3, #31
 8001518:	e011      	b.n	800153e <HAL_ADC_ConfigChannel+0x43a>
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001520:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001522:	fa93 f3a3 	rbit	r3, r3
 8001526:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001528:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800152a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800152c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800152e:	2b00      	cmp	r3, #0
 8001530:	d101      	bne.n	8001536 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8001532:	2320      	movs	r3, #32
 8001534:	e003      	b.n	800153e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8001536:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001538:	fab3 f383 	clz	r3, r3
 800153c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800153e:	429a      	cmp	r2, r3
 8001540:	d106      	bne.n	8001550 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2200      	movs	r2, #0
 8001548:	2103      	movs	r1, #3
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff f9a8 	bl	80008a0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fad5 	bl	8000b04 <LL_ADC_IsEnabled>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	f040 813f 	bne.w	80017e0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6818      	ldr	r0, [r3, #0]
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	6819      	ldr	r1, [r3, #0]
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	461a      	mov	r2, r3
 8001570:	f7ff fa2e 	bl	80009d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	4a8e      	ldr	r2, [pc, #568]	@ (80017b4 <HAL_ADC_ConfigChannel+0x6b0>)
 800157a:	4293      	cmp	r3, r2
 800157c:	f040 8130 	bne.w	80017e0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800158c:	2b00      	cmp	r3, #0
 800158e:	d10b      	bne.n	80015a8 <HAL_ADC_ConfigChannel+0x4a4>
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	0e9b      	lsrs	r3, r3, #26
 8001596:	3301      	adds	r3, #1
 8001598:	f003 031f 	and.w	r3, r3, #31
 800159c:	2b09      	cmp	r3, #9
 800159e:	bf94      	ite	ls
 80015a0:	2301      	movls	r3, #1
 80015a2:	2300      	movhi	r3, #0
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	e019      	b.n	80015dc <HAL_ADC_ConfigChannel+0x4d8>
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015b0:	fa93 f3a3 	rbit	r3, r3
 80015b4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80015b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80015ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d101      	bne.n	80015c4 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80015c0:	2320      	movs	r3, #32
 80015c2:	e003      	b.n	80015cc <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80015c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80015c6:	fab3 f383 	clz	r3, r3
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	3301      	adds	r3, #1
 80015ce:	f003 031f 	and.w	r3, r3, #31
 80015d2:	2b09      	cmp	r3, #9
 80015d4:	bf94      	ite	ls
 80015d6:	2301      	movls	r3, #1
 80015d8:	2300      	movhi	r3, #0
 80015da:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d079      	beq.n	80016d4 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d107      	bne.n	80015fc <HAL_ADC_ConfigChannel+0x4f8>
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	0e9b      	lsrs	r3, r3, #26
 80015f2:	3301      	adds	r3, #1
 80015f4:	069b      	lsls	r3, r3, #26
 80015f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80015fa:	e015      	b.n	8001628 <HAL_ADC_ConfigChannel+0x524>
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001604:	fa93 f3a3 	rbit	r3, r3
 8001608:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800160a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800160c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800160e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001610:	2b00      	cmp	r3, #0
 8001612:	d101      	bne.n	8001618 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8001614:	2320      	movs	r3, #32
 8001616:	e003      	b.n	8001620 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8001618:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800161a:	fab3 f383 	clz	r3, r3
 800161e:	b2db      	uxtb	r3, r3
 8001620:	3301      	adds	r3, #1
 8001622:	069b      	lsls	r3, r3, #26
 8001624:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001630:	2b00      	cmp	r3, #0
 8001632:	d109      	bne.n	8001648 <HAL_ADC_ConfigChannel+0x544>
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	0e9b      	lsrs	r3, r3, #26
 800163a:	3301      	adds	r3, #1
 800163c:	f003 031f 	and.w	r3, r3, #31
 8001640:	2101      	movs	r1, #1
 8001642:	fa01 f303 	lsl.w	r3, r1, r3
 8001646:	e017      	b.n	8001678 <HAL_ADC_ConfigChannel+0x574>
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800164e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001650:	fa93 f3a3 	rbit	r3, r3
 8001654:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001658:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800165a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800165c:	2b00      	cmp	r3, #0
 800165e:	d101      	bne.n	8001664 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8001660:	2320      	movs	r3, #32
 8001662:	e003      	b.n	800166c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8001664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001666:	fab3 f383 	clz	r3, r3
 800166a:	b2db      	uxtb	r3, r3
 800166c:	3301      	adds	r3, #1
 800166e:	f003 031f 	and.w	r3, r3, #31
 8001672:	2101      	movs	r1, #1
 8001674:	fa01 f303 	lsl.w	r3, r1, r3
 8001678:	ea42 0103 	orr.w	r1, r2, r3
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001684:	2b00      	cmp	r3, #0
 8001686:	d10a      	bne.n	800169e <HAL_ADC_ConfigChannel+0x59a>
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	0e9b      	lsrs	r3, r3, #26
 800168e:	3301      	adds	r3, #1
 8001690:	f003 021f 	and.w	r2, r3, #31
 8001694:	4613      	mov	r3, r2
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	4413      	add	r3, r2
 800169a:	051b      	lsls	r3, r3, #20
 800169c:	e018      	b.n	80016d0 <HAL_ADC_ConfigChannel+0x5cc>
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016a6:	fa93 f3a3 	rbit	r3, r3
 80016aa:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80016ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80016b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80016b6:	2320      	movs	r3, #32
 80016b8:	e003      	b.n	80016c2 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80016ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016bc:	fab3 f383 	clz	r3, r3
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	3301      	adds	r3, #1
 80016c4:	f003 021f 	and.w	r2, r3, #31
 80016c8:	4613      	mov	r3, r2
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	4413      	add	r3, r2
 80016ce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80016d0:	430b      	orrs	r3, r1
 80016d2:	e080      	b.n	80017d6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d107      	bne.n	80016f0 <HAL_ADC_ConfigChannel+0x5ec>
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	0e9b      	lsrs	r3, r3, #26
 80016e6:	3301      	adds	r3, #1
 80016e8:	069b      	lsls	r3, r3, #26
 80016ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80016ee:	e015      	b.n	800171c <HAL_ADC_ConfigChannel+0x618>
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016f8:	fa93 f3a3 	rbit	r3, r3
 80016fc:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80016fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001700:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001704:	2b00      	cmp	r3, #0
 8001706:	d101      	bne.n	800170c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8001708:	2320      	movs	r3, #32
 800170a:	e003      	b.n	8001714 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800170c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800170e:	fab3 f383 	clz	r3, r3
 8001712:	b2db      	uxtb	r3, r3
 8001714:	3301      	adds	r3, #1
 8001716:	069b      	lsls	r3, r3, #26
 8001718:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001724:	2b00      	cmp	r3, #0
 8001726:	d109      	bne.n	800173c <HAL_ADC_ConfigChannel+0x638>
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	0e9b      	lsrs	r3, r3, #26
 800172e:	3301      	adds	r3, #1
 8001730:	f003 031f 	and.w	r3, r3, #31
 8001734:	2101      	movs	r1, #1
 8001736:	fa01 f303 	lsl.w	r3, r1, r3
 800173a:	e017      	b.n	800176c <HAL_ADC_ConfigChannel+0x668>
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	fa93 f3a3 	rbit	r3, r3
 8001748:	61bb      	str	r3, [r7, #24]
  return result;
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8001754:	2320      	movs	r3, #32
 8001756:	e003      	b.n	8001760 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8001758:	6a3b      	ldr	r3, [r7, #32]
 800175a:	fab3 f383 	clz	r3, r3
 800175e:	b2db      	uxtb	r3, r3
 8001760:	3301      	adds	r3, #1
 8001762:	f003 031f 	and.w	r3, r3, #31
 8001766:	2101      	movs	r1, #1
 8001768:	fa01 f303 	lsl.w	r3, r1, r3
 800176c:	ea42 0103 	orr.w	r1, r2, r3
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001778:	2b00      	cmp	r3, #0
 800177a:	d10d      	bne.n	8001798 <HAL_ADC_ConfigChannel+0x694>
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	0e9b      	lsrs	r3, r3, #26
 8001782:	3301      	adds	r3, #1
 8001784:	f003 021f 	and.w	r2, r3, #31
 8001788:	4613      	mov	r3, r2
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	4413      	add	r3, r2
 800178e:	3b1e      	subs	r3, #30
 8001790:	051b      	lsls	r3, r3, #20
 8001792:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001796:	e01d      	b.n	80017d4 <HAL_ADC_ConfigChannel+0x6d0>
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	fa93 f3a3 	rbit	r3, r3
 80017a4:	60fb      	str	r3, [r7, #12]
  return result;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d103      	bne.n	80017b8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80017b0:	2320      	movs	r3, #32
 80017b2:	e005      	b.n	80017c0 <HAL_ADC_ConfigChannel+0x6bc>
 80017b4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	fab3 f383 	clz	r3, r3
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	3301      	adds	r3, #1
 80017c2:	f003 021f 	and.w	r2, r3, #31
 80017c6:	4613      	mov	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4413      	add	r3, r2
 80017cc:	3b1e      	subs	r3, #30
 80017ce:	051b      	lsls	r3, r3, #20
 80017d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80017d4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80017d6:	683a      	ldr	r2, [r7, #0]
 80017d8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80017da:	4619      	mov	r1, r3
 80017dc:	f7ff f8cd 	bl	800097a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4b3d      	ldr	r3, [pc, #244]	@ (80018dc <HAL_ADC_ConfigChannel+0x7d8>)
 80017e6:	4013      	ands	r3, r2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d06c      	beq.n	80018c6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017ec:	483c      	ldr	r0, [pc, #240]	@ (80018e0 <HAL_ADC_ConfigChannel+0x7dc>)
 80017ee:	f7ff f80f 	bl	8000810 <LL_ADC_GetCommonPathInternalCh>
 80017f2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a3a      	ldr	r2, [pc, #232]	@ (80018e4 <HAL_ADC_ConfigChannel+0x7e0>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d127      	bne.n	8001850 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001800:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001804:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d121      	bne.n	8001850 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a35      	ldr	r2, [pc, #212]	@ (80018e8 <HAL_ADC_ConfigChannel+0x7e4>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d157      	bne.n	80018c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001816:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800181a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800181e:	4619      	mov	r1, r3
 8001820:	482f      	ldr	r0, [pc, #188]	@ (80018e0 <HAL_ADC_ConfigChannel+0x7dc>)
 8001822:	f7fe ffe2 	bl	80007ea <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001826:	4b31      	ldr	r3, [pc, #196]	@ (80018ec <HAL_ADC_ConfigChannel+0x7e8>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	099b      	lsrs	r3, r3, #6
 800182c:	4a30      	ldr	r2, [pc, #192]	@ (80018f0 <HAL_ADC_ConfigChannel+0x7ec>)
 800182e:	fba2 2303 	umull	r2, r3, r2, r3
 8001832:	099b      	lsrs	r3, r3, #6
 8001834:	1c5a      	adds	r2, r3, #1
 8001836:	4613      	mov	r3, r2
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	4413      	add	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001840:	e002      	b.n	8001848 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	3b01      	subs	r3, #1
 8001846:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1f9      	bne.n	8001842 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800184e:	e03a      	b.n	80018c6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a27      	ldr	r2, [pc, #156]	@ (80018f4 <HAL_ADC_ConfigChannel+0x7f0>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d113      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800185a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800185e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d10d      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a1f      	ldr	r2, [pc, #124]	@ (80018e8 <HAL_ADC_ConfigChannel+0x7e4>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d12a      	bne.n	80018c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001870:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001874:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001878:	4619      	mov	r1, r3
 800187a:	4819      	ldr	r0, [pc, #100]	@ (80018e0 <HAL_ADC_ConfigChannel+0x7dc>)
 800187c:	f7fe ffb5 	bl	80007ea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001880:	e021      	b.n	80018c6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a1c      	ldr	r2, [pc, #112]	@ (80018f8 <HAL_ADC_ConfigChannel+0x7f4>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d11c      	bne.n	80018c6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800188c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001890:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d116      	bne.n	80018c6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a12      	ldr	r2, [pc, #72]	@ (80018e8 <HAL_ADC_ConfigChannel+0x7e4>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d111      	bne.n	80018c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80018a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018aa:	4619      	mov	r1, r3
 80018ac:	480c      	ldr	r0, [pc, #48]	@ (80018e0 <HAL_ADC_ConfigChannel+0x7dc>)
 80018ae:	f7fe ff9c 	bl	80007ea <LL_ADC_SetCommonPathInternalCh>
 80018b2:	e008      	b.n	80018c6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b8:	f043 0220 	orr.w	r2, r3, #32
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80018ce:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	37d8      	adds	r7, #216	@ 0xd8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	80080000 	.word	0x80080000
 80018e0:	50040300 	.word	0x50040300
 80018e4:	c7520000 	.word	0xc7520000
 80018e8:	50040000 	.word	0x50040000
 80018ec:	20000000 	.word	0x20000000
 80018f0:	053e2d63 	.word	0x053e2d63
 80018f4:	cb840000 	.word	0xcb840000
 80018f8:	80000001 	.word	0x80000001

080018fc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b088      	sub	sp, #32
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff f944 	bl	8000ba0 <LL_ADC_REG_IsConversionOngoing>
 8001918:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff f965 	bl	8000bee <LL_ADC_INJ_IsConversionOngoing>
 8001924:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d103      	bne.n	8001934 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	f000 8098 	beq.w	8001a64 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d02a      	beq.n	8001998 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	7e5b      	ldrb	r3, [r3, #25]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d126      	bne.n	8001998 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	7e1b      	ldrb	r3, [r3, #24]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d122      	bne.n	8001998 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8001952:	2301      	movs	r3, #1
 8001954:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001956:	e014      	b.n	8001982 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	4a45      	ldr	r2, [pc, #276]	@ (8001a70 <ADC_ConversionStop+0x174>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d90d      	bls.n	800197c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001964:	f043 0210 	orr.w	r2, r3, #16
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001970:	f043 0201 	orr.w	r2, r3, #1
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e074      	b.n	8001a66 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	3301      	adds	r3, #1
 8001980:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800198c:	2b40      	cmp	r3, #64	@ 0x40
 800198e:	d1e3      	bne.n	8001958 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2240      	movs	r2, #64	@ 0x40
 8001996:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	2b02      	cmp	r3, #2
 800199c:	d014      	beq.n	80019c8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff f8fc 	bl	8000ba0 <LL_ADC_REG_IsConversionOngoing>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00c      	beq.n	80019c8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff f8b9 	bl	8000b2a <LL_ADC_IsDisableOngoing>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d104      	bne.n	80019c8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff f8d8 	bl	8000b78 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d014      	beq.n	80019f8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff f90b 	bl	8000bee <LL_ADC_INJ_IsConversionOngoing>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00c      	beq.n	80019f8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff f8a1 	bl	8000b2a <LL_ADC_IsDisableOngoing>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d104      	bne.n	80019f8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff f8e7 	bl	8000bc6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d005      	beq.n	8001a0a <ADC_ConversionStop+0x10e>
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	2b03      	cmp	r3, #3
 8001a02:	d105      	bne.n	8001a10 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8001a04:	230c      	movs	r3, #12
 8001a06:	617b      	str	r3, [r7, #20]
        break;
 8001a08:	e005      	b.n	8001a16 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001a0a:	2308      	movs	r3, #8
 8001a0c:	617b      	str	r3, [r7, #20]
        break;
 8001a0e:	e002      	b.n	8001a16 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001a10:	2304      	movs	r3, #4
 8001a12:	617b      	str	r3, [r7, #20]
        break;
 8001a14:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8001a16:	f7fe fec9 	bl	80007ac <HAL_GetTick>
 8001a1a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001a1c:	e01b      	b.n	8001a56 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001a1e:	f7fe fec5 	bl	80007ac <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b05      	cmp	r3, #5
 8001a2a:	d914      	bls.n	8001a56 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689a      	ldr	r2, [r3, #8]
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	4013      	ands	r3, r2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d00d      	beq.n	8001a56 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a3e:	f043 0210 	orr.w	r2, r3, #16
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4a:	f043 0201 	orr.w	r2, r3, #1
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e007      	b.n	8001a66 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	689a      	ldr	r2, [r3, #8]
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d1dc      	bne.n	8001a1e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3720      	adds	r7, #32
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	a33fffff 	.word	0xa33fffff

08001a74 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff f83d 	bl	8000b04 <LL_ADC_IsEnabled>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d169      	bne.n	8001b64 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	689a      	ldr	r2, [r3, #8]
 8001a96:	4b36      	ldr	r3, [pc, #216]	@ (8001b70 <ADC_Enable+0xfc>)
 8001a98:	4013      	ands	r3, r2
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d00d      	beq.n	8001aba <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa2:	f043 0210 	orr.w	r2, r3, #16
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aae:	f043 0201 	orr.w	r2, r3, #1
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e055      	b.n	8001b66 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7fe fff8 	bl	8000ab4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001ac4:	482b      	ldr	r0, [pc, #172]	@ (8001b74 <ADC_Enable+0x100>)
 8001ac6:	f7fe fea3 	bl	8000810 <LL_ADC_GetCommonPathInternalCh>
 8001aca:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001acc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d013      	beq.n	8001afc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ad4:	4b28      	ldr	r3, [pc, #160]	@ (8001b78 <ADC_Enable+0x104>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	099b      	lsrs	r3, r3, #6
 8001ada:	4a28      	ldr	r2, [pc, #160]	@ (8001b7c <ADC_Enable+0x108>)
 8001adc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae0:	099b      	lsrs	r3, r3, #6
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	4413      	add	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001aee:	e002      	b.n	8001af6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1f9      	bne.n	8001af0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001afc:	f7fe fe56 	bl	80007ac <HAL_GetTick>
 8001b00:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b02:	e028      	b.n	8001b56 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fffb 	bl	8000b04 <LL_ADC_IsEnabled>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d104      	bne.n	8001b1e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe ffcb 	bl	8000ab4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b1e:	f7fe fe45 	bl	80007ac <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d914      	bls.n	8001b56 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d00d      	beq.n	8001b56 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3e:	f043 0210 	orr.w	r2, r3, #16
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b4a:	f043 0201 	orr.w	r2, r3, #1
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e007      	b.n	8001b66 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d1cf      	bne.n	8001b04 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	8000003f 	.word	0x8000003f
 8001b74:	50040300 	.word	0x50040300
 8001b78:	20000000 	.word	0x20000000
 8001b7c:	053e2d63 	.word	0x053e2d63

08001b80 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7fe ffcc 	bl	8000b2a <LL_ADC_IsDisableOngoing>
 8001b92:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7fe ffb3 	bl	8000b04 <LL_ADC_IsEnabled>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d047      	beq.n	8001c34 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d144      	bne.n	8001c34 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	f003 030d 	and.w	r3, r3, #13
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d10c      	bne.n	8001bd2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7fe ff8d 	bl	8000adc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001bca:	f7fe fdef 	bl	80007ac <HAL_GetTick>
 8001bce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001bd0:	e029      	b.n	8001c26 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd6:	f043 0210 	orr.w	r2, r3, #16
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001be2:	f043 0201 	orr.w	r2, r3, #1
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e023      	b.n	8001c36 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001bee:	f7fe fddd 	bl	80007ac <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d914      	bls.n	8001c26 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00d      	beq.n	8001c26 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0e:	f043 0210 	orr.w	r2, r3, #16
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c1a:	f043 0201 	orr.w	r2, r3, #1
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e007      	b.n	8001c36 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1dc      	bne.n	8001bee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c50:	4b0c      	ldr	r3, [pc, #48]	@ (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c72:	4a04      	ldr	r2, [pc, #16]	@ (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	60d3      	str	r3, [r2, #12]
}
 8001c78:	bf00      	nop
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <__NVIC_GetPriorityGrouping+0x18>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	0a1b      	lsrs	r3, r3, #8
 8001c92:	f003 0307 	and.w	r3, r3, #7
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	6039      	str	r1, [r7, #0]
 8001cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	db0a      	blt.n	8001cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	b2da      	uxtb	r2, r3
 8001cbc:	490c      	ldr	r1, [pc, #48]	@ (8001cf0 <__NVIC_SetPriority+0x4c>)
 8001cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc2:	0112      	lsls	r2, r2, #4
 8001cc4:	b2d2      	uxtb	r2, r2
 8001cc6:	440b      	add	r3, r1
 8001cc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ccc:	e00a      	b.n	8001ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	b2da      	uxtb	r2, r3
 8001cd2:	4908      	ldr	r1, [pc, #32]	@ (8001cf4 <__NVIC_SetPriority+0x50>)
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	3b04      	subs	r3, #4
 8001cdc:	0112      	lsls	r2, r2, #4
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	761a      	strb	r2, [r3, #24]
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	e000e100 	.word	0xe000e100
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b089      	sub	sp, #36	@ 0x24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	f1c3 0307 	rsb	r3, r3, #7
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	bf28      	it	cs
 8001d16:	2304      	movcs	r3, #4
 8001d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	3304      	adds	r3, #4
 8001d1e:	2b06      	cmp	r3, #6
 8001d20:	d902      	bls.n	8001d28 <NVIC_EncodePriority+0x30>
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	3b03      	subs	r3, #3
 8001d26:	e000      	b.n	8001d2a <NVIC_EncodePriority+0x32>
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	43da      	mvns	r2, r3
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d40:	f04f 31ff 	mov.w	r1, #4294967295
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4a:	43d9      	mvns	r1, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d50:	4313      	orrs	r3, r2
         );
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3724      	adds	r7, #36	@ 0x24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
	...

08001d60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d70:	d301      	bcc.n	8001d76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d72:	2301      	movs	r3, #1
 8001d74:	e00f      	b.n	8001d96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d76:	4a0a      	ldr	r2, [pc, #40]	@ (8001da0 <SysTick_Config+0x40>)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d7e:	210f      	movs	r1, #15
 8001d80:	f04f 30ff 	mov.w	r0, #4294967295
 8001d84:	f7ff ff8e 	bl	8001ca4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d88:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <SysTick_Config+0x40>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d8e:	4b04      	ldr	r3, [pc, #16]	@ (8001da0 <SysTick_Config+0x40>)
 8001d90:	2207      	movs	r2, #7
 8001d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	e000e010 	.word	0xe000e010

08001da4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f7ff ff47 	bl	8001c40 <__NVIC_SetPriorityGrouping>
}
 8001db2:	bf00      	nop
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b086      	sub	sp, #24
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	60b9      	str	r1, [r7, #8]
 8001dc4:	607a      	str	r2, [r7, #4]
 8001dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001dcc:	f7ff ff5c 	bl	8001c88 <__NVIC_GetPriorityGrouping>
 8001dd0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	68b9      	ldr	r1, [r7, #8]
 8001dd6:	6978      	ldr	r0, [r7, #20]
 8001dd8:	f7ff ff8e 	bl	8001cf8 <NVIC_EncodePriority>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001de2:	4611      	mov	r1, r2
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff ff5d 	bl	8001ca4 <__NVIC_SetPriority>
}
 8001dea:	bf00      	nop
 8001dec:	3718      	adds	r7, #24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7ff ffb0 	bl	8001d60 <SysTick_Config>
 8001e00:	4603      	mov	r3, r0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b087      	sub	sp, #28
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e1a:	e166      	b.n	80020ea <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	2101      	movs	r1, #1
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	fa01 f303 	lsl.w	r3, r1, r3
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f000 8158 	beq.w	80020e4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f003 0303 	and.w	r3, r3, #3
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d005      	beq.n	8001e4c <HAL_GPIO_Init+0x40>
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d130      	bne.n	8001eae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	2203      	movs	r2, #3
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	4013      	ands	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	68da      	ldr	r2, [r3, #12]
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e82:	2201      	movs	r2, #1
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	091b      	lsrs	r3, r3, #4
 8001e98:	f003 0201 	and.w	r2, r3, #1
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f003 0303 	and.w	r3, r3, #3
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d017      	beq.n	8001eea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d123      	bne.n	8001f3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	08da      	lsrs	r2, r3, #3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	3208      	adds	r2, #8
 8001efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	220f      	movs	r2, #15
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43db      	mvns	r3, r3
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	4013      	ands	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	691a      	ldr	r2, [r3, #16]
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f003 0307 	and.w	r3, r3, #7
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	08da      	lsrs	r2, r3, #3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3208      	adds	r2, #8
 8001f38:	6939      	ldr	r1, [r7, #16]
 8001f3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	2203      	movs	r2, #3
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	4013      	ands	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f003 0203 	and.w	r2, r3, #3
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f000 80b2 	beq.w	80020e4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f80:	4b61      	ldr	r3, [pc, #388]	@ (8002108 <HAL_GPIO_Init+0x2fc>)
 8001f82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f84:	4a60      	ldr	r2, [pc, #384]	@ (8002108 <HAL_GPIO_Init+0x2fc>)
 8001f86:	f043 0301 	orr.w	r3, r3, #1
 8001f8a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f8c:	4b5e      	ldr	r3, [pc, #376]	@ (8002108 <HAL_GPIO_Init+0x2fc>)
 8001f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f98:	4a5c      	ldr	r2, [pc, #368]	@ (800210c <HAL_GPIO_Init+0x300>)
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	089b      	lsrs	r3, r3, #2
 8001f9e:	3302      	adds	r3, #2
 8001fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	220f      	movs	r2, #15
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001fc2:	d02b      	beq.n	800201c <HAL_GPIO_Init+0x210>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a52      	ldr	r2, [pc, #328]	@ (8002110 <HAL_GPIO_Init+0x304>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d025      	beq.n	8002018 <HAL_GPIO_Init+0x20c>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a51      	ldr	r2, [pc, #324]	@ (8002114 <HAL_GPIO_Init+0x308>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d01f      	beq.n	8002014 <HAL_GPIO_Init+0x208>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a50      	ldr	r2, [pc, #320]	@ (8002118 <HAL_GPIO_Init+0x30c>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d019      	beq.n	8002010 <HAL_GPIO_Init+0x204>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a4f      	ldr	r2, [pc, #316]	@ (800211c <HAL_GPIO_Init+0x310>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d013      	beq.n	800200c <HAL_GPIO_Init+0x200>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a4e      	ldr	r2, [pc, #312]	@ (8002120 <HAL_GPIO_Init+0x314>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d00d      	beq.n	8002008 <HAL_GPIO_Init+0x1fc>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a4d      	ldr	r2, [pc, #308]	@ (8002124 <HAL_GPIO_Init+0x318>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d007      	beq.n	8002004 <HAL_GPIO_Init+0x1f8>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4a4c      	ldr	r2, [pc, #304]	@ (8002128 <HAL_GPIO_Init+0x31c>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d101      	bne.n	8002000 <HAL_GPIO_Init+0x1f4>
 8001ffc:	2307      	movs	r3, #7
 8001ffe:	e00e      	b.n	800201e <HAL_GPIO_Init+0x212>
 8002000:	2308      	movs	r3, #8
 8002002:	e00c      	b.n	800201e <HAL_GPIO_Init+0x212>
 8002004:	2306      	movs	r3, #6
 8002006:	e00a      	b.n	800201e <HAL_GPIO_Init+0x212>
 8002008:	2305      	movs	r3, #5
 800200a:	e008      	b.n	800201e <HAL_GPIO_Init+0x212>
 800200c:	2304      	movs	r3, #4
 800200e:	e006      	b.n	800201e <HAL_GPIO_Init+0x212>
 8002010:	2303      	movs	r3, #3
 8002012:	e004      	b.n	800201e <HAL_GPIO_Init+0x212>
 8002014:	2302      	movs	r3, #2
 8002016:	e002      	b.n	800201e <HAL_GPIO_Init+0x212>
 8002018:	2301      	movs	r3, #1
 800201a:	e000      	b.n	800201e <HAL_GPIO_Init+0x212>
 800201c:	2300      	movs	r3, #0
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	f002 0203 	and.w	r2, r2, #3
 8002024:	0092      	lsls	r2, r2, #2
 8002026:	4093      	lsls	r3, r2
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	4313      	orrs	r3, r2
 800202c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800202e:	4937      	ldr	r1, [pc, #220]	@ (800210c <HAL_GPIO_Init+0x300>)
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	089b      	lsrs	r3, r3, #2
 8002034:	3302      	adds	r3, #2
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800203c:	4b3b      	ldr	r3, [pc, #236]	@ (800212c <HAL_GPIO_Init+0x320>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	43db      	mvns	r3, r3
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	4013      	ands	r3, r2
 800204a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	4313      	orrs	r3, r2
 800205e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002060:	4a32      	ldr	r2, [pc, #200]	@ (800212c <HAL_GPIO_Init+0x320>)
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002066:	4b31      	ldr	r3, [pc, #196]	@ (800212c <HAL_GPIO_Init+0x320>)
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	43db      	mvns	r3, r3
 8002070:	693a      	ldr	r2, [r7, #16]
 8002072:	4013      	ands	r3, r2
 8002074:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d003      	beq.n	800208a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	4313      	orrs	r3, r2
 8002088:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800208a:	4a28      	ldr	r2, [pc, #160]	@ (800212c <HAL_GPIO_Init+0x320>)
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002090:	4b26      	ldr	r3, [pc, #152]	@ (800212c <HAL_GPIO_Init+0x320>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	43db      	mvns	r3, r3
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	4013      	ands	r3, r2
 800209e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020b4:	4a1d      	ldr	r2, [pc, #116]	@ (800212c <HAL_GPIO_Init+0x320>)
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80020ba:	4b1c      	ldr	r3, [pc, #112]	@ (800212c <HAL_GPIO_Init+0x320>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	4013      	ands	r3, r2
 80020c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d003      	beq.n	80020de <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	4313      	orrs	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80020de:	4a13      	ldr	r2, [pc, #76]	@ (800212c <HAL_GPIO_Init+0x320>)
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	3301      	adds	r3, #1
 80020e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	fa22 f303 	lsr.w	r3, r2, r3
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f47f ae91 	bne.w	8001e1c <HAL_GPIO_Init+0x10>
  }
}
 80020fa:	bf00      	nop
 80020fc:	bf00      	nop
 80020fe:	371c      	adds	r7, #28
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	40021000 	.word	0x40021000
 800210c:	40010000 	.word	0x40010000
 8002110:	48000400 	.word	0x48000400
 8002114:	48000800 	.word	0x48000800
 8002118:	48000c00 	.word	0x48000c00
 800211c:	48001000 	.word	0x48001000
 8002120:	48001400 	.word	0x48001400
 8002124:	48001800 	.word	0x48001800
 8002128:	48001c00 	.word	0x48001c00
 800212c:	40010400 	.word	0x40010400

08002130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	460b      	mov	r3, r1
 800213a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	691a      	ldr	r2, [r3, #16]
 8002140:	887b      	ldrh	r3, [r7, #2]
 8002142:	4013      	ands	r3, r2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d002      	beq.n	800214e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002148:	2301      	movs	r3, #1
 800214a:	73fb      	strb	r3, [r7, #15]
 800214c:	e001      	b.n	8002152 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800214e:	2300      	movs	r3, #0
 8002150:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	807b      	strh	r3, [r7, #2]
 800216c:	4613      	mov	r3, r2
 800216e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002170:	787b      	ldrb	r3, [r7, #1]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002176:	887a      	ldrh	r2, [r7, #2]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800217c:	e002      	b.n	8002184 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800217e:	887a      	ldrh	r2, [r7, #2]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002194:	4b0d      	ldr	r3, [pc, #52]	@ (80021cc <HAL_PWREx_GetVoltageRange+0x3c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800219c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a0:	d102      	bne.n	80021a8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80021a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021a6:	e00b      	b.n	80021c0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80021a8:	4b08      	ldr	r3, [pc, #32]	@ (80021cc <HAL_PWREx_GetVoltageRange+0x3c>)
 80021aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021b6:	d102      	bne.n	80021be <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80021b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021bc:	e000      	b.n	80021c0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80021be:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	40007000 	.word	0x40007000

080021d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d141      	bne.n	8002262 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021de:	4b4b      	ldr	r3, [pc, #300]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021ea:	d131      	bne.n	8002250 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021ec:	4b47      	ldr	r3, [pc, #284]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021f2:	4a46      	ldr	r2, [pc, #280]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021fc:	4b43      	ldr	r3, [pc, #268]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002204:	4a41      	ldr	r2, [pc, #260]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002206:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800220a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800220c:	4b40      	ldr	r3, [pc, #256]	@ (8002310 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2232      	movs	r2, #50	@ 0x32
 8002212:	fb02 f303 	mul.w	r3, r2, r3
 8002216:	4a3f      	ldr	r2, [pc, #252]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002218:	fba2 2303 	umull	r2, r3, r2, r3
 800221c:	0c9b      	lsrs	r3, r3, #18
 800221e:	3301      	adds	r3, #1
 8002220:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002222:	e002      	b.n	800222a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	3b01      	subs	r3, #1
 8002228:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800222a:	4b38      	ldr	r3, [pc, #224]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002236:	d102      	bne.n	800223e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1f2      	bne.n	8002224 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800223e:	4b33      	ldr	r3, [pc, #204]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002240:	695b      	ldr	r3, [r3, #20]
 8002242:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800224a:	d158      	bne.n	80022fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e057      	b.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002250:	4b2e      	ldr	r3, [pc, #184]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002252:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002256:	4a2d      	ldr	r2, [pc, #180]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002258:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800225c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002260:	e04d      	b.n	80022fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002268:	d141      	bne.n	80022ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800226a:	4b28      	ldr	r3, [pc, #160]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002272:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002276:	d131      	bne.n	80022dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002278:	4b24      	ldr	r3, [pc, #144]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800227a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800227e:	4a23      	ldr	r2, [pc, #140]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002284:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002288:	4b20      	ldr	r3, [pc, #128]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002290:	4a1e      	ldr	r2, [pc, #120]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002292:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002296:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002298:	4b1d      	ldr	r3, [pc, #116]	@ (8002310 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2232      	movs	r2, #50	@ 0x32
 800229e:	fb02 f303 	mul.w	r3, r2, r3
 80022a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022a4:	fba2 2303 	umull	r2, r3, r2, r3
 80022a8:	0c9b      	lsrs	r3, r3, #18
 80022aa:	3301      	adds	r3, #1
 80022ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022ae:	e002      	b.n	80022b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	3b01      	subs	r3, #1
 80022b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022b6:	4b15      	ldr	r3, [pc, #84]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022c2:	d102      	bne.n	80022ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1f2      	bne.n	80022b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022ca:	4b10      	ldr	r3, [pc, #64]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022d6:	d112      	bne.n	80022fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e011      	b.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022dc:	4b0b      	ldr	r3, [pc, #44]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022e2:	4a0a      	ldr	r2, [pc, #40]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80022ec:	e007      	b.n	80022fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022ee:	4b07      	ldr	r3, [pc, #28]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022f6:	4a05      	ldr	r2, [pc, #20]	@ (800230c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022fc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	40007000 	.word	0x40007000
 8002310:	20000000 	.word	0x20000000
 8002314:	431bde83 	.word	0x431bde83

08002318 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d102      	bne.n	800232c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	f000 bc08 	b.w	8002b3c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800232c:	4b96      	ldr	r3, [pc, #600]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f003 030c 	and.w	r3, r3, #12
 8002334:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002336:	4b94      	ldr	r3, [pc, #592]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	f003 0303 	and.w	r3, r3, #3
 800233e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0310 	and.w	r3, r3, #16
 8002348:	2b00      	cmp	r3, #0
 800234a:	f000 80e4 	beq.w	8002516 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d007      	beq.n	8002364 <HAL_RCC_OscConfig+0x4c>
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	2b0c      	cmp	r3, #12
 8002358:	f040 808b 	bne.w	8002472 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	2b01      	cmp	r3, #1
 8002360:	f040 8087 	bne.w	8002472 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002364:	4b88      	ldr	r3, [pc, #544]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d005      	beq.n	800237c <HAL_RCC_OscConfig+0x64>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d101      	bne.n	800237c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e3df      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a1a      	ldr	r2, [r3, #32]
 8002380:	4b81      	ldr	r3, [pc, #516]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0308 	and.w	r3, r3, #8
 8002388:	2b00      	cmp	r3, #0
 800238a:	d004      	beq.n	8002396 <HAL_RCC_OscConfig+0x7e>
 800238c:	4b7e      	ldr	r3, [pc, #504]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002394:	e005      	b.n	80023a2 <HAL_RCC_OscConfig+0x8a>
 8002396:	4b7c      	ldr	r3, [pc, #496]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002398:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800239c:	091b      	lsrs	r3, r3, #4
 800239e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d223      	bcs.n	80023ee <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 fd94 	bl	8002ed8 <RCC_SetFlashLatencyFromMSIRange>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e3c0      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023ba:	4b73      	ldr	r3, [pc, #460]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a72      	ldr	r2, [pc, #456]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80023c0:	f043 0308 	orr.w	r3, r3, #8
 80023c4:	6013      	str	r3, [r2, #0]
 80023c6:	4b70      	ldr	r3, [pc, #448]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a1b      	ldr	r3, [r3, #32]
 80023d2:	496d      	ldr	r1, [pc, #436]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023d8:	4b6b      	ldr	r3, [pc, #428]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	69db      	ldr	r3, [r3, #28]
 80023e4:	021b      	lsls	r3, r3, #8
 80023e6:	4968      	ldr	r1, [pc, #416]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	604b      	str	r3, [r1, #4]
 80023ec:	e025      	b.n	800243a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023ee:	4b66      	ldr	r3, [pc, #408]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a65      	ldr	r2, [pc, #404]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80023f4:	f043 0308 	orr.w	r3, r3, #8
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	4b63      	ldr	r3, [pc, #396]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	4960      	ldr	r1, [pc, #384]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002408:	4313      	orrs	r3, r2
 800240a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800240c:	4b5e      	ldr	r3, [pc, #376]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	495b      	ldr	r1, [pc, #364]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 800241c:	4313      	orrs	r3, r2
 800241e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d109      	bne.n	800243a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a1b      	ldr	r3, [r3, #32]
 800242a:	4618      	mov	r0, r3
 800242c:	f000 fd54 	bl	8002ed8 <RCC_SetFlashLatencyFromMSIRange>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e380      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800243a:	f000 fcc1 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 800243e:	4602      	mov	r2, r0
 8002440:	4b51      	ldr	r3, [pc, #324]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	091b      	lsrs	r3, r3, #4
 8002446:	f003 030f 	and.w	r3, r3, #15
 800244a:	4950      	ldr	r1, [pc, #320]	@ (800258c <HAL_RCC_OscConfig+0x274>)
 800244c:	5ccb      	ldrb	r3, [r1, r3]
 800244e:	f003 031f 	and.w	r3, r3, #31
 8002452:	fa22 f303 	lsr.w	r3, r2, r3
 8002456:	4a4e      	ldr	r2, [pc, #312]	@ (8002590 <HAL_RCC_OscConfig+0x278>)
 8002458:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800245a:	4b4e      	ldr	r3, [pc, #312]	@ (8002594 <HAL_RCC_OscConfig+0x27c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4618      	mov	r0, r3
 8002460:	f7fe f954 	bl	800070c <HAL_InitTick>
 8002464:	4603      	mov	r3, r0
 8002466:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002468:	7bfb      	ldrb	r3, [r7, #15]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d052      	beq.n	8002514 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800246e:	7bfb      	ldrb	r3, [r7, #15]
 8002470:	e364      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d032      	beq.n	80024e0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800247a:	4b43      	ldr	r3, [pc, #268]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a42      	ldr	r2, [pc, #264]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002480:	f043 0301 	orr.w	r3, r3, #1
 8002484:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002486:	f7fe f991 	bl	80007ac <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800248c:	e008      	b.n	80024a0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800248e:	f7fe f98d 	bl	80007ac <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e34d      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024a0:	4b39      	ldr	r3, [pc, #228]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d0f0      	beq.n	800248e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024ac:	4b36      	ldr	r3, [pc, #216]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a35      	ldr	r2, [pc, #212]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80024b2:	f043 0308 	orr.w	r3, r3, #8
 80024b6:	6013      	str	r3, [r2, #0]
 80024b8:	4b33      	ldr	r3, [pc, #204]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	4930      	ldr	r1, [pc, #192]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	021b      	lsls	r3, r3, #8
 80024d8:	492b      	ldr	r1, [pc, #172]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	604b      	str	r3, [r1, #4]
 80024de:	e01a      	b.n	8002516 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024e0:	4b29      	ldr	r3, [pc, #164]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a28      	ldr	r2, [pc, #160]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 80024e6:	f023 0301 	bic.w	r3, r3, #1
 80024ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024ec:	f7fe f95e 	bl	80007ac <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024f4:	f7fe f95a 	bl	80007ac <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e31a      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002506:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1f0      	bne.n	80024f4 <HAL_RCC_OscConfig+0x1dc>
 8002512:	e000      	b.n	8002516 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002514:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d073      	beq.n	800260a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	2b08      	cmp	r3, #8
 8002526:	d005      	beq.n	8002534 <HAL_RCC_OscConfig+0x21c>
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	2b0c      	cmp	r3, #12
 800252c:	d10e      	bne.n	800254c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	2b03      	cmp	r3, #3
 8002532:	d10b      	bne.n	800254c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002534:	4b14      	ldr	r3, [pc, #80]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d063      	beq.n	8002608 <HAL_RCC_OscConfig+0x2f0>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d15f      	bne.n	8002608 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e2f7      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002554:	d106      	bne.n	8002564 <HAL_RCC_OscConfig+0x24c>
 8002556:	4b0c      	ldr	r3, [pc, #48]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a0b      	ldr	r2, [pc, #44]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 800255c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	e025      	b.n	80025b0 <HAL_RCC_OscConfig+0x298>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800256c:	d114      	bne.n	8002598 <HAL_RCC_OscConfig+0x280>
 800256e:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a05      	ldr	r2, [pc, #20]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002574:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	4b03      	ldr	r3, [pc, #12]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a02      	ldr	r2, [pc, #8]	@ (8002588 <HAL_RCC_OscConfig+0x270>)
 8002580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	e013      	b.n	80025b0 <HAL_RCC_OscConfig+0x298>
 8002588:	40021000 	.word	0x40021000
 800258c:	08003af8 	.word	0x08003af8
 8002590:	20000000 	.word	0x20000000
 8002594:	20000004 	.word	0x20000004
 8002598:	4ba0      	ldr	r3, [pc, #640]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a9f      	ldr	r2, [pc, #636]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 800259e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025a2:	6013      	str	r3, [r2, #0]
 80025a4:	4b9d      	ldr	r3, [pc, #628]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a9c      	ldr	r2, [pc, #624]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80025aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d013      	beq.n	80025e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b8:	f7fe f8f8 	bl	80007ac <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025c0:	f7fe f8f4 	bl	80007ac <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b64      	cmp	r3, #100	@ 0x64
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e2b4      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025d2:	4b92      	ldr	r3, [pc, #584]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0f0      	beq.n	80025c0 <HAL_RCC_OscConfig+0x2a8>
 80025de:	e014      	b.n	800260a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e0:	f7fe f8e4 	bl	80007ac <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025e8:	f7fe f8e0 	bl	80007ac <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b64      	cmp	r3, #100	@ 0x64
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e2a0      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025fa:	4b88      	ldr	r3, [pc, #544]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1f0      	bne.n	80025e8 <HAL_RCC_OscConfig+0x2d0>
 8002606:	e000      	b.n	800260a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002608:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d060      	beq.n	80026d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	2b04      	cmp	r3, #4
 800261a:	d005      	beq.n	8002628 <HAL_RCC_OscConfig+0x310>
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	2b0c      	cmp	r3, #12
 8002620:	d119      	bne.n	8002656 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	2b02      	cmp	r3, #2
 8002626:	d116      	bne.n	8002656 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002628:	4b7c      	ldr	r3, [pc, #496]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002630:	2b00      	cmp	r3, #0
 8002632:	d005      	beq.n	8002640 <HAL_RCC_OscConfig+0x328>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d101      	bne.n	8002640 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e27d      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002640:	4b76      	ldr	r3, [pc, #472]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	061b      	lsls	r3, r3, #24
 800264e:	4973      	ldr	r1, [pc, #460]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002650:	4313      	orrs	r3, r2
 8002652:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002654:	e040      	b.n	80026d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d023      	beq.n	80026a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800265e:	4b6f      	ldr	r3, [pc, #444]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a6e      	ldr	r2, [pc, #440]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266a:	f7fe f89f 	bl	80007ac <HAL_GetTick>
 800266e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002672:	f7fe f89b 	bl	80007ac <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e25b      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002684:	4b65      	ldr	r3, [pc, #404]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800268c:	2b00      	cmp	r3, #0
 800268e:	d0f0      	beq.n	8002672 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002690:	4b62      	ldr	r3, [pc, #392]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	061b      	lsls	r3, r3, #24
 800269e:	495f      	ldr	r1, [pc, #380]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	604b      	str	r3, [r1, #4]
 80026a4:	e018      	b.n	80026d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026a6:	4b5d      	ldr	r3, [pc, #372]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a5c      	ldr	r2, [pc, #368]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80026ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b2:	f7fe f87b 	bl	80007ac <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ba:	f7fe f877 	bl	80007ac <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e237      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026cc:	4b53      	ldr	r3, [pc, #332]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1f0      	bne.n	80026ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0308 	and.w	r3, r3, #8
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d03c      	beq.n	800275e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d01c      	beq.n	8002726 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ec:	4b4b      	ldr	r3, [pc, #300]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80026ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026f2:	4a4a      	ldr	r2, [pc, #296]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80026f4:	f043 0301 	orr.w	r3, r3, #1
 80026f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026fc:	f7fe f856 	bl	80007ac <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002704:	f7fe f852 	bl	80007ac <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e212      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002716:	4b41      	ldr	r3, [pc, #260]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002718:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800271c:	f003 0302 	and.w	r3, r3, #2
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0ef      	beq.n	8002704 <HAL_RCC_OscConfig+0x3ec>
 8002724:	e01b      	b.n	800275e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002726:	4b3d      	ldr	r3, [pc, #244]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002728:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800272c:	4a3b      	ldr	r2, [pc, #236]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 800272e:	f023 0301 	bic.w	r3, r3, #1
 8002732:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002736:	f7fe f839 	bl	80007ac <HAL_GetTick>
 800273a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800273c:	e008      	b.n	8002750 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800273e:	f7fe f835 	bl	80007ac <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	2b02      	cmp	r3, #2
 800274a:	d901      	bls.n	8002750 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e1f5      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002750:	4b32      	ldr	r3, [pc, #200]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002752:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1ef      	bne.n	800273e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0304 	and.w	r3, r3, #4
 8002766:	2b00      	cmp	r3, #0
 8002768:	f000 80a6 	beq.w	80028b8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800276c:	2300      	movs	r3, #0
 800276e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002770:	4b2a      	ldr	r3, [pc, #168]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002774:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d10d      	bne.n	8002798 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800277c:	4b27      	ldr	r3, [pc, #156]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 800277e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002780:	4a26      	ldr	r2, [pc, #152]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002782:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002786:	6593      	str	r3, [r2, #88]	@ 0x58
 8002788:	4b24      	ldr	r3, [pc, #144]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 800278a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002790:	60bb      	str	r3, [r7, #8]
 8002792:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002794:	2301      	movs	r3, #1
 8002796:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002798:	4b21      	ldr	r3, [pc, #132]	@ (8002820 <HAL_RCC_OscConfig+0x508>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d118      	bne.n	80027d6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002820 <HAL_RCC_OscConfig+0x508>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a1d      	ldr	r2, [pc, #116]	@ (8002820 <HAL_RCC_OscConfig+0x508>)
 80027aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027b0:	f7fd fffc 	bl	80007ac <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027b6:	e008      	b.n	80027ca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027b8:	f7fd fff8 	bl	80007ac <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e1b8      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027ca:	4b15      	ldr	r3, [pc, #84]	@ (8002820 <HAL_RCC_OscConfig+0x508>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0f0      	beq.n	80027b8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d108      	bne.n	80027f0 <HAL_RCC_OscConfig+0x4d8>
 80027de:	4b0f      	ldr	r3, [pc, #60]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80027e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e4:	4a0d      	ldr	r2, [pc, #52]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80027e6:	f043 0301 	orr.w	r3, r3, #1
 80027ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027ee:	e029      	b.n	8002844 <HAL_RCC_OscConfig+0x52c>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	2b05      	cmp	r3, #5
 80027f6:	d115      	bne.n	8002824 <HAL_RCC_OscConfig+0x50c>
 80027f8:	4b08      	ldr	r3, [pc, #32]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 80027fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027fe:	4a07      	ldr	r2, [pc, #28]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002800:	f043 0304 	orr.w	r3, r3, #4
 8002804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002808:	4b04      	ldr	r3, [pc, #16]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 800280a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800280e:	4a03      	ldr	r2, [pc, #12]	@ (800281c <HAL_RCC_OscConfig+0x504>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002818:	e014      	b.n	8002844 <HAL_RCC_OscConfig+0x52c>
 800281a:	bf00      	nop
 800281c:	40021000 	.word	0x40021000
 8002820:	40007000 	.word	0x40007000
 8002824:	4b9d      	ldr	r3, [pc, #628]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800282a:	4a9c      	ldr	r2, [pc, #624]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 800282c:	f023 0301 	bic.w	r3, r3, #1
 8002830:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002834:	4b99      	ldr	r3, [pc, #612]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800283a:	4a98      	ldr	r2, [pc, #608]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 800283c:	f023 0304 	bic.w	r3, r3, #4
 8002840:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d016      	beq.n	800287a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284c:	f7fd ffae 	bl	80007ac <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002852:	e00a      	b.n	800286a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002854:	f7fd ffaa 	bl	80007ac <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002862:	4293      	cmp	r3, r2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e168      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800286a:	4b8c      	ldr	r3, [pc, #560]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 800286c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d0ed      	beq.n	8002854 <HAL_RCC_OscConfig+0x53c>
 8002878:	e015      	b.n	80028a6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800287a:	f7fd ff97 	bl	80007ac <HAL_GetTick>
 800287e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002880:	e00a      	b.n	8002898 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002882:	f7fd ff93 	bl	80007ac <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002890:	4293      	cmp	r3, r2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e151      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002898:	4b80      	ldr	r3, [pc, #512]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 800289a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1ed      	bne.n	8002882 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028a6:	7ffb      	ldrb	r3, [r7, #31]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d105      	bne.n	80028b8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028ac:	4b7b      	ldr	r3, [pc, #492]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 80028ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b0:	4a7a      	ldr	r2, [pc, #488]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 80028b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028b6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0320 	and.w	r3, r3, #32
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d03c      	beq.n	800293e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d01c      	beq.n	8002906 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028cc:	4b73      	ldr	r3, [pc, #460]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 80028ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028d2:	4a72      	ldr	r2, [pc, #456]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 80028d4:	f043 0301 	orr.w	r3, r3, #1
 80028d8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028dc:	f7fd ff66 	bl	80007ac <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028e4:	f7fd ff62 	bl	80007ac <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e122      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028f6:	4b69      	ldr	r3, [pc, #420]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 80028f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d0ef      	beq.n	80028e4 <HAL_RCC_OscConfig+0x5cc>
 8002904:	e01b      	b.n	800293e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002906:	4b65      	ldr	r3, [pc, #404]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002908:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800290c:	4a63      	ldr	r2, [pc, #396]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 800290e:	f023 0301 	bic.w	r3, r3, #1
 8002912:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002916:	f7fd ff49 	bl	80007ac <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800291e:	f7fd ff45 	bl	80007ac <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e105      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002930:	4b5a      	ldr	r3, [pc, #360]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002932:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1ef      	bne.n	800291e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002942:	2b00      	cmp	r3, #0
 8002944:	f000 80f9 	beq.w	8002b3a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800294c:	2b02      	cmp	r3, #2
 800294e:	f040 80cf 	bne.w	8002af0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002952:	4b52      	ldr	r3, [pc, #328]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	f003 0203 	and.w	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002962:	429a      	cmp	r2, r3
 8002964:	d12c      	bne.n	80029c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002970:	3b01      	subs	r3, #1
 8002972:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002974:	429a      	cmp	r2, r3
 8002976:	d123      	bne.n	80029c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002982:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002984:	429a      	cmp	r2, r3
 8002986:	d11b      	bne.n	80029c0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002992:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002994:	429a      	cmp	r2, r3
 8002996:	d113      	bne.n	80029c0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a2:	085b      	lsrs	r3, r3, #1
 80029a4:	3b01      	subs	r3, #1
 80029a6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d109      	bne.n	80029c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	085b      	lsrs	r3, r3, #1
 80029b8:	3b01      	subs	r3, #1
 80029ba:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029bc:	429a      	cmp	r2, r3
 80029be:	d071      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	2b0c      	cmp	r3, #12
 80029c4:	d068      	beq.n	8002a98 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80029c6:	4b35      	ldr	r3, [pc, #212]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d105      	bne.n	80029de <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80029d2:	4b32      	ldr	r3, [pc, #200]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e0ac      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80029e2:	4b2e      	ldr	r3, [pc, #184]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a2d      	ldr	r2, [pc, #180]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 80029e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029ec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029ee:	f7fd fedd 	bl	80007ac <HAL_GetTick>
 80029f2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029f4:	e008      	b.n	8002a08 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f6:	f7fd fed9 	bl	80007ac <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d901      	bls.n	8002a08 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e099      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a08:	4b24      	ldr	r3, [pc, #144]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1f0      	bne.n	80029f6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a14:	4b21      	ldr	r3, [pc, #132]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002a16:	68da      	ldr	r2, [r3, #12]
 8002a18:	4b21      	ldr	r3, [pc, #132]	@ (8002aa0 <HAL_RCC_OscConfig+0x788>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a24:	3a01      	subs	r2, #1
 8002a26:	0112      	lsls	r2, r2, #4
 8002a28:	4311      	orrs	r1, r2
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a2e:	0212      	lsls	r2, r2, #8
 8002a30:	4311      	orrs	r1, r2
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002a36:	0852      	lsrs	r2, r2, #1
 8002a38:	3a01      	subs	r2, #1
 8002a3a:	0552      	lsls	r2, r2, #21
 8002a3c:	4311      	orrs	r1, r2
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a42:	0852      	lsrs	r2, r2, #1
 8002a44:	3a01      	subs	r2, #1
 8002a46:	0652      	lsls	r2, r2, #25
 8002a48:	4311      	orrs	r1, r2
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a4e:	06d2      	lsls	r2, r2, #27
 8002a50:	430a      	orrs	r2, r1
 8002a52:	4912      	ldr	r1, [pc, #72]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a58:	4b10      	ldr	r3, [pc, #64]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a0f      	ldr	r2, [pc, #60]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002a5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a62:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a64:	4b0d      	ldr	r3, [pc, #52]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	4a0c      	ldr	r2, [pc, #48]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002a6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a6e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a70:	f7fd fe9c 	bl	80007ac <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a78:	f7fd fe98 	bl	80007ac <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e058      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a8a:	4b04      	ldr	r3, [pc, #16]	@ (8002a9c <HAL_RCC_OscConfig+0x784>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a96:	e050      	b.n	8002b3a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e04f      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aa4:	4b27      	ldr	r3, [pc, #156]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d144      	bne.n	8002b3a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ab0:	4b24      	ldr	r3, [pc, #144]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a23      	ldr	r2, [pc, #140]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002ab6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002abc:	4b21      	ldr	r3, [pc, #132]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	4a20      	ldr	r2, [pc, #128]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002ac2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ac6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ac8:	f7fd fe70 	bl	80007ac <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad0:	f7fd fe6c 	bl	80007ac <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e02c      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ae2:	4b18      	ldr	r3, [pc, #96]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0f0      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x7b8>
 8002aee:	e024      	b.n	8002b3a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	2b0c      	cmp	r3, #12
 8002af4:	d01f      	beq.n	8002b36 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002af6:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a12      	ldr	r2, [pc, #72]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002afc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b02:	f7fd fe53 	bl	80007ac <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b0a:	f7fd fe4f 	bl	80007ac <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e00f      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b1c:	4b09      	ldr	r3, [pc, #36]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d1f0      	bne.n	8002b0a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002b28:	4b06      	ldr	r3, [pc, #24]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002b2a:	68da      	ldr	r2, [r3, #12]
 8002b2c:	4905      	ldr	r1, [pc, #20]	@ (8002b44 <HAL_RCC_OscConfig+0x82c>)
 8002b2e:	4b06      	ldr	r3, [pc, #24]	@ (8002b48 <HAL_RCC_OscConfig+0x830>)
 8002b30:	4013      	ands	r3, r2
 8002b32:	60cb      	str	r3, [r1, #12]
 8002b34:	e001      	b.n	8002b3a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3720      	adds	r7, #32
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40021000 	.word	0x40021000
 8002b48:	feeefffc 	.word	0xfeeefffc

08002b4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b086      	sub	sp, #24
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002b56:	2300      	movs	r3, #0
 8002b58:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e11d      	b.n	8002da0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b64:	4b90      	ldr	r3, [pc, #576]	@ (8002da8 <HAL_RCC_ClockConfig+0x25c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 030f 	and.w	r3, r3, #15
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d910      	bls.n	8002b94 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b72:	4b8d      	ldr	r3, [pc, #564]	@ (8002da8 <HAL_RCC_ClockConfig+0x25c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 020f 	bic.w	r2, r3, #15
 8002b7a:	498b      	ldr	r1, [pc, #556]	@ (8002da8 <HAL_RCC_ClockConfig+0x25c>)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b82:	4b89      	ldr	r3, [pc, #548]	@ (8002da8 <HAL_RCC_ClockConfig+0x25c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d001      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e105      	b.n	8002da0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d010      	beq.n	8002bc2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	4b81      	ldr	r3, [pc, #516]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d908      	bls.n	8002bc2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bb0:	4b7e      	ldr	r3, [pc, #504]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	497b      	ldr	r1, [pc, #492]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d079      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b03      	cmp	r3, #3
 8002bd4:	d11e      	bne.n	8002c14 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bd6:	4b75      	ldr	r3, [pc, #468]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e0dc      	b.n	8002da0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002be6:	f000 f9d1 	bl	8002f8c <RCC_GetSysClockFreqFromPLLSource>
 8002bea:	4603      	mov	r3, r0
 8002bec:	4a70      	ldr	r2, [pc, #448]	@ (8002db0 <HAL_RCC_ClockConfig+0x264>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d946      	bls.n	8002c80 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002bf2:	4b6e      	ldr	r3, [pc, #440]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d140      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002bfe:	4b6b      	ldr	r3, [pc, #428]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c06:	4a69      	ldr	r2, [pc, #420]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c0c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c0e:	2380      	movs	r3, #128	@ 0x80
 8002c10:	617b      	str	r3, [r7, #20]
 8002c12:	e035      	b.n	8002c80 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d107      	bne.n	8002c2c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c1c:	4b63      	ldr	r3, [pc, #396]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d115      	bne.n	8002c54 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e0b9      	b.n	8002da0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d107      	bne.n	8002c44 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c34:	4b5d      	ldr	r3, [pc, #372]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d109      	bne.n	8002c54 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0ad      	b.n	8002da0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c44:	4b59      	ldr	r3, [pc, #356]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0a5      	b.n	8002da0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002c54:	f000 f8b4 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	4a55      	ldr	r2, [pc, #340]	@ (8002db0 <HAL_RCC_ClockConfig+0x264>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d90f      	bls.n	8002c80 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002c60:	4b52      	ldr	r3, [pc, #328]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d109      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c6c:	4b4f      	ldr	r3, [pc, #316]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c74:	4a4d      	ldr	r2, [pc, #308]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c7a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c7c:	2380      	movs	r3, #128	@ 0x80
 8002c7e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c80:	4b4a      	ldr	r3, [pc, #296]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f023 0203 	bic.w	r2, r3, #3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	4947      	ldr	r1, [pc, #284]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c92:	f7fd fd8b 	bl	80007ac <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c98:	e00a      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c9a:	f7fd fd87 	bl	80007ac <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d901      	bls.n	8002cb0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e077      	b.n	8002da0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cb0:	4b3e      	ldr	r3, [pc, #248]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 020c 	and.w	r2, r3, #12
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d1eb      	bne.n	8002c9a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2b80      	cmp	r3, #128	@ 0x80
 8002cc6:	d105      	bne.n	8002cd4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002cc8:	4b38      	ldr	r3, [pc, #224]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	4a37      	ldr	r2, [pc, #220]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002cce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002cd2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d010      	beq.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	4b31      	ldr	r3, [pc, #196]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d208      	bcs.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cf0:	4b2e      	ldr	r3, [pc, #184]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	492b      	ldr	r1, [pc, #172]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d02:	4b29      	ldr	r3, [pc, #164]	@ (8002da8 <HAL_RCC_ClockConfig+0x25c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 030f 	and.w	r3, r3, #15
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d210      	bcs.n	8002d32 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d10:	4b25      	ldr	r3, [pc, #148]	@ (8002da8 <HAL_RCC_ClockConfig+0x25c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f023 020f 	bic.w	r2, r3, #15
 8002d18:	4923      	ldr	r1, [pc, #140]	@ (8002da8 <HAL_RCC_ClockConfig+0x25c>)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d20:	4b21      	ldr	r3, [pc, #132]	@ (8002da8 <HAL_RCC_ClockConfig+0x25c>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 030f 	and.w	r3, r3, #15
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d001      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e036      	b.n	8002da0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0304 	and.w	r3, r3, #4
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d008      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	4918      	ldr	r1, [pc, #96]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0308 	and.w	r3, r3, #8
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d009      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d5c:	4b13      	ldr	r3, [pc, #76]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	4910      	ldr	r1, [pc, #64]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d70:	f000 f826 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8002d74:	4602      	mov	r2, r0
 8002d76:	4b0d      	ldr	r3, [pc, #52]	@ (8002dac <HAL_RCC_ClockConfig+0x260>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	091b      	lsrs	r3, r3, #4
 8002d7c:	f003 030f 	and.w	r3, r3, #15
 8002d80:	490c      	ldr	r1, [pc, #48]	@ (8002db4 <HAL_RCC_ClockConfig+0x268>)
 8002d82:	5ccb      	ldrb	r3, [r1, r3]
 8002d84:	f003 031f 	and.w	r3, r3, #31
 8002d88:	fa22 f303 	lsr.w	r3, r2, r3
 8002d8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002db8 <HAL_RCC_ClockConfig+0x26c>)
 8002d8e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d90:	4b0a      	ldr	r3, [pc, #40]	@ (8002dbc <HAL_RCC_ClockConfig+0x270>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fd fcb9 	bl	800070c <HAL_InitTick>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	73fb      	strb	r3, [r7, #15]

  return status;
 8002d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40022000 	.word	0x40022000
 8002dac:	40021000 	.word	0x40021000
 8002db0:	04c4b400 	.word	0x04c4b400
 8002db4:	08003af8 	.word	0x08003af8
 8002db8:	20000000 	.word	0x20000000
 8002dbc:	20000004 	.word	0x20000004

08002dc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b089      	sub	sp, #36	@ 0x24
 8002dc4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	61fb      	str	r3, [r7, #28]
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dce:	4b3e      	ldr	r3, [pc, #248]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f003 030c 	and.w	r3, r3, #12
 8002dd6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002dd8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f003 0303 	and.w	r3, r3, #3
 8002de0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d005      	beq.n	8002df4 <HAL_RCC_GetSysClockFreq+0x34>
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	2b0c      	cmp	r3, #12
 8002dec:	d121      	bne.n	8002e32 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d11e      	bne.n	8002e32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002df4:	4b34      	ldr	r3, [pc, #208]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0308 	and.w	r3, r3, #8
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d107      	bne.n	8002e10 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e00:	4b31      	ldr	r3, [pc, #196]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e06:	0a1b      	lsrs	r3, r3, #8
 8002e08:	f003 030f 	and.w	r3, r3, #15
 8002e0c:	61fb      	str	r3, [r7, #28]
 8002e0e:	e005      	b.n	8002e1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e10:	4b2d      	ldr	r3, [pc, #180]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	091b      	lsrs	r3, r3, #4
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e1c:	4a2b      	ldr	r2, [pc, #172]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e24:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10d      	bne.n	8002e48 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e30:	e00a      	b.n	8002e48 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	2b04      	cmp	r3, #4
 8002e36:	d102      	bne.n	8002e3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e38:	4b25      	ldr	r3, [pc, #148]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e3a:	61bb      	str	r3, [r7, #24]
 8002e3c:	e004      	b.n	8002e48 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d101      	bne.n	8002e48 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e44:	4b23      	ldr	r3, [pc, #140]	@ (8002ed4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002e46:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	2b0c      	cmp	r3, #12
 8002e4c:	d134      	bne.n	8002eb8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	f003 0303 	and.w	r3, r3, #3
 8002e56:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d003      	beq.n	8002e66 <HAL_RCC_GetSysClockFreq+0xa6>
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	2b03      	cmp	r3, #3
 8002e62:	d003      	beq.n	8002e6c <HAL_RCC_GetSysClockFreq+0xac>
 8002e64:	e005      	b.n	8002e72 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002e66:	4b1a      	ldr	r3, [pc, #104]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e68:	617b      	str	r3, [r7, #20]
      break;
 8002e6a:	e005      	b.n	8002e78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002e6c:	4b19      	ldr	r3, [pc, #100]	@ (8002ed4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002e6e:	617b      	str	r3, [r7, #20]
      break;
 8002e70:	e002      	b.n	8002e78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	617b      	str	r3, [r7, #20]
      break;
 8002e76:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e78:	4b13      	ldr	r3, [pc, #76]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	091b      	lsrs	r3, r3, #4
 8002e7e:	f003 030f 	and.w	r3, r3, #15
 8002e82:	3301      	adds	r3, #1
 8002e84:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002e86:	4b10      	ldr	r3, [pc, #64]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	0a1b      	lsrs	r3, r3, #8
 8002e8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	fb03 f202 	mul.w	r2, r3, r2
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e9c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	0e5b      	lsrs	r3, r3, #25
 8002ea4:	f003 0303 	and.w	r3, r3, #3
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002eae:	697a      	ldr	r2, [r7, #20]
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002eb8:	69bb      	ldr	r3, [r7, #24]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3724      	adds	r7, #36	@ 0x24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	08003b08 	.word	0x08003b08
 8002ed0:	00f42400 	.word	0x00f42400
 8002ed4:	007a1200 	.word	0x007a1200

08002ed8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ee4:	4b27      	ldr	r3, [pc, #156]	@ (8002f84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d003      	beq.n	8002ef8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ef0:	f7ff f94e 	bl	8002190 <HAL_PWREx_GetVoltageRange>
 8002ef4:	6178      	str	r0, [r7, #20]
 8002ef6:	e014      	b.n	8002f22 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ef8:	4b22      	ldr	r3, [pc, #136]	@ (8002f84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efc:	4a21      	ldr	r2, [pc, #132]	@ (8002f84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002efe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f02:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f04:	4b1f      	ldr	r3, [pc, #124]	@ (8002f84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f10:	f7ff f93e 	bl	8002190 <HAL_PWREx_GetVoltageRange>
 8002f14:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f16:	4b1b      	ldr	r3, [pc, #108]	@ (8002f84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	4a1a      	ldr	r2, [pc, #104]	@ (8002f84 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002f1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f20:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f28:	d10b      	bne.n	8002f42 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b80      	cmp	r3, #128	@ 0x80
 8002f2e:	d913      	bls.n	8002f58 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f34:	d902      	bls.n	8002f3c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f36:	2302      	movs	r3, #2
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	e00d      	b.n	8002f58 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	613b      	str	r3, [r7, #16]
 8002f40:	e00a      	b.n	8002f58 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f46:	d902      	bls.n	8002f4e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002f48:	2302      	movs	r3, #2
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	e004      	b.n	8002f58 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2b70      	cmp	r3, #112	@ 0x70
 8002f52:	d101      	bne.n	8002f58 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f54:	2301      	movs	r3, #1
 8002f56:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f58:	4b0b      	ldr	r3, [pc, #44]	@ (8002f88 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f023 020f 	bic.w	r2, r3, #15
 8002f60:	4909      	ldr	r1, [pc, #36]	@ (8002f88 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f68:	4b07      	ldr	r3, [pc, #28]	@ (8002f88 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 030f 	and.w	r3, r3, #15
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d001      	beq.n	8002f7a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e000      	b.n	8002f7c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002f7a:	2300      	movs	r3, #0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40021000 	.word	0x40021000
 8002f88:	40022000 	.word	0x40022000

08002f8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b087      	sub	sp, #28
 8002f90:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f92:	4b2d      	ldr	r3, [pc, #180]	@ (8003048 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2b03      	cmp	r3, #3
 8002fa0:	d00b      	beq.n	8002fba <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2b03      	cmp	r3, #3
 8002fa6:	d825      	bhi.n	8002ff4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d008      	beq.n	8002fc0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d11f      	bne.n	8002ff4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002fb4:	4b25      	ldr	r3, [pc, #148]	@ (800304c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002fb6:	613b      	str	r3, [r7, #16]
    break;
 8002fb8:	e01f      	b.n	8002ffa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002fba:	4b25      	ldr	r3, [pc, #148]	@ (8003050 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002fbc:	613b      	str	r3, [r7, #16]
    break;
 8002fbe:	e01c      	b.n	8002ffa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fc0:	4b21      	ldr	r3, [pc, #132]	@ (8003048 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0308 	and.w	r3, r3, #8
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d107      	bne.n	8002fdc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fcc:	4b1e      	ldr	r3, [pc, #120]	@ (8003048 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fd2:	0a1b      	lsrs	r3, r3, #8
 8002fd4:	f003 030f 	and.w	r3, r3, #15
 8002fd8:	617b      	str	r3, [r7, #20]
 8002fda:	e005      	b.n	8002fe8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8003048 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	091b      	lsrs	r3, r3, #4
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002fe8:	4a1a      	ldr	r2, [pc, #104]	@ (8003054 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff0:	613b      	str	r3, [r7, #16]
    break;
 8002ff2:	e002      	b.n	8002ffa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	613b      	str	r3, [r7, #16]
    break;
 8002ff8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ffa:	4b13      	ldr	r3, [pc, #76]	@ (8003048 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	091b      	lsrs	r3, r3, #4
 8003000:	f003 030f 	and.w	r3, r3, #15
 8003004:	3301      	adds	r3, #1
 8003006:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003008:	4b0f      	ldr	r3, [pc, #60]	@ (8003048 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	0a1b      	lsrs	r3, r3, #8
 800300e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	fb03 f202 	mul.w	r2, r3, r2
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	fbb2 f3f3 	udiv	r3, r2, r3
 800301e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003020:	4b09      	ldr	r3, [pc, #36]	@ (8003048 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	0e5b      	lsrs	r3, r3, #25
 8003026:	f003 0303 	and.w	r3, r3, #3
 800302a:	3301      	adds	r3, #1
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	fbb2 f3f3 	udiv	r3, r2, r3
 8003038:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800303a:	683b      	ldr	r3, [r7, #0]
}
 800303c:	4618      	mov	r0, r3
 800303e:	371c      	adds	r7, #28
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr
 8003048:	40021000 	.word	0x40021000
 800304c:	00f42400 	.word	0x00f42400
 8003050:	007a1200 	.word	0x007a1200
 8003054:	08003b08 	.word	0x08003b08

08003058 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003060:	2300      	movs	r3, #0
 8003062:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003064:	2300      	movs	r3, #0
 8003066:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003070:	2b00      	cmp	r3, #0
 8003072:	d040      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003078:	2b80      	cmp	r3, #128	@ 0x80
 800307a:	d02a      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800307c:	2b80      	cmp	r3, #128	@ 0x80
 800307e:	d825      	bhi.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003080:	2b60      	cmp	r3, #96	@ 0x60
 8003082:	d026      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003084:	2b60      	cmp	r3, #96	@ 0x60
 8003086:	d821      	bhi.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003088:	2b40      	cmp	r3, #64	@ 0x40
 800308a:	d006      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800308c:	2b40      	cmp	r3, #64	@ 0x40
 800308e:	d81d      	bhi.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003090:	2b00      	cmp	r3, #0
 8003092:	d009      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003094:	2b20      	cmp	r3, #32
 8003096:	d010      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003098:	e018      	b.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800309a:	4b89      	ldr	r3, [pc, #548]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	4a88      	ldr	r2, [pc, #544]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030a4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030a6:	e015      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3304      	adds	r3, #4
 80030ac:	2100      	movs	r1, #0
 80030ae:	4618      	mov	r0, r3
 80030b0:	f000 fb02 	bl	80036b8 <RCCEx_PLLSAI1_Config>
 80030b4:	4603      	mov	r3, r0
 80030b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030b8:	e00c      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	3320      	adds	r3, #32
 80030be:	2100      	movs	r1, #0
 80030c0:	4618      	mov	r0, r3
 80030c2:	f000 fbed 	bl	80038a0 <RCCEx_PLLSAI2_Config>
 80030c6:	4603      	mov	r3, r0
 80030c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030ca:	e003      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	74fb      	strb	r3, [r7, #19]
      break;
 80030d0:	e000      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80030d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030d4:	7cfb      	ldrb	r3, [r7, #19]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10b      	bne.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80030da:	4b79      	ldr	r3, [pc, #484]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030e0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030e8:	4975      	ldr	r1, [pc, #468]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80030f0:	e001      	b.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030f2:	7cfb      	ldrb	r3, [r7, #19]
 80030f4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d047      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003106:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800310a:	d030      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800310c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003110:	d82a      	bhi.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003112:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003116:	d02a      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003118:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800311c:	d824      	bhi.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800311e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003122:	d008      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003124:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003128:	d81e      	bhi.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00a      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800312e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003132:	d010      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003134:	e018      	b.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003136:	4b62      	ldr	r3, [pc, #392]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	4a61      	ldr	r2, [pc, #388]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800313c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003140:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003142:	e015      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	3304      	adds	r3, #4
 8003148:	2100      	movs	r1, #0
 800314a:	4618      	mov	r0, r3
 800314c:	f000 fab4 	bl	80036b8 <RCCEx_PLLSAI1_Config>
 8003150:	4603      	mov	r3, r0
 8003152:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003154:	e00c      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	3320      	adds	r3, #32
 800315a:	2100      	movs	r1, #0
 800315c:	4618      	mov	r0, r3
 800315e:	f000 fb9f 	bl	80038a0 <RCCEx_PLLSAI2_Config>
 8003162:	4603      	mov	r3, r0
 8003164:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003166:	e003      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	74fb      	strb	r3, [r7, #19]
      break;
 800316c:	e000      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800316e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003170:	7cfb      	ldrb	r3, [r7, #19]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10b      	bne.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003176:	4b52      	ldr	r3, [pc, #328]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003178:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800317c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003184:	494e      	ldr	r1, [pc, #312]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800318c:	e001      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800318e:	7cfb      	ldrb	r3, [r7, #19]
 8003190:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800319a:	2b00      	cmp	r3, #0
 800319c:	f000 809f 	beq.w	80032de <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031a0:	2300      	movs	r3, #0
 80031a2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80031a4:	4b46      	ldr	r3, [pc, #280]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d101      	bne.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80031b0:	2301      	movs	r3, #1
 80031b2:	e000      	b.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80031b4:	2300      	movs	r3, #0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00d      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ba:	4b41      	ldr	r3, [pc, #260]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031be:	4a40      	ldr	r2, [pc, #256]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80031c6:	4b3e      	ldr	r3, [pc, #248]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ce:	60bb      	str	r3, [r7, #8]
 80031d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031d2:	2301      	movs	r3, #1
 80031d4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031d6:	4b3b      	ldr	r3, [pc, #236]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a3a      	ldr	r2, [pc, #232]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80031dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031e2:	f7fd fae3 	bl	80007ac <HAL_GetTick>
 80031e6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80031e8:	e009      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ea:	f7fd fadf 	bl	80007ac <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d902      	bls.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	74fb      	strb	r3, [r7, #19]
        break;
 80031fc:	e005      	b.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80031fe:	4b31      	ldr	r3, [pc, #196]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0ef      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d15b      	bne.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003210:	4b2b      	ldr	r3, [pc, #172]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800321a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d01f      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	429a      	cmp	r2, r3
 800322c:	d019      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800322e:	4b24      	ldr	r3, [pc, #144]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003234:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003238:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800323a:	4b21      	ldr	r3, [pc, #132]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800323c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003240:	4a1f      	ldr	r2, [pc, #124]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003242:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003246:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800324a:	4b1d      	ldr	r3, [pc, #116]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800324c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003250:	4a1b      	ldr	r2, [pc, #108]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003252:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003256:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800325a:	4a19      	ldr	r2, [pc, #100]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	d016      	beq.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326c:	f7fd fa9e 	bl	80007ac <HAL_GetTick>
 8003270:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003272:	e00b      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003274:	f7fd fa9a 	bl	80007ac <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003282:	4293      	cmp	r3, r2
 8003284:	d902      	bls.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	74fb      	strb	r3, [r7, #19]
            break;
 800328a:	e006      	b.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800328c:	4b0c      	ldr	r3, [pc, #48]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800328e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d0ec      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800329a:	7cfb      	ldrb	r3, [r7, #19]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10c      	bne.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032a0:	4b07      	ldr	r3, [pc, #28]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032b0:	4903      	ldr	r1, [pc, #12]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80032b8:	e008      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80032ba:	7cfb      	ldrb	r3, [r7, #19]
 80032bc:	74bb      	strb	r3, [r7, #18]
 80032be:	e005      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x274>
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032c8:	7cfb      	ldrb	r3, [r7, #19]
 80032ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032cc:	7c7b      	ldrb	r3, [r7, #17]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d105      	bne.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d2:	4ba0      	ldr	r3, [pc, #640]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d6:	4a9f      	ldr	r2, [pc, #636]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00a      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032ea:	4b9a      	ldr	r3, [pc, #616]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f0:	f023 0203 	bic.w	r2, r3, #3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032f8:	4996      	ldr	r1, [pc, #600]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00a      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800330c:	4b91      	ldr	r3, [pc, #580]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003312:	f023 020c 	bic.w	r2, r3, #12
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331a:	498e      	ldr	r1, [pc, #568]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800331c:	4313      	orrs	r3, r2
 800331e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0304 	and.w	r3, r3, #4
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00a      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800332e:	4b89      	ldr	r3, [pc, #548]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003334:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333c:	4985      	ldr	r1, [pc, #532]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800333e:	4313      	orrs	r3, r2
 8003340:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00a      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003350:	4b80      	ldr	r3, [pc, #512]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003356:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800335e:	497d      	ldr	r1, [pc, #500]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003360:	4313      	orrs	r3, r2
 8003362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0310 	and.w	r3, r3, #16
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00a      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003372:	4b78      	ldr	r3, [pc, #480]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003378:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003380:	4974      	ldr	r1, [pc, #464]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003382:	4313      	orrs	r3, r2
 8003384:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0320 	and.w	r3, r3, #32
 8003390:	2b00      	cmp	r3, #0
 8003392:	d00a      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003394:	4b6f      	ldr	r3, [pc, #444]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800339a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033a2:	496c      	ldr	r1, [pc, #432]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d00a      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033b6:	4b67      	ldr	r3, [pc, #412]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033c4:	4963      	ldr	r1, [pc, #396]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00a      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80033d8:	4b5e      	ldr	r3, [pc, #376]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033e6:	495b      	ldr	r1, [pc, #364]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00a      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033fa:	4b56      	ldr	r3, [pc, #344]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003400:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003408:	4952      	ldr	r1, [pc, #328]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800340a:	4313      	orrs	r3, r2
 800340c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003418:	2b00      	cmp	r3, #0
 800341a:	d00a      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800341c:	4b4d      	ldr	r3, [pc, #308]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800341e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003422:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800342a:	494a      	ldr	r1, [pc, #296]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800342c:	4313      	orrs	r3, r2
 800342e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00a      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800343e:	4b45      	ldr	r3, [pc, #276]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003444:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800344c:	4941      	ldr	r1, [pc, #260]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800344e:	4313      	orrs	r3, r2
 8003450:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00a      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003460:	4b3c      	ldr	r3, [pc, #240]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003462:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003466:	f023 0203 	bic.w	r2, r3, #3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800346e:	4939      	ldr	r1, [pc, #228]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003470:	4313      	orrs	r3, r2
 8003472:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d028      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003482:	4b34      	ldr	r3, [pc, #208]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003488:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003490:	4930      	ldr	r1, [pc, #192]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003492:	4313      	orrs	r3, r2
 8003494:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800349c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034a0:	d106      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034a2:	4b2c      	ldr	r3, [pc, #176]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	4a2b      	ldr	r2, [pc, #172]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034ac:	60d3      	str	r3, [r2, #12]
 80034ae:	e011      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	3304      	adds	r3, #4
 80034be:	2101      	movs	r1, #1
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 f8f9 	bl	80036b8 <RCCEx_PLLSAI1_Config>
 80034c6:	4603      	mov	r3, r0
 80034c8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80034ca:	7cfb      	ldrb	r3, [r7, #19]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80034d0:	7cfb      	ldrb	r3, [r7, #19]
 80034d2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d04d      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034e8:	d108      	bne.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80034ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034f0:	4a18      	ldr	r2, [pc, #96]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034f6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80034fa:	e012      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80034fc:	4b15      	ldr	r3, [pc, #84]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003502:	4a14      	ldr	r2, [pc, #80]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003504:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003508:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800350c:	4b11      	ldr	r3, [pc, #68]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800350e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003512:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800351a:	490e      	ldr	r1, [pc, #56]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800351c:	4313      	orrs	r3, r2
 800351e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003526:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800352a:	d106      	bne.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800352c:	4b09      	ldr	r3, [pc, #36]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	4a08      	ldr	r2, [pc, #32]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003532:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003536:	60d3      	str	r3, [r2, #12]
 8003538:	e020      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800353e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003542:	d109      	bne.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003544:	4b03      	ldr	r3, [pc, #12]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	4a02      	ldr	r2, [pc, #8]	@ (8003554 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800354a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354e:	60d3      	str	r3, [r2, #12]
 8003550:	e014      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003552:	bf00      	nop
 8003554:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800355c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003560:	d10c      	bne.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	3304      	adds	r3, #4
 8003566:	2101      	movs	r1, #1
 8003568:	4618      	mov	r0, r3
 800356a:	f000 f8a5 	bl	80036b8 <RCCEx_PLLSAI1_Config>
 800356e:	4603      	mov	r3, r0
 8003570:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003572:	7cfb      	ldrb	r3, [r7, #19]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003578:	7cfb      	ldrb	r3, [r7, #19]
 800357a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d028      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003588:	4b4a      	ldr	r3, [pc, #296]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800358a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003596:	4947      	ldr	r1, [pc, #284]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003598:	4313      	orrs	r3, r2
 800359a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035a6:	d106      	bne.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035a8:	4b42      	ldr	r3, [pc, #264]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	4a41      	ldr	r2, [pc, #260]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035b2:	60d3      	str	r3, [r2, #12]
 80035b4:	e011      	b.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035be:	d10c      	bne.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	3304      	adds	r3, #4
 80035c4:	2101      	movs	r1, #1
 80035c6:	4618      	mov	r0, r3
 80035c8:	f000 f876 	bl	80036b8 <RCCEx_PLLSAI1_Config>
 80035cc:	4603      	mov	r3, r0
 80035ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035d0:	7cfb      	ldrb	r3, [r7, #19]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80035d6:	7cfb      	ldrb	r3, [r7, #19]
 80035d8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d01e      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035e6:	4b33      	ldr	r3, [pc, #204]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ec:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035f6:	492f      	ldr	r1, [pc, #188]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003604:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003608:	d10c      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	3304      	adds	r3, #4
 800360e:	2102      	movs	r1, #2
 8003610:	4618      	mov	r0, r3
 8003612:	f000 f851 	bl	80036b8 <RCCEx_PLLSAI1_Config>
 8003616:	4603      	mov	r3, r0
 8003618:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800361a:	7cfb      	ldrb	r3, [r7, #19]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003620:	7cfb      	ldrb	r3, [r7, #19]
 8003622:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00b      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003630:	4b20      	ldr	r3, [pc, #128]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003632:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003636:	f023 0204 	bic.w	r2, r3, #4
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003640:	491c      	ldr	r1, [pc, #112]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00b      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003654:	4b17      	ldr	r3, [pc, #92]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003656:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800365a:	f023 0218 	bic.w	r2, r3, #24
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003664:	4913      	ldr	r1, [pc, #76]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003666:	4313      	orrs	r3, r2
 8003668:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d017      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003678:	4b0e      	ldr	r3, [pc, #56]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800367a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800367e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003688:	490a      	ldr	r1, [pc, #40]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800368a:	4313      	orrs	r3, r2
 800368c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003696:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800369a:	d105      	bne.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800369c:	4b05      	ldr	r3, [pc, #20]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	4a04      	ldr	r2, [pc, #16]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80036a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3718      	adds	r7, #24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	40021000 	.word	0x40021000

080036b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036c2:	2300      	movs	r3, #0
 80036c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80036c6:	4b72      	ldr	r3, [pc, #456]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	f003 0303 	and.w	r3, r3, #3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00e      	beq.n	80036f0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80036d2:	4b6f      	ldr	r3, [pc, #444]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	f003 0203 	and.w	r2, r3, #3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d103      	bne.n	80036ea <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
       ||
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d142      	bne.n	8003770 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	73fb      	strb	r3, [r7, #15]
 80036ee:	e03f      	b.n	8003770 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d018      	beq.n	800372a <RCCEx_PLLSAI1_Config+0x72>
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	d825      	bhi.n	8003748 <RCCEx_PLLSAI1_Config+0x90>
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d002      	beq.n	8003706 <RCCEx_PLLSAI1_Config+0x4e>
 8003700:	2b02      	cmp	r3, #2
 8003702:	d009      	beq.n	8003718 <RCCEx_PLLSAI1_Config+0x60>
 8003704:	e020      	b.n	8003748 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003706:	4b62      	ldr	r3, [pc, #392]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d11d      	bne.n	800374e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003716:	e01a      	b.n	800374e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003718:	4b5d      	ldr	r3, [pc, #372]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003720:	2b00      	cmp	r3, #0
 8003722:	d116      	bne.n	8003752 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003728:	e013      	b.n	8003752 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800372a:	4b59      	ldr	r3, [pc, #356]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10f      	bne.n	8003756 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003736:	4b56      	ldr	r3, [pc, #344]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d109      	bne.n	8003756 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003746:	e006      	b.n	8003756 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	73fb      	strb	r3, [r7, #15]
      break;
 800374c:	e004      	b.n	8003758 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800374e:	bf00      	nop
 8003750:	e002      	b.n	8003758 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003752:	bf00      	nop
 8003754:	e000      	b.n	8003758 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003756:	bf00      	nop
    }

    if(status == HAL_OK)
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d108      	bne.n	8003770 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800375e:	4b4c      	ldr	r3, [pc, #304]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	f023 0203 	bic.w	r2, r3, #3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4949      	ldr	r1, [pc, #292]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 800376c:	4313      	orrs	r3, r2
 800376e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003770:	7bfb      	ldrb	r3, [r7, #15]
 8003772:	2b00      	cmp	r3, #0
 8003774:	f040 8086 	bne.w	8003884 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003778:	4b45      	ldr	r3, [pc, #276]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a44      	ldr	r2, [pc, #272]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 800377e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003782:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003784:	f7fd f812 	bl	80007ac <HAL_GetTick>
 8003788:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800378a:	e009      	b.n	80037a0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800378c:	f7fd f80e 	bl	80007ac <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d902      	bls.n	80037a0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	73fb      	strb	r3, [r7, #15]
        break;
 800379e:	e005      	b.n	80037ac <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80037a0:	4b3b      	ldr	r3, [pc, #236]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1ef      	bne.n	800378c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80037ac:	7bfb      	ldrb	r3, [r7, #15]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d168      	bne.n	8003884 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d113      	bne.n	80037e0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037b8:	4b35      	ldr	r3, [pc, #212]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037ba:	691a      	ldr	r2, [r3, #16]
 80037bc:	4b35      	ldr	r3, [pc, #212]	@ (8003894 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037be:	4013      	ands	r3, r2
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6892      	ldr	r2, [r2, #8]
 80037c4:	0211      	lsls	r1, r2, #8
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	68d2      	ldr	r2, [r2, #12]
 80037ca:	06d2      	lsls	r2, r2, #27
 80037cc:	4311      	orrs	r1, r2
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6852      	ldr	r2, [r2, #4]
 80037d2:	3a01      	subs	r2, #1
 80037d4:	0112      	lsls	r2, r2, #4
 80037d6:	430a      	orrs	r2, r1
 80037d8:	492d      	ldr	r1, [pc, #180]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	610b      	str	r3, [r1, #16]
 80037de:	e02d      	b.n	800383c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d115      	bne.n	8003812 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037e8:	691a      	ldr	r2, [r3, #16]
 80037ea:	4b2b      	ldr	r3, [pc, #172]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	6892      	ldr	r2, [r2, #8]
 80037f2:	0211      	lsls	r1, r2, #8
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6912      	ldr	r2, [r2, #16]
 80037f8:	0852      	lsrs	r2, r2, #1
 80037fa:	3a01      	subs	r2, #1
 80037fc:	0552      	lsls	r2, r2, #21
 80037fe:	4311      	orrs	r1, r2
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	6852      	ldr	r2, [r2, #4]
 8003804:	3a01      	subs	r2, #1
 8003806:	0112      	lsls	r2, r2, #4
 8003808:	430a      	orrs	r2, r1
 800380a:	4921      	ldr	r1, [pc, #132]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 800380c:	4313      	orrs	r3, r2
 800380e:	610b      	str	r3, [r1, #16]
 8003810:	e014      	b.n	800383c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003812:	4b1f      	ldr	r3, [pc, #124]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003814:	691a      	ldr	r2, [r3, #16]
 8003816:	4b21      	ldr	r3, [pc, #132]	@ (800389c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003818:	4013      	ands	r3, r2
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6892      	ldr	r2, [r2, #8]
 800381e:	0211      	lsls	r1, r2, #8
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	6952      	ldr	r2, [r2, #20]
 8003824:	0852      	lsrs	r2, r2, #1
 8003826:	3a01      	subs	r2, #1
 8003828:	0652      	lsls	r2, r2, #25
 800382a:	4311      	orrs	r1, r2
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	6852      	ldr	r2, [r2, #4]
 8003830:	3a01      	subs	r2, #1
 8003832:	0112      	lsls	r2, r2, #4
 8003834:	430a      	orrs	r2, r1
 8003836:	4916      	ldr	r1, [pc, #88]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003838:	4313      	orrs	r3, r2
 800383a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800383c:	4b14      	ldr	r3, [pc, #80]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a13      	ldr	r2, [pc, #76]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003842:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003846:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003848:	f7fc ffb0 	bl	80007ac <HAL_GetTick>
 800384c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800384e:	e009      	b.n	8003864 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003850:	f7fc ffac 	bl	80007ac <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d902      	bls.n	8003864 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	73fb      	strb	r3, [r7, #15]
          break;
 8003862:	e005      	b.n	8003870 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003864:	4b0a      	ldr	r3, [pc, #40]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0ef      	beq.n	8003850 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d106      	bne.n	8003884 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003876:	4b06      	ldr	r3, [pc, #24]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003878:	691a      	ldr	r2, [r3, #16]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	4904      	ldr	r1, [pc, #16]	@ (8003890 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003880:	4313      	orrs	r3, r2
 8003882:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003884:	7bfb      	ldrb	r3, [r7, #15]
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40021000 	.word	0x40021000
 8003894:	07ff800f 	.word	0x07ff800f
 8003898:	ff9f800f 	.word	0xff9f800f
 800389c:	f9ff800f 	.word	0xf9ff800f

080038a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80038aa:	2300      	movs	r3, #0
 80038ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80038ae:	4b72      	ldr	r3, [pc, #456]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	f003 0303 	and.w	r3, r3, #3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00e      	beq.n	80038d8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80038ba:	4b6f      	ldr	r3, [pc, #444]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	f003 0203 	and.w	r2, r3, #3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d103      	bne.n	80038d2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
       ||
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d142      	bne.n	8003958 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	73fb      	strb	r3, [r7, #15]
 80038d6:	e03f      	b.n	8003958 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2b03      	cmp	r3, #3
 80038de:	d018      	beq.n	8003912 <RCCEx_PLLSAI2_Config+0x72>
 80038e0:	2b03      	cmp	r3, #3
 80038e2:	d825      	bhi.n	8003930 <RCCEx_PLLSAI2_Config+0x90>
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d002      	beq.n	80038ee <RCCEx_PLLSAI2_Config+0x4e>
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d009      	beq.n	8003900 <RCCEx_PLLSAI2_Config+0x60>
 80038ec:	e020      	b.n	8003930 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038ee:	4b62      	ldr	r3, [pc, #392]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d11d      	bne.n	8003936 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038fe:	e01a      	b.n	8003936 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003900:	4b5d      	ldr	r3, [pc, #372]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003908:	2b00      	cmp	r3, #0
 800390a:	d116      	bne.n	800393a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003910:	e013      	b.n	800393a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003912:	4b59      	ldr	r3, [pc, #356]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d10f      	bne.n	800393e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800391e:	4b56      	ldr	r3, [pc, #344]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d109      	bne.n	800393e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800392e:	e006      	b.n	800393e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	73fb      	strb	r3, [r7, #15]
      break;
 8003934:	e004      	b.n	8003940 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003936:	bf00      	nop
 8003938:	e002      	b.n	8003940 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800393a:	bf00      	nop
 800393c:	e000      	b.n	8003940 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800393e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003940:	7bfb      	ldrb	r3, [r7, #15]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d108      	bne.n	8003958 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003946:	4b4c      	ldr	r3, [pc, #304]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	f023 0203 	bic.w	r2, r3, #3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4949      	ldr	r1, [pc, #292]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003954:	4313      	orrs	r3, r2
 8003956:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003958:	7bfb      	ldrb	r3, [r7, #15]
 800395a:	2b00      	cmp	r3, #0
 800395c:	f040 8086 	bne.w	8003a6c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003960:	4b45      	ldr	r3, [pc, #276]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a44      	ldr	r2, [pc, #272]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003966:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800396a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800396c:	f7fc ff1e 	bl	80007ac <HAL_GetTick>
 8003970:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003972:	e009      	b.n	8003988 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003974:	f7fc ff1a 	bl	80007ac <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d902      	bls.n	8003988 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	73fb      	strb	r3, [r7, #15]
        break;
 8003986:	e005      	b.n	8003994 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003988:	4b3b      	ldr	r3, [pc, #236]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1ef      	bne.n	8003974 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003994:	7bfb      	ldrb	r3, [r7, #15]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d168      	bne.n	8003a6c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d113      	bne.n	80039c8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039a0:	4b35      	ldr	r3, [pc, #212]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039a2:	695a      	ldr	r2, [r3, #20]
 80039a4:	4b35      	ldr	r3, [pc, #212]	@ (8003a7c <RCCEx_PLLSAI2_Config+0x1dc>)
 80039a6:	4013      	ands	r3, r2
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	6892      	ldr	r2, [r2, #8]
 80039ac:	0211      	lsls	r1, r2, #8
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	68d2      	ldr	r2, [r2, #12]
 80039b2:	06d2      	lsls	r2, r2, #27
 80039b4:	4311      	orrs	r1, r2
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6852      	ldr	r2, [r2, #4]
 80039ba:	3a01      	subs	r2, #1
 80039bc:	0112      	lsls	r2, r2, #4
 80039be:	430a      	orrs	r2, r1
 80039c0:	492d      	ldr	r1, [pc, #180]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	614b      	str	r3, [r1, #20]
 80039c6:	e02d      	b.n	8003a24 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d115      	bne.n	80039fa <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039ce:	4b2a      	ldr	r3, [pc, #168]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039d0:	695a      	ldr	r2, [r3, #20]
 80039d2:	4b2b      	ldr	r3, [pc, #172]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1e0>)
 80039d4:	4013      	ands	r3, r2
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	6892      	ldr	r2, [r2, #8]
 80039da:	0211      	lsls	r1, r2, #8
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6912      	ldr	r2, [r2, #16]
 80039e0:	0852      	lsrs	r2, r2, #1
 80039e2:	3a01      	subs	r2, #1
 80039e4:	0552      	lsls	r2, r2, #21
 80039e6:	4311      	orrs	r1, r2
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	6852      	ldr	r2, [r2, #4]
 80039ec:	3a01      	subs	r2, #1
 80039ee:	0112      	lsls	r2, r2, #4
 80039f0:	430a      	orrs	r2, r1
 80039f2:	4921      	ldr	r1, [pc, #132]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	614b      	str	r3, [r1, #20]
 80039f8:	e014      	b.n	8003a24 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039fc:	695a      	ldr	r2, [r3, #20]
 80039fe:	4b21      	ldr	r3, [pc, #132]	@ (8003a84 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003a00:	4013      	ands	r3, r2
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	6892      	ldr	r2, [r2, #8]
 8003a06:	0211      	lsls	r1, r2, #8
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	6952      	ldr	r2, [r2, #20]
 8003a0c:	0852      	lsrs	r2, r2, #1
 8003a0e:	3a01      	subs	r2, #1
 8003a10:	0652      	lsls	r2, r2, #25
 8003a12:	4311      	orrs	r1, r2
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	6852      	ldr	r2, [r2, #4]
 8003a18:	3a01      	subs	r2, #1
 8003a1a:	0112      	lsls	r2, r2, #4
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	4916      	ldr	r1, [pc, #88]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003a24:	4b14      	ldr	r3, [pc, #80]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a13      	ldr	r2, [pc, #76]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a30:	f7fc febc 	bl	80007ac <HAL_GetTick>
 8003a34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a36:	e009      	b.n	8003a4c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a38:	f7fc feb8 	bl	80007ac <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d902      	bls.n	8003a4c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	73fb      	strb	r3, [r7, #15]
          break;
 8003a4a:	e005      	b.n	8003a58 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0ef      	beq.n	8003a38 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d106      	bne.n	8003a6c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003a5e:	4b06      	ldr	r3, [pc, #24]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	4904      	ldr	r1, [pc, #16]	@ (8003a78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	07ff800f 	.word	0x07ff800f
 8003a80:	ff9f800f 	.word	0xff9f800f
 8003a84:	f9ff800f 	.word	0xf9ff800f

08003a88 <memset>:
 8003a88:	4402      	add	r2, r0
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d100      	bne.n	8003a92 <memset+0xa>
 8003a90:	4770      	bx	lr
 8003a92:	f803 1b01 	strb.w	r1, [r3], #1
 8003a96:	e7f9      	b.n	8003a8c <memset+0x4>

08003a98 <__libc_init_array>:
 8003a98:	b570      	push	{r4, r5, r6, lr}
 8003a9a:	4d0d      	ldr	r5, [pc, #52]	@ (8003ad0 <__libc_init_array+0x38>)
 8003a9c:	4c0d      	ldr	r4, [pc, #52]	@ (8003ad4 <__libc_init_array+0x3c>)
 8003a9e:	1b64      	subs	r4, r4, r5
 8003aa0:	10a4      	asrs	r4, r4, #2
 8003aa2:	2600      	movs	r6, #0
 8003aa4:	42a6      	cmp	r6, r4
 8003aa6:	d109      	bne.n	8003abc <__libc_init_array+0x24>
 8003aa8:	4d0b      	ldr	r5, [pc, #44]	@ (8003ad8 <__libc_init_array+0x40>)
 8003aaa:	4c0c      	ldr	r4, [pc, #48]	@ (8003adc <__libc_init_array+0x44>)
 8003aac:	f000 f818 	bl	8003ae0 <_init>
 8003ab0:	1b64      	subs	r4, r4, r5
 8003ab2:	10a4      	asrs	r4, r4, #2
 8003ab4:	2600      	movs	r6, #0
 8003ab6:	42a6      	cmp	r6, r4
 8003ab8:	d105      	bne.n	8003ac6 <__libc_init_array+0x2e>
 8003aba:	bd70      	pop	{r4, r5, r6, pc}
 8003abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ac0:	4798      	blx	r3
 8003ac2:	3601      	adds	r6, #1
 8003ac4:	e7ee      	b.n	8003aa4 <__libc_init_array+0xc>
 8003ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aca:	4798      	blx	r3
 8003acc:	3601      	adds	r6, #1
 8003ace:	e7f2      	b.n	8003ab6 <__libc_init_array+0x1e>
 8003ad0:	08003b38 	.word	0x08003b38
 8003ad4:	08003b38 	.word	0x08003b38
 8003ad8:	08003b38 	.word	0x08003b38
 8003adc:	08003b3c 	.word	0x08003b3c

08003ae0 <_init>:
 8003ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ae2:	bf00      	nop
 8003ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ae6:	bc08      	pop	{r3}
 8003ae8:	469e      	mov	lr, r3
 8003aea:	4770      	bx	lr

08003aec <_fini>:
 8003aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aee:	bf00      	nop
 8003af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003af2:	bc08      	pop	{r3}
 8003af4:	469e      	mov	lr, r3
 8003af6:	4770      	bx	lr
