#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000246a70a8fa0 .scope module, "UART_TX" "UART_TX" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_EN";
    .port_info 3 /INPUT 1 "PAR_TYP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
o00000246a70c2fa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000246a7111520_0 .net "CLK", 0 0, o00000246a70c2fa8;  0 drivers
o00000246a70c3008 .functor BUFZ 1, C4<z>; HiZ drive
v00000246a7111200_0 .net "Data_valid", 0 0, o00000246a70c3008;  0 drivers
o00000246a70c3068 .functor BUFZ 1, C4<z>; HiZ drive
v00000246a71113e0_0 .net "PAR_EN", 0 0, o00000246a70c3068;  0 drivers
o00000246a70c3308 .functor BUFZ 1, C4<z>; HiZ drive
v00000246a7111840_0 .net "PAR_TYP", 0 0, o00000246a70c3308;  0 drivers
o00000246a70c3338 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000246a7111c00_0 .net "P_DATA", 7 0, o00000246a70c3338;  0 drivers
o00000246a70c3098 .functor BUFZ 1, C4<z>; HiZ drive
v00000246a71115c0_0 .net "RST", 0 0, o00000246a70c3098;  0 drivers
v00000246a71117a0_0 .var "TX_OUT", 0 0;
v00000246a7111ca0_0 .net "busy", 0 0, v00000246a70acc30_0;  1 drivers
v00000246a7111e80_0 .net "mux_sel_internal", 1 0, v00000246a70accd0_0;  1 drivers
v00000246a71112a0_0 .net "par_bit_internal", 0 0, v00000246a7111b60_0;  1 drivers
v00000246a7111de0_0 .net "ser_data_internal", 0 0, v00000246a7111660_0;  1 drivers
v00000246a7111f20_0 .net "ser_done_internal", 0 0, v00000246a7111ac0_0;  1 drivers
v00000246a7112990_0 .net "ser_en_internal", 0 0, v00000246a70ace10_0;  1 drivers
E_00000246a709ce20 .event anyedge, v00000246a70accd0_0, v00000246a7111660_0, v00000246a7111b60_0;
S_00000246a70a9130 .scope module, "FSM1" "FSM" 2 43, 3 1 0, S_00000246a70a8fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_valid";
    .port_info 1 /INPUT 1 "PAR_EN";
    .port_info 2 /INPUT 1 "ser_done";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 2 "mux_sel";
    .port_info 6 /OUTPUT 1 "ser_en";
    .port_info 7 /OUTPUT 1 "busy";
P_00000246a7097550 .param/l "IDLE" 1 3 21, C4<00001>;
P_00000246a7097588 .param/l "Send_data" 1 3 23, C4<00100>;
P_00000246a70975c0 .param/l "Start_bit" 1 3 22, C4<00010>;
P_00000246a70975f8 .param/l "Stop_bit" 1 3 25, C4<10000>;
P_00000246a7097630 .param/l "parity" 1 3 24, C4<01000>;
v00000246a7073340_0 .net "CLK", 0 0, o00000246a70c2fa8;  alias, 0 drivers
v00000246a705bf30_0 .var "Current_state", 4 0;
v00000246a70a92c0_0 .net "Data_valid", 0 0, o00000246a70c3008;  alias, 0 drivers
v00000246a70a9360_0 .var "Next_state", 4 0;
v00000246a70acaf0_0 .net "PAR_EN", 0 0, o00000246a70c3068;  alias, 0 drivers
v00000246a70acb90_0 .net "RST", 0 0, o00000246a70c3098;  alias, 0 drivers
v00000246a70acc30_0 .var "busy", 0 0;
v00000246a70accd0_0 .var "mux_sel", 1 0;
v00000246a70acd70_0 .net "ser_done", 0 0, v00000246a7111ac0_0;  alias, 1 drivers
v00000246a70ace10_0 .var "ser_en", 0 0;
E_00000246a709db60 .event anyedge, v00000246a705bf30_0;
E_00000246a709daa0 .event anyedge, v00000246a705bf30_0, v00000246a70a92c0_0, v00000246a70acd70_0, v00000246a70acaf0_0;
E_00000246a709cfa0/0 .event negedge, v00000246a70acb90_0;
E_00000246a709cfa0/1 .event posedge, v00000246a7073340_0;
E_00000246a709cfa0 .event/or E_00000246a709cfa0/0, E_00000246a709cfa0/1;
S_00000246a7072b70 .scope module, "P1" "parity_calc" 2 36, 4 1 0, S_00000246a70a8fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /OUTPUT 1 "par_bit";
v00000246a70aceb0_0 .net "Data_valid", 0 0, o00000246a70c3008;  alias, 0 drivers
v00000246a7111d40_0 .net "PAR_TYP", 0 0, o00000246a70c3308;  alias, 0 drivers
v00000246a7111fc0_0 .net "P_DATA", 7 0, o00000246a70c3338;  alias, 0 drivers
v00000246a7111700_0 .net "P_flag", 0 0, L_00000246a7112a30;  1 drivers
v00000246a7111b60_0 .var "par_bit", 0 0;
E_00000246a709d820 .event anyedge, v00000246a70a92c0_0, v00000246a7111d40_0, v00000246a7111700_0;
L_00000246a7112a30 .reduce/xor o00000246a70c3338;
S_00000246a7072d00 .scope module, "S1" "serializer" 2 26, 5 1 0, S_00000246a70a8fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
v00000246a71110c0_0 .net "CLK", 0 0, o00000246a70c2fa8;  alias, 0 drivers
v00000246a7111480_0 .net "P_DATA", 7 0, o00000246a70c3338;  alias, 0 drivers
v00000246a7111160_0 .net "RST", 0 0, o00000246a70c3098;  alias, 0 drivers
v00000246a7111a20_0 .var "busy", 0 0;
v00000246a71118e0_0 .var "counter", 3 0;
v00000246a7111340_0 .var "internal_reg", 7 0;
v00000246a7111660_0 .var "ser_data", 0 0;
v00000246a7111ac0_0 .var "ser_done", 0 0;
v00000246a7111980_0 .net "ser_en", 0 0, v00000246a70ace10_0;  alias, 1 drivers
    .scope S_00000246a7072d00;
T_0 ;
    %wait E_00000246a709cfa0;
    %load/vec4 v00000246a7111160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246a7111660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246a7111ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000246a7111340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246a71118e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246a7111a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000246a7111a20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000246a7111980_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000246a71118e0_0, 0;
    %load/vec4 v00000246a7111480_0;
    %assign/vec4 v00000246a7111340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246a7111a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246a7111ac0_0, 0;
    %load/vec4 v00000246a7111480_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000246a7111660_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000246a7111a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v00000246a71118e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_0.7, 5;
    %load/vec4 v00000246a7111340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000246a7111340_0, 0;
    %load/vec4 v00000246a7111340_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000246a7111660_0, 0;
    %load/vec4 v00000246a71118e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000246a71118e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246a7111ac0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246a7111ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246a7111a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246a7111660_0, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246a7111660_0, 0;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000246a7072b70;
T_1 ;
    %wait E_00000246a709d820;
    %load/vec4 v00000246a70aceb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a7111b60_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000246a7111d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000246a7111700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a7111b60_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a7111b60_0, 0, 1;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000246a7111700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a7111b60_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a7111b60_0, 0, 1;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000246a70a9130;
T_2 ;
    %wait E_00000246a709cfa0;
    %load/vec4 v00000246a70acb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000246a705bf30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000246a70a9360_0;
    %assign/vec4 v00000246a705bf30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000246a70a9130;
T_3 ;
    %wait E_00000246a709daa0;
    %load/vec4 v00000246a705bf30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000246a70a9360_0, 0, 5;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v00000246a70a92c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000246a70a9360_0, 0, 5;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000246a70a9360_0, 0, 5;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000246a70a9360_0, 0, 5;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v00000246a70acd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v00000246a70acaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000246a70a9360_0, 0, 5;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000246a70a9360_0, 0, 5;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000246a70a9360_0, 0, 5;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000246a70a9360_0, 0, 5;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000246a70a9360_0, 0, 5;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000246a70a9130;
T_4 ;
    %wait E_00000246a709db60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a70ace10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a70acc30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000246a70accd0_0, 0, 2;
    %load/vec4 v00000246a705bf30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a70acc30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000246a70accd0_0, 0, 2;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a70acc30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000246a70accd0_0, 0, 2;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a70acc30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000246a70accd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a70ace10_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a70acc30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000246a70accd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a70ace10_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a70acc30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000246a70accd0_0, 0, 2;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a70acc30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000246a70accd0_0, 0, 2;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000246a70a8fa0;
T_5 ;
    %wait E_00000246a709ce20;
    %load/vec4 v00000246a7111e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a71117a0_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a71117a0_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000246a7111de0_0;
    %store/vec4 v00000246a71117a0_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000246a71112a0_0;
    %store/vec4 v00000246a71117a0_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "UART_TX.v";
    "./FSM.v";
    "./parity_calc.v";
    "./serializer.v";
