============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/1.career/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     tamochi
   Run Date =   Mon Nov 24 19:18:49 2025

   Run on =     TAMOWIN
============================================================
RUN-1002 : start command "open_project ES8388.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_0.v(80)
HDL-1007 : analyze verilog file ../../../RTL/audio_receive.v
HDL-1007 : analyze verilog file ../../../RTL/audio_send.v
HDL-1007 : analyze verilog file ../../../RTL/audio_speak.v
HDL-1007 : undeclared symbol 'chipwatcherclk', assumed default net type 'wire' in ../../../RTL/audio_speak.v(98)
HDL-1007 : analyze verilog file ../../../RTL/es8388_config.v
HDL-1007 : analyze verilog file ../../../RTL/es8388_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_dri.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_reg_cfg.v
HDL-1007 : analyze verilog file ../../../RTL/audio_eq.v
HDL-1007 : analyze verilog file ../../../RTL/audio_led_visualizer.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ES8388_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model audio_speak
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll_clk/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net aud_mclk_dup_1 is clkc1 of pll u_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_pll_clk/pll_inst.
SYN-4024 : Net "aud_bclk_dup_1" drives clk pins.
SYN-4024 : Net "u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk" drives clk pins.
SYN-4025 : Tag rtl::Net aud_bclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net aud_mclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk as clock net
SYN-4025 : Tag rtl::Net u_pll_clk/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net aud_bclk_dup_1 to drive 153 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk to drive 64 clock pins.
PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 924 instances
RUN-0007 : 392 luts, 264 seqs, 152 mslices, 83 lslices, 26 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1209 nets
RUN-1001 : 781 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     108     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     148     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   9   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 922 instances, 392 luts, 264 seqs, 235 slices, 30 macros(235 instances: 152 mslices 83 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 285456
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 922.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 181244, overlap = 0
PHY-3002 : Step(2): len = 116188, overlap = 0
PHY-3002 : Step(3): len = 89163.5, overlap = 0
PHY-3002 : Step(4): len = 77100.3, overlap = 0
PHY-3002 : Step(5): len = 63744.8, overlap = 0.65625
PHY-3002 : Step(6): len = 53368.3, overlap = 3.21875
PHY-3002 : Step(7): len = 48963.6, overlap = 1.0625
PHY-3002 : Step(8): len = 45906.8, overlap = 0.25
PHY-3002 : Step(9): len = 43944.2, overlap = 2
PHY-3002 : Step(10): len = 40330.3, overlap = 1.5
PHY-3002 : Step(11): len = 36678.3, overlap = 3
PHY-3002 : Step(12): len = 34857.5, overlap = 9.78125
PHY-3002 : Step(13): len = 34693.9, overlap = 9.78125
PHY-3002 : Step(14): len = 31264.9, overlap = 13.875
PHY-3002 : Step(15): len = 26809.5, overlap = 12.3438
PHY-3002 : Step(16): len = 27121.6, overlap = 17.9062
PHY-3002 : Step(17): len = 27154.7, overlap = 31.0938
PHY-3002 : Step(18): len = 25260.5, overlap = 39.9688
PHY-3002 : Step(19): len = 22356.1, overlap = 45.2188
PHY-3002 : Step(20): len = 20250.4, overlap = 45.9375
PHY-3002 : Step(21): len = 20488.8, overlap = 44.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.6105e-05
PHY-3002 : Step(22): len = 20150.3, overlap = 45.3438
PHY-3002 : Step(23): len = 20761.7, overlap = 45.3438
PHY-3002 : Step(24): len = 20851.7, overlap = 41.375
PHY-3002 : Step(25): len = 20571.8, overlap = 40.0625
PHY-3002 : Step(26): len = 20675.5, overlap = 40
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00017221
PHY-3002 : Step(27): len = 20232.2, overlap = 40.4688
PHY-3002 : Step(28): len = 20410.9, overlap = 39.5312
PHY-3002 : Step(29): len = 20408.2, overlap = 37.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002773s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (563.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.24736e-06
PHY-3002 : Step(30): len = 19429.3, overlap = 64.0312
PHY-3002 : Step(31): len = 19630.8, overlap = 63.7812
PHY-3002 : Step(32): len = 19630.8, overlap = 63.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.49472e-06
PHY-3002 : Step(33): len = 19112.7, overlap = 65.1562
PHY-3002 : Step(34): len = 19176.7, overlap = 64.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.98944e-06
PHY-3002 : Step(35): len = 19102.8, overlap = 65.5625
PHY-3002 : Step(36): len = 19215.3, overlap = 65.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.79789e-05
PHY-3002 : Step(37): len = 20894, overlap = 57.4688
PHY-3002 : Step(38): len = 20894, overlap = 57.4688
PHY-3002 : Step(39): len = 19971.3, overlap = 53.9688
PHY-3002 : Step(40): len = 20308.2, overlap = 53.9688
PHY-3002 : Step(41): len = 20672.3, overlap = 49.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.59577e-05
PHY-3002 : Step(42): len = 22247, overlap = 43.5625
PHY-3002 : Step(43): len = 22861.4, overlap = 42.2812
PHY-3002 : Step(44): len = 23927.3, overlap = 29.375
PHY-3002 : Step(45): len = 22792.5, overlap = 27.5
PHY-3002 : Step(46): len = 22734.8, overlap = 28.875
PHY-3002 : Step(47): len = 22027.1, overlap = 29.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.19155e-05
PHY-3002 : Step(48): len = 22394.1, overlap = 28.3125
PHY-3002 : Step(49): len = 22508.6, overlap = 27.875
PHY-3002 : Step(50): len = 22233, overlap = 21.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000143831
PHY-3002 : Step(51): len = 22583.3, overlap = 18.4688
PHY-3002 : Step(52): len = 22694.1, overlap = 17.9375
PHY-3002 : Step(53): len = 22089.8, overlap = 17.8125
PHY-3002 : Step(54): len = 22078.8, overlap = 19.4688
PHY-3002 : Step(55): len = 21930.9, overlap = 20.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.38621e-05
PHY-3002 : Step(56): len = 24251, overlap = 60.25
PHY-3002 : Step(57): len = 24518.6, overlap = 59.5938
PHY-3002 : Step(58): len = 24362.5, overlap = 53.5938
PHY-3002 : Step(59): len = 24749.3, overlap = 52.625
PHY-3002 : Step(60): len = 23503.6, overlap = 50.75
PHY-3002 : Step(61): len = 23196.7, overlap = 46.1562
PHY-3002 : Step(62): len = 23282.4, overlap = 46.2812
PHY-3002 : Step(63): len = 23292.9, overlap = 52.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.77242e-05
PHY-3002 : Step(64): len = 24399, overlap = 45.9062
PHY-3002 : Step(65): len = 24502.8, overlap = 46.375
PHY-3002 : Step(66): len = 24371.6, overlap = 45.8125
PHY-3002 : Step(67): len = 24464.4, overlap = 42.625
PHY-3002 : Step(68): len = 24451.6, overlap = 44.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.54485e-05
PHY-3002 : Step(69): len = 25354.5, overlap = 44.4688
PHY-3002 : Step(70): len = 25354.5, overlap = 44.4688
PHY-3002 : Step(71): len = 25240.8, overlap = 43.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000110897
PHY-3002 : Step(72): len = 26393.8, overlap = 41.9062
PHY-3002 : Step(73): len = 27015.7, overlap = 40.625
PHY-3002 : Step(74): len = 27065.6, overlap = 40.4375
PHY-3002 : Step(75): len = 27104, overlap = 38.3125
PHY-3002 : Step(76): len = 27343.5, overlap = 38.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000221794
PHY-3002 : Step(77): len = 27663.7, overlap = 37.4375
PHY-3002 : Step(78): len = 27725.7, overlap = 37.3438
PHY-3002 : Step(79): len = 28136.2, overlap = 36.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000443588
PHY-3002 : Step(80): len = 28621.9, overlap = 35
PHY-3002 : Step(81): len = 29559, overlap = 27.8438
PHY-3002 : Step(82): len = 30663.2, overlap = 24.7812
PHY-3002 : Step(83): len = 30287.1, overlap = 25.5312
PHY-3002 : Step(84): len = 30132.1, overlap = 25.2812
PHY-3002 : Step(85): len = 29745, overlap = 24.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 63.75 peak overflow 3.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1209.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35976, over cnt = 147(0%), over = 669, worst = 16
PHY-1001 : End global iterations;  0.051610s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (151.4%)

PHY-1001 : Congestion index: top1 = 40.32, top5 = 19.43, top10 = 11.31, top15 = 7.81.
PHY-1001 : End incremental global routing;  0.095303s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (114.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4658, tnet num: 1207, tinst num: 922, tnode num: 5625, tedge num: 8301.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.157129s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.265889s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (105.8%)

OPT-1001 : Current memory(MB): used = 161, reserve = 132, peak = 161.
OPT-1001 : End physical optimization;  0.274091s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (108.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 392 LUT to BLE ...
SYN-4008 : Packed 392 LUT and 177 SEQ to BLE.
SYN-4003 : Packing 87 remaining SEQ's ...
SYN-4005 : Packed 40 SEQ with LUT/SLICE
SYN-4006 : 186 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "audio_speak" (AL_USER_NORMAL) with 439/707 primitive instances ...
PHY-3001 : End packing;  0.018792s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.1%)

PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 499 instances
RUN-1001 : 233 mslices, 233 lslices, 26 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 497 instances, 466 slices, 30 macros(235 instances: 152 mslices 83 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 29427.6, Over = 28.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.98238e-05
PHY-3002 : Step(86): len = 27383.3, overlap = 38
PHY-3002 : Step(87): len = 26883.8, overlap = 37
PHY-3002 : Step(88): len = 26741.1, overlap = 38.25
PHY-3002 : Step(89): len = 26232.3, overlap = 45.75
PHY-3002 : Step(90): len = 25858.8, overlap = 49
PHY-3002 : Step(91): len = 25824.4, overlap = 49
PHY-3002 : Step(92): len = 25766.5, overlap = 47.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.96475e-05
PHY-3002 : Step(93): len = 27590, overlap = 42.5
PHY-3002 : Step(94): len = 28024.1, overlap = 40.25
PHY-3002 : Step(95): len = 28380.6, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.9295e-05
PHY-3002 : Step(96): len = 29955.9, overlap = 32.75
PHY-3002 : Step(97): len = 29955.9, overlap = 32.75
PHY-3002 : Step(98): len = 29643.3, overlap = 33.5
PHY-3002 : Step(99): len = 29581.9, overlap = 33.75
PHY-3002 : Step(100): len = 29545.8, overlap = 34.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.070849s wall, 0.046875s user + 0.218750s system = 0.265625s CPU (374.9%)

PHY-3001 : Trial Legalized: Len = 37962.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00026771
PHY-3002 : Step(101): len = 34805.2, overlap = 4
PHY-3002 : Step(102): len = 33492.8, overlap = 8.25
PHY-3002 : Step(103): len = 33125.9, overlap = 8.75
PHY-3002 : Step(104): len = 32904.1, overlap = 9.75
PHY-3002 : Step(105): len = 32753.7, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000535421
PHY-3002 : Step(106): len = 32990.1, overlap = 9.75
PHY-3002 : Step(107): len = 33188.8, overlap = 10.75
PHY-3002 : Step(108): len = 33283.6, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107084
PHY-3002 : Step(109): len = 33394.2, overlap = 10.25
PHY-3002 : Step(110): len = 33448.5, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004281s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (365.0%)

PHY-3001 : Legalized: Len = 35799.2, Over = 0
PHY-3001 : End spreading;  0.002677s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 35799.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 35/1036.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45360, over cnt = 115(0%), over = 219, worst = 6
PHY-1002 : len = 46120, over cnt = 56(0%), over = 106, worst = 6
PHY-1002 : len = 47432, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 47480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101432s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (107.8%)

PHY-1001 : Congestion index: top1 = 31.68, top5 = 21.80, top10 = 14.17, top15 = 9.98.
PHY-1001 : End incremental global routing;  0.152888s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (112.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4004, tnet num: 1034, tinst num: 497, tnode num: 4667, tedge num: 7473.
TMR-2508 : Levelizing timing graph completed, there are 32 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.140996s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.305959s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (107.2%)

OPT-1001 : Current memory(MB): used = 165, reserve = 135, peak = 165.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 867/1036.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002669s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.68, top5 = 21.80, top10 = 14.17, top15 = 9.98.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001474s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.368171s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (106.1%)

RUN-1003 : finish command "place" in  3.085620s wall, 3.859375s user + 3.531250s system = 7.390625s CPU (239.5%)

RUN-1004 : used memory is 146 MB, reserved memory is 117 MB, peak memory is 166 MB
RUN-1002 : start command "export_db ES8388_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 499 instances
RUN-1001 : 233 mslices, 233 lslices, 26 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4004, tnet num: 1034, tinst num: 497, tnode num: 4667, tedge num: 7473.
TMR-2508 : Levelizing timing graph completed, there are 32 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 233 mslices, 233 lslices, 26 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 308 clock pins, and constraint 660 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45088, over cnt = 124(0%), over = 218, worst = 6
PHY-1002 : len = 45688, over cnt = 64(0%), over = 115, worst = 6
PHY-1002 : len = 47056, over cnt = 12(0%), over = 15, worst = 3
PHY-1002 : len = 47216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.097191s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (160.8%)

PHY-1001 : Congestion index: top1 = 31.75, top5 = 21.71, top10 = 14.03, top15 = 9.88.
PHY-1001 : End global routing;  0.148290s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (147.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 191, reserve = 162, peak = 205.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance aud_dacdat_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net aud_bclk_syn_4 will be merged with clock aud_bclk_dup_1
PHY-1001 : net aud_mclk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_pll_clk/clk0_out will be merged with clock u_pll_clk/clk0_buf
PHY-1001 : clock net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_syn_4 will be merged with clock u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk
PHY-1001 : Current memory(MB): used = 459, reserve = 435, peak = 459.
PHY-1001 : End build detailed router design. 2.640896s wall, 2.593750s user + 0.031250s system = 2.625000s CPU (99.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 12848, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.048503s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (98.4%)

PHY-1001 : Current memory(MB): used = 491, reserve = 468, peak = 491.
PHY-1001 : End phase 1; 1.051262s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 77% nets.
PHY-1022 : len = 156896, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 491, reserve = 468, peak = 491.
PHY-1001 : End initial routed; 1.015186s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (124.7%)

PHY-1001 : Current memory(MB): used = 491, reserve = 468, peak = 491.
PHY-1001 : End phase 2; 1.015237s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (124.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 156656, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.019527s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 156688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.010516s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (594.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.097861s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.8%)

PHY-1001 : Current memory(MB): used = 503, reserve = 479, peak = 503.
PHY-1001 : End phase 3; 0.223040s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (119.1%)

PHY-1003 : Routed, final wirelength = 156688
PHY-1001 : Current memory(MB): used = 503, reserve = 479, peak = 503.
PHY-1001 : End export database. 0.005557s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.103184s wall, 5.250000s user + 0.140625s system = 5.390625s CPU (105.6%)

RUN-1003 : finish command "route" in  5.463165s wall, 5.609375s user + 0.187500s system = 5.796875s CPU (106.1%)

RUN-1004 : used memory is 439 MB, reserved memory is 415 MB, peak memory is 503 MB
RUN-1002 : start command "report_area -io_info -file ES8388_phy.area"
RUN-1001 : standard
***Report Model: audio_speak Device: EG4S20BG256***

IO Statistics
#IO                        27
  #input                   13
  #output                  13
  #inout                    1

Utilization Statistics
#lut                      862   out of  19600    4.40%
#reg                      264   out of  19600    1.35%
#le                       909
  #lut only               645   out of    909   70.96%
  #reg only                47   out of    909    5.17%
  #lut&reg                217   out of    909   23.87%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       26   out of    188   13.83%
  #ireg                     4
  #oreg                     3
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                           Type               DriverType         Driver                                                          Fanout
#1        aud_bclk_dup_1                                     GCLK               io                 aud_bclk_syn_2.di                                               82
#2        u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk    GCLK               lslice             u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_reg_syn_9.q1    43
#3        sys_clk_dup_1                                      GCLK               io                 sys_clk_syn_2.di                                                30
#4        aud_mclk_dup_1                                     GCLK               pll                u_pll_clk/pll_inst.clkc1                                        0
#5        u_pll_clk/clk0_buf                                 GCLK               pll                u_pll_clk/pll_inst.clkc0                                        0


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
     aud_adcdat         INPUT        R14        LVCMOS25          N/A          PULLUP       IREG     
      aud_bclk          INPUT         M6        LVCMOS25          N/A          PULLUP       NONE     
      aud_lrc           INPUT         M7        LVCMOS25          N/A          PULLUP       IREG     
    sw_bass_down        INPUT        A10        LVCMOS25          N/A          PULLUP       NONE     
     sw_bass_up         INPUT        B10        LVCMOS25          N/A          PULLUP       NONE     
   sw_treble_down       INPUT        A11        LVCMOS25          N/A          PULLUP       NONE     
    sw_treble_up        INPUT        A12        LVCMOS25          N/A          PULLUP       NONE     
   sw_visualizer        INPUT         A9        LVCMOS25          N/A          PULLUP       NONE     
    switch_mute         INPUT        A14        LVCMOS25          N/A          PULLUP       NONE     
      sys_clk           INPUT         R7        LVCMOS25          N/A          PULLUP       NONE     
     volume[1]          INPUT        A13        LVCMOS25          N/A          PULLUP       IREG     
     volume[0]          INPUT        B12        LVCMOS25          N/A          PULLUP       IREG     
     aud_dacdat        OUTPUT         P6        LVCMOS25           8            NONE        OREG     
      aud_mclk         OUTPUT         N5        LVCMOS25           8            NONE        NONE     
      aud_scl          OUTPUT        R12        LVCMOS25           8            NONE        OREG     
       ilaclk          OUTPUT         T5        LVCMOS25           8            NONE        NONE     
        led            OUTPUT        H16        LVCMOS25           8            N/A         NONE     
   led_bass_down       OUTPUT        B15        LVCMOS25           8            NONE        NONE     
    led_bass_up        OUTPUT        B16        LVCMOS25           8            NONE        NONE     
      led_mute         OUTPUT        F16        LVCMOS25           8            NONE        NONE     
  led_robot_enable     OUTPUT        B14        LVCMOS25           8            NONE        NONE     
  led_treble_down      OUTPUT        C15        LVCMOS25           8            NONE        NONE     
   led_treble_up       OUTPUT        C16        LVCMOS25           8            NONE        NONE     
     led_vol[1]        OUTPUT        E16        LVCMOS25           8            NONE        NONE     
     led_vol[0]        OUTPUT        E13        LVCMOS25           8            NONE        NONE     
      aud_sda           INOUT         R9        LVCMOS25           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------+
|Instance                 |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------+
|top                      |audio_speak          |909    |627     |235     |272     |0       |0       |
|  u_audio_eq             |audio_eq             |204    |119     |56      |72      |0       |0       |
|  u_audio_led_visualizer |audio_led_visualizer |361    |210     |151     |38      |0       |0       |
|  u_es8388_ctrl          |es8388_ctrl          |323    |286     |25      |146     |0       |0       |
|    u_audio_receive      |audio_receive        |88     |66      |12      |50      |0       |0       |
|    u_audio_send         |audio_send           |41     |41      |0       |25      |0       |0       |
|    u_es8388_config      |es8388_config        |194    |179     |13      |71      |0       |0       |
|      u_i2c_dri          |i2c_dri              |117    |110     |5       |42      |0       |0       |
|      u_i2c_reg_cfg      |i2c_reg_cfg          |77     |69      |8       |29      |0       |0       |
|  u_pll_clk              |clk_wiz_0            |1      |1       |0       |0       |0       |0       |
+----------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       583   
    #2          2       202   
    #3          3        89   
    #4          4        13   
    #5        5-10       56   
    #6        11-50      59   
    #7       101-500     1    
  Average     2.78            

RUN-1002 : start command "export_db ES8388_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ES8388_inst.bid"
RUN-1002 : start command "bitgen -bit ES8388.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 162 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 659
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1036, pip num: 10002
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1478 valid insts, and 30425 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file ES8388.bit.
RUN-1003 : finish command "bitgen -bit ES8388.bit -unused_io_status pulldown" in  1.341181s wall, 13.500000s user + 0.078125s system = 13.578125s CPU (1012.4%)

RUN-1004 : used memory is 443 MB, reserved memory is 424 MB, peak memory is 639 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20251124_191849.log"
