{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742114619970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742114619970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 15:43:39 2025 " "Processing started: Sun Mar 16 15:43:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742114619970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114619970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolutionIP -c convolutionIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolutionIP -c convolutionIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114619970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742114620360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742114620360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutionip.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolutionip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolutionIP " "Found entity 1: convolutionIP" {  } { { "convolutionIP.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/eight_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_adder " "Found entity 1: thirty_two_bit_adder" {  } { { "thirty_two_bit_adder.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/thirty_two_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_8x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_8x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_8X8 " "Found entity 1: multiplier_8X8" {  } { { "multiplier_8X8.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_value.sv 1 1 " "Found 1 design units, including 1 entities, in source file absolute_value.sv" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_value " "Found entity 1: absolute_value" {  } { { "absolute_value.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_value_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file absolute_value_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_value_out " "Found entity 1: absolute_value_out" {  } { { "absolute_value_out.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "D_flip_flop.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/D_flip_flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_32_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_32_bit " "Found entity 1: register_32_bit" {  } { { "register_32_bit.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_32_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_16_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_16_bit " "Found entity 1: register_16_bit" {  } { { "register_16_bit.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_16_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114626914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114626914 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_8X8.sv(29) " "Verilog HDL Instantiation warning at multiplier_8X8.sv(29): instance has no name" {  } { { "multiplier_8X8.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1742114626914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolutionIP " "Elaborating entity \"convolutionIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742114626929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_8X8 multiplier_8X8:Mul0 " "Elaborating entity \"multiplier_8X8\" for hierarchy \"multiplier_8X8:Mul0\"" {  } { { "convolutionIP.sv" "Mul0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114626945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_value multiplier_8X8:Mul0\|absolute_value:ABS1 " "Elaborating entity \"absolute_value\" for hierarchy \"multiplier_8X8:Mul0\|absolute_value:ABS1\"" {  } { { "multiplier_8X8.sv" "ABS1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114626961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder multiplier_8X8:Mul0\|absolute_value:ABS1\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"multiplier_8X8:Mul0\|absolute_value:ABS1\|full_adder:FA0\"" {  } { { "absolute_value.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114626961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder multiplier_8X8:Mul0\|eight_bit_adder:FA0 " "Elaborating entity \"eight_bit_adder\" for hierarchy \"multiplier_8X8:Mul0\|eight_bit_adder:FA0\"" {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114626976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_value_out multiplier_8X8:Mul0\|absolute_value_out:comb_67 " "Elaborating entity \"absolute_value_out\" for hierarchy \"multiplier_8X8:Mul0\|absolute_value_out:comb_67\"" {  } { { "multiplier_8X8.sv" "comb_67" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114626992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16_bit register_16_bit:Pipeline16_0 " "Elaborating entity \"register_16_bit\" for hierarchy \"register_16_bit:Pipeline16_0\"" {  } { { "convolutionIP.sv" "Pipeline16_0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114627133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop register_16_bit:Pipeline16_0\|D_flip_flop:DFF0 " "Elaborating entity \"D_flip_flop\" for hierarchy \"register_16_bit:Pipeline16_0\|D_flip_flop:DFF0\"" {  } { { "register_16_bit.sv" "DFF0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_16_bit.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114627133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:SE0 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:SE0\"" {  } { { "convolutionIP.sv" "SE0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114627211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32_bit register_32_bit:Register32_0 " "Elaborating entity \"register_32_bit\" for hierarchy \"register_32_bit:Register32_0\"" {  } { { "convolutionIP.sv" "Register32_0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114627211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_adder thirty_two_bit_adder:Add0 " "Elaborating entity \"thirty_two_bit_adder\" for hierarchy \"thirty_two_bit_adder:Add0\"" {  } { { "convolutionIP.sv" "Add0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114627367 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mul3 multiphier_8X8 " "Node instance \"Mul3\" instantiates undefined entity \"multiphier_8X8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "convolutionIP.sv" "Mul3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1742114627461 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mul4 multiphier_8X8 " "Node instance \"Mul4\" instantiates undefined entity \"multiphier_8X8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "convolutionIP.sv" "Mul4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 20 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1742114627461 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mul5 multiphier_8X8 " "Node instance \"Mul5\" instantiates undefined entity \"multiphier_8X8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "convolutionIP.sv" "Mul5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1742114627461 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mul6 multiphier_8X8 " "Node instance \"Mul6\" instantiates undefined entity \"multiphier_8X8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "convolutionIP.sv" "Mul6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1742114627461 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mul7 multiphier_8X8 " "Node instance \"Mul7\" instantiates undefined entity \"multiphier_8X8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "convolutionIP.sv" "Mul7" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 23 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1742114627461 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mul8 multiphier_8X8 " "Node instance \"Mul8\" instantiates undefined entity \"multiphier_8X8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "convolutionIP.sv" "Mul8" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1742114627461 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742114627570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 16 15:43:47 2025 " "Processing ended: Sun Mar 16 15:43:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742114627570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742114627570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742114627570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114627570 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114628159 ""}
