INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab11/Lab_11/Lab_11.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab11/Lab_11/Lab_11.srcs/sim_2/new/mux_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_test
