
        <!DOCTYPE html>
        <html lang="en">
        <head>
            <meta charset="UTF-8">
            <title>Code Files</title>
            <style>
                .column {
                    width: 47%;
                    float: left;
                    padding: 12px;
                    border: 2px solid #ffd0d0;
                }
        
                .modal {
                    display: none;
                    position: fixed;
                    z-index: 1;
                    left: 0;
                    top: 0;
                    width: 100%;
                    height: 100%;
                    overflow: auto;
                    background-color: rgb(0, 0, 0);
                    background-color: rgba(0, 0, 0, 0.4);
                }
    
                .modal-content {
                    height: 250%;
                    background-color: #fefefe;
                    margin: 5% auto;
                    padding: 20px;
                    border: 1px solid #888;
                    width: 80%;
                }
    
                .close {
                    color: #aaa;
                    float: right;
                    font-size: 20px;
                    font-weight: bold;
                    text-align: right;
                }
    
                .close:hover, .close:focus {
                    color: black;
                    text-decoration: none;
                    cursor: pointer;
                }
    
                .row {
                    float: right;
                    width: 100%;
                }
    
                .column_space  {
                    white - space: pre-wrap;
                }
                 
                pre {
                    width: 100%;
                    overflow-y: auto;
                    background: #f8fef2;
                }
                
                .match {
                    cursor:pointer; 
                    background-color:#00ffbb;
                }
        </style>
    </head>
    <body>
        <h2>Similarity: 63.42592592592593%, Tokens: 18</h2>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_pwm.h</h3>
            <pre><code>1  #ifndef NRF_PWM_H__
2  #define NRF_PWM_H__
3  #include <nrfx.h>
4  #ifdef __cplusplus
5  extern "C" {
6  #endif
7  #define NRF_PWM_PIN_NOT_CONNECTED  0xFFFFFFFF
8  #define NRF_PWM_CHANNEL_COUNT  4
9  #define NRF_PWM_VALUES_LENGTH(array)  (sizeof(array) / sizeof(uint16_t))
10  typedef enum
11  {
12      NRF_PWM_TASK_STOP      = offsetof(NRF_PWM_Type, TASKS_STOP),        
13      NRF_PWM_TASK_SEQSTART0 = offsetof(NRF_PWM_Type, TASKS_SEQSTART[0]), 
14      NRF_PWM_TASK_SEQSTART1 = offsetof(NRF_PWM_Type, TASKS_SEQSTART[1]), 
15      NRF_PWM_TASK_NEXTSTEP  = offsetof(NRF_PWM_Type, TASKS_NEXTSTEP)     
16  } nrf_pwm_task_t;
17  typedef enum
18  {
19      NRF_PWM_EVENT_STOPPED      = offsetof(NRF_PWM_Type, EVENTS_STOPPED),       
20      NRF_PWM_EVENT_SEQSTARTED0  = offsetof(NRF_PWM_Type, EVENTS_SEQSTARTED[0]), 
21      NRF_PWM_EVENT_SEQSTARTED1  = offsetof(NRF_PWM_Type, EVENTS_SEQSTARTED[1]), 
22      NRF_PWM_EVENT_SEQEND0      = offsetof(NRF_PWM_Type, EVENTS_SEQEND[0]),     
23      NRF_PWM_EVENT_SEQEND1      = offsetof(NRF_PWM_Type, EVENTS_SEQEND[1]),     
24      NRF_PWM_EVENT_PWMPERIODEND = offsetof(NRF_PWM_Type, EVENTS_PWMPERIODEND),  
25      NRF_PWM_EVENT_LOOPSDONE    = offsetof(NRF_PWM_Type, EVENTS_LOOPSDONE)      
26  } nrf_pwm_event_t;
27  typedef enum
28  {
29      NRF_PWM_INT_STOPPED_MASK      = PWM_INTENSET_STOPPED_Msk,      
30      NRF_PWM_INT_SEQSTARTED0_MASK  = PWM_INTENSET_SEQSTARTED0_Msk,  
31      NRF_PWM_INT_SEQSTARTED1_MASK  = PWM_INTENSET_SEQSTARTED1_Msk,  
32      NRF_PWM_INT_SEQEND0_MASK      = PWM_INTENSET_SEQEND0_Msk,      
33      NRF_PWM_INT_SEQEND1_MASK      = PWM_INTENSET_SEQEND1_Msk,      
34      NRF_PWM_INT_PWMPERIODEND_MASK = PWM_INTENSET_PWMPERIODEND_Msk, 
35      NRF_PWM_INT_LOOPSDONE_MASK    = PWM_INTENSET_LOOPSDONE_Msk     
36  } nrf_pwm_int_mask_t;
37  typedef enum
38  {
39      NRF_PWM_SHORT_SEQEND0_STOP_MASK        = PWM_SHORTS_SEQEND0_STOP_Msk,        
40      NRF_PWM_SHORT_SEQEND1_STOP_MASK        = PWM_SHORTS_SEQEND1_STOP_Msk,        
41      NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK = PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk, 
42      NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK = PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk, 
43      NRF_PWM_SHORT_LOOPSDONE_STOP_MASK      = PWM_SHORTS_LOOPSDONE_STOP_Msk       
44  } nrf_pwm_short_mask_t;
45  typedef enum
46  {
47      NRF_PWM_MODE_UP          = PWM_MODE_UPDOWN_Up,        
48      NRF_PWM_MODE_UP_AND_DOWN = PWM_MODE_UPDOWN_UpAndDown, 
49  } nrf_pwm_mode_t;
50  typedef enum
51  {
52      NRF_PWM_CLK_16MHz  = PWM_PRESCALER_PRESCALER_DIV_1,  
53      NRF_PWM_CLK_8MHz   = PWM_PRESCALER_PRESCALER_DIV_2,  
54      NRF_PWM_CLK_4MHz   = PWM_PRESCALER_PRESCALER_DIV_4,  
55      NRF_PWM_CLK_2MHz   = PWM_PRESCALER_PRESCALER_DIV_8,  
56      NRF_PWM_CLK_1MHz   = PWM_PRESCALER_PRESCALER_DIV_16, 
57      NRF_PWM_CLK_500kHz = PWM_PRESCALER_PRESCALER_DIV_32, 
58      NRF_PWM_CLK_250kHz = PWM_PRESCALER_PRESCALER_DIV_64, 
59      NRF_PWM_CLK_125kHz = PWM_PRESCALER_PRESCALER_DIV_128 
60  } nrf_pwm_clk_t;
61  typedef enum
62  {
63      NRF_PWM_LOAD_COMMON     = PWM_DECODER_LOAD_Common,     
64      NRF_PWM_LOAD_GROUPED    = PWM_DECODER_LOAD_Grouped,    
65      NRF_PWM_LOAD_INDIVIDUAL = PWM_DECODER_LOAD_Individual, 
66      NRF_PWM_LOAD_WAVE_FORM  = PWM_DECODER_LOAD_WaveForm    
67  } nrf_pwm_dec_load_t;
68  typedef enum
69  {
70      NRF_PWM_STEP_AUTO      = PWM_DECODER_MODE_RefreshCount, 
71      NRF_PWM_STEP_TRIGGERED = PWM_DECODER_MODE_NextStep      
72  } nrf_pwm_dec_step_t;
73  typedef uint16_t nrf_pwm_values_common_t;
74  typedef struct {
75      uint16_t group_0; 
76      uint16_t group_1; 
77  } nrf_pwm_values_grouped_t;
78  typedef struct
79  {
80      uint16_t channel_0; 
81      uint16_t channel_1; 
82      uint16_t channel_2; 
83      uint16_t channel_3; 
84  } nrf_pwm_values_individual_t;
85  typedef struct {
86      uint16_t channel_0;   
87      uint16_t channel_1;   
88      uint16_t channel_2;   
89      uint16_t counter_top; 
90  } nrf_pwm_values_wave_form_t;
91  typedef union {
92      nrf_pwm_values_common_t     const * p_common;     
93      nrf_pwm_values_grouped_t    const * p_grouped;    
94      nrf_pwm_values_individual_t const * p_individual; 
95      nrf_pwm_values_wave_form_t  const * p_wave_form;  
96      uint16_t                    const * p_raw;        
97  } nrf_pwm_values_t;
98  typedef struct
99  {
100      nrf_pwm_values_t values; 
101      uint16_t length;    
102      uint32_t repeats;   
103      uint32_t end_delay; 
104  } nrf_pwm_sequence_t;
105  NRF_STATIC_INLINE void nrf_pwm_task_trigger(NRF_PWM_Type * p_reg,
106                                              nrf_pwm_task_t task);
107  NRF_STATIC_INLINE uint32_t nrf_pwm_task_address_get(NRF_PWM_Type const * p_reg,
108                                                      nrf_pwm_task_t       task);
109  NRF_STATIC_INLINE void nrf_pwm_event_clear(NRF_PWM_Type *  p_reg,
110                                             nrf_pwm_event_t event);
111  NRF_STATIC_INLINE bool nrf_pwm_event_check(NRF_PWM_Type const * p_reg,
112                                             nrf_pwm_event_t      event);
113  NRF_STATIC_INLINE uint32_t nrf_pwm_event_address_get(NRF_PWM_Type const * p_reg,
114                                                       nrf_pwm_event_t      event);
115  NRF_STATIC_INLINE void nrf_pwm_shorts_enable(NRF_PWM_Type * p_reg,
116                                               uint32_t       mask);
117  NRF_STATIC_INLINE void nrf_pwm_shorts_disable(NRF_PWM_Type * p_reg,
118                                                uint32_t       mask);
119  NRF_STATIC_INLINE void nrf_pwm_shorts_set(NRF_PWM_Type * p_reg,
120                                            uint32_t       mask);
121  NRF_STATIC_INLINE void nrf_pwm_int_enable(NRF_PWM_Type * p_reg,
122                                            uint32_t       mask);
123  NRF_STATIC_INLINE void nrf_pwm_int_disable(NRF_PWM_Type * p_reg,
124                                             uint32_t       mask);
125  NRF_STATIC_INLINE void nrf_pwm_int_set(NRF_PWM_Type * p_reg,
126                                         uint32_t       mask);
127  NRF_STATIC_INLINE uint32_t nrf_pwm_int_enable_check(NRF_PWM_Type const * p_reg, uint32_t mask);
128  #if defined(DPPI_PRESENT) || defined(__NRFX_DOXYGEN__)
129  NRF_STATIC_INLINE void nrf_pwm_subscribe_set(NRF_PWM_Type * p_reg,
130                                               nrf_pwm_task_t task,
131                                               uint8_t        channel);
132  NRF_STATIC_INLINE void nrf_pwm_subscribe_clear(NRF_PWM_Type * p_reg,
133                                                 nrf_pwm_task_t task);
134  NRF_STATIC_INLINE void nrf_pwm_publish_set(NRF_PWM_Type *  p_reg,
135                                             nrf_pwm_event_t event,
136                                             uint8_t         channel);
137  NRF_STATIC_INLINE void nrf_pwm_publish_clear(NRF_PWM_Type *  p_reg,
138                                               nrf_pwm_event_t event);
139  #endif 
140  NRF_STATIC_INLINE void nrf_pwm_enable(NRF_PWM_Type * p_reg);
141  NRF_STATIC_INLINE void nrf_pwm_disable(NRF_PWM_Type * p_reg);
142  NRF_STATIC_INLINE void nrf_pwm_pins_set(NRF_PWM_Type * p_reg,
143                                          uint32_t       out_pins[NRF_PWM_CHANNEL_COUNT]);
144  NRF_STATIC_INLINE void nrf_pwm_configure(NRF_PWM_Type * p_reg,
145                                           nrf_pwm_clk_t  base_clock,
146                                           nrf_pwm_mode_t mode,
147                                           uint16_t       top_value);
148  NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
149                                              uint8_t                    seq_id,
150                                              nrf_pwm_sequence_t const * p_seq);
151  NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
152                                             uint8_t          seq_id,
153                                             uint16_t const * p_values);
154  NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
155                                             uint8_t        seq_id,
156                                             uint16_t       length);
157  NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
158                                                 uint8_t        seq_id,
159                                                 uint32_t       refresh);
160  NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
161                                                   uint8_t        seq_id,
162                                                   uint32_t       end_delay);
163  NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
164                                             nrf_pwm_dec_load_t dec_load,
165                                             nrf_pwm_dec_step_t dec_step);
166  NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg, uint16_t loop_count);
167  #ifndef NRF_DECLARE_ONLY
168  NRF_STATIC_INLINE void nrf_pwm_task_trigger(NRF_PWM_Type * p_reg,
169                                              nrf_pwm_task_t task)
170  {
171      *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
172  }
173  NRF_STATIC_INLINE uint32_t nrf_pwm_task_address_get(NRF_PWM_Type const * p_reg,
174                                                      nrf_pwm_task_t       task)
175  {
176      return ((uint32_t)p_reg + (uint32_t)task);
177  }
178  NRF_STATIC_INLINE void nrf_pwm_event_clear(NRF_PWM_Type *  p_reg,
179                                             nrf_pwm_event_t event)
180  {
181      *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
182  #if __CORTEX_M == 0x04
183      volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
184      (void)dummy;
185  #endif
186  }
187  NRF_STATIC_INLINE bool nrf_pwm_event_check(NRF_PWM_Type const * p_reg,
188                                             nrf_pwm_event_t      event)
189  {
190      return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
191  }
192  NRF_STATIC_INLINE uint32_t nrf_pwm_event_address_get(NRF_PWM_Type const * p_reg,
193                                                       nrf_pwm_event_t      event)
194  {
195      return ((uint32_t)p_reg + (uint32_t)event);
196  }
197  NRF_STATIC_INLINE void nrf_pwm_shorts_enable(NRF_PWM_Type * p_reg, uint32_t mask)
198  {
199      p_reg->SHORTS |= mask;
200  }
201  NRF_STATIC_INLINE void nrf_pwm_shorts_disable(NRF_PWM_Type * p_reg, uint32_t mask)
202  {
203      p_reg->SHORTS &= ~(mask);
204  }
205  NRF_STATIC_INLINE void nrf_pwm_shorts_set(NRF_PWM_Type * p_reg, uint32_t mask)
206  {
207      p_reg->SHORTS = mask;
208  }
209  NRF_STATIC_INLINE void nrf_pwm_int_enable(NRF_PWM_Type * p_reg, uint32_t mask)
210  {
211      p_reg->INTENSET = mask;
212  }
213  NRF_STATIC_INLINE void nrf_pwm_int_disable(NRF_PWM_Type * p_reg, uint32_t mask)
214  {
215      p_reg->INTENCLR = mask;
216  }
217  NRF_STATIC_INLINE void nrf_pwm_int_set(NRF_PWM_Type * p_reg, uint32_t mask)
218  {
219      p_reg->INTEN = mask;
220  }
221  NRF_STATIC_INLINE uint32_t nrf_pwm_int_enable_check(NRF_PWM_Type const * p_reg, uint32_t mask)
222  {
223      return p_reg->INTENSET & mask;
224  }
225  #if defined(DPPI_PRESENT)
226  NRF_STATIC_INLINE void nrf_pwm_subscribe_set(NRF_PWM_Type * p_reg,
227                                               nrf_pwm_task_t task,
228                                               uint8_t        channel)
229  {
230      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
231              ((uint32_t)channel | PWM_SUBSCRIBE_STOP_EN_Msk);
232  }
233  NRF_STATIC_INLINE void nrf_pwm_subscribe_clear(NRF_PWM_Type * p_reg,
234                                                 nrf_pwm_task_t task)
235  {
236      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
237  }
238  NRF_STATIC_INLINE void nrf_pwm_publish_set(NRF_PWM_Type *  p_reg,
239                                             nrf_pwm_event_t event,
240                                             uint8_t         channel)
241  {
242      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
243              ((uint32_t)channel | PWM_PUBLISH_STOPPED_EN_Msk);
244  }
245  NRF_STATIC_INLINE void nrf_pwm_publish_clear(NRF_PWM_Type *  p_reg,
246                                               nrf_pwm_event_t event)
247  {
248      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
249  }
250  #endif 
251  NRF_STATIC_INLINE void nrf_pwm_enable(NRF_PWM_Type * p_reg)
252  {
253      p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
254  }
255  NRF_STATIC_INLINE void nrf_pwm_disable(NRF_PWM_Type * p_reg)
256  {
257      p_reg->ENABLE = (PWM_ENABLE_ENABLE_Disabled << PWM_ENABLE_ENABLE_Pos);
258  }
259  NRF_STATIC_INLINE void nrf_pwm_pins_set(NRF_PWM_Type * p_reg,
260                                          uint32_t       out_pins[NRF_PWM_CHANNEL_COUNT])
261  {
262      uint8_t i;
263      for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
264      {
265          p_reg->PSEL.OUT[i] = out_pins[i];
266      }
267  }
268  NRF_STATIC_INLINE void nrf_pwm_configure(NRF_PWM_Type * p_reg,
269                                           nrf_pwm_clk_t  base_clock,
270                                           nrf_pwm_mode_t mode,
271                                           uint16_t       top_value)
272  {
273      NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);
274      p_reg->PRESCALER  = base_clock;
275      p_reg->MODE       = mode;
276      p_reg->COUNTERTOP = top_value;
277  }
278  NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
279                                              uint8_t                    seq_id,
280                                              nrf_pwm_sequence_t const * p_seq)
281  {
282      NRFX_ASSERT(p_seq != NULL);
283      nrf_pwm_seq_ptr_set(      p_reg, seq_id, p_seq->values.p_raw);
284      nrf_pwm_seq_cnt_set(      p_reg, seq_id, p_seq->length);
285      nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
286      nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
287  }
288  NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
289                                             uint8_t          seq_id,
290                                             uint16_t const * p_values)
291  {
292      NRFX_ASSERT(seq_id <= 1);
293      NRFX_ASSERT(p_values != NULL);
<span onclick='openModal()' class='match'>294      p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
295  }
296  NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
297                                             uint8_t        seq_id,
298                                             uint16_t       length)
299  {
300      NRFX_ASSERT(seq_id <= 1);
301      NRFX_ASSERT(length != 0);
302      NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
303      p_reg->SEQ[seq_id].CNT = length;
304  }
305  NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
306                                                 uint8_t        seq_id,
307                                                 uint32_t       refresh)
308  {
309      NRFX_ASSERT(seq_id <= 1);
310      NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
311      p_reg->SEQ[seq_id].REFRESH  = refresh;
312  }
313  NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
314                                                   uint8_t        seq_id,
315                                                   uint32_t       end_delay)
316  {
317      NRFX_ASSERT(seq_id <= 1);
318      NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
319      p_reg->SEQ[seq_id].ENDDELAY = end_delay;
320  }
321  NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
322                                             nrf_pwm_dec_load_t dec_load,
323                                             nrf_pwm_dec_step_t dec_step)
324  {
325      p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
326                       ((uint32_t)dec_step << PWM_DECODER_MODE_Pos);
327  }
328  NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
329                                          uint16_t       loop_count)
330  {
331      p_reg->LOOP = loop_count;
332  }
333  #endif 
334  #ifdef __cplusplus
335  }
</span>336  #endif
337  #endif 
</code></pre>
        </div>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_spim.h</h3>
            <pre><code>1  #ifndef NRF_SPIM_H__
2  #define NRF_SPIM_H__
3  #include <nrfx.h>
4  #ifdef __cplusplus
5  extern "C" {
6  #endif
7  #define NRF_SPIM_PIN_NOT_CONNECTED  0xFFFFFFFF
8  #define NRF_SPIM_HW_CSN_PRESENT                        \
9      (NRFX_CHECK(SPIM0_FEATURE_HARDWARE_CSN_PRESENT) || \
10       NRFX_CHECK(SPIM1_FEATURE_HARDWARE_CSN_PRESENT) || \
11       NRFX_CHECK(SPIM2_FEATURE_HARDWARE_CSN_PRESENT) || \
12       NRFX_CHECK(SPIM3_FEATURE_HARDWARE_CSN_PRESENT) || \
13       NRFX_CHECK(SPIM4_FEATURE_HARDWARE_CSN_PRESENT))
14  #define NRF_SPIM_DCX_PRESENT                  \
15      (NRFX_CHECK(SPIM0_FEATURE_DCX_PRESENT) || \
16       NRFX_CHECK(SPIM1_FEATURE_DCX_PRESENT) || \
17       NRFX_CHECK(SPIM2_FEATURE_DCX_PRESENT) || \
18       NRFX_CHECK(SPIM3_FEATURE_DCX_PRESENT) || \
19       NRFX_CHECK(SPIM4_FEATURE_DCX_PRESENT))
20  #define NRF_SPIM_RXDELAY_PRESENT                  \
21      (NRFX_CHECK(SPIM0_FEATURE_RXDELAY_PRESENT) || \
22       NRFX_CHECK(SPIM1_FEATURE_RXDELAY_PRESENT) || \
23       NRFX_CHECK(SPIM2_FEATURE_RXDELAY_PRESENT) || \
24       NRFX_CHECK(SPIM3_FEATURE_RXDELAY_PRESENT) || \
25       NRFX_CHECK(SPIM4_FEATURE_RXDELAY_PRESENT))
26  #if defined(NRF_SPIM_DCX_PRESENT) || defined(__NRFX_DOXYGEN__)
27  #define NRF_SPIM_DCX_CNT_ALL_CMD 0xF
28  #endif
29  typedef enum
30  {
31      NRF_SPIM_TASK_START   = offsetof(NRF_SPIM_Type, TASKS_START),   
32      NRF_SPIM_TASK_STOP    = offsetof(NRF_SPIM_Type, TASKS_STOP),    
33      NRF_SPIM_TASK_SUSPEND = offsetof(NRF_SPIM_Type, TASKS_SUSPEND), 
34      NRF_SPIM_TASK_RESUME  = offsetof(NRF_SPIM_Type, TASKS_RESUME)   
35  } nrf_spim_task_t;
36  typedef enum
37  {
38      NRF_SPIM_EVENT_STOPPED = offsetof(NRF_SPIM_Type, EVENTS_STOPPED), 
39      NRF_SPIM_EVENT_ENDRX   = offsetof(NRF_SPIM_Type, EVENTS_ENDRX),   
40      NRF_SPIM_EVENT_END     = offsetof(NRF_SPIM_Type, EVENTS_END),     
41      NRF_SPIM_EVENT_ENDTX   = offsetof(NRF_SPIM_Type, EVENTS_ENDTX),   
42      NRF_SPIM_EVENT_STARTED = offsetof(NRF_SPIM_Type, EVENTS_STARTED)  
43  } nrf_spim_event_t;
44  typedef enum
45  {
46      NRF_SPIM_SHORT_END_START_MASK = SPIM_SHORTS_END_START_Msk, 
47      NRF_SPIM_ALL_SHORTS_MASK      = SPIM_SHORTS_END_START_Msk  
48  } nrf_spim_short_mask_t;
49  typedef enum
50  {
51      NRF_SPIM_INT_STOPPED_MASK = SPIM_INTENSET_STOPPED_Msk,  
52      NRF_SPIM_INT_ENDRX_MASK   = SPIM_INTENSET_ENDRX_Msk,    
53      NRF_SPIM_INT_END_MASK     = SPIM_INTENSET_END_Msk,      
54      NRF_SPIM_INT_ENDTX_MASK   = SPIM_INTENSET_ENDTX_Msk,    
55      NRF_SPIM_INT_STARTED_MASK = SPIM_INTENSET_STARTED_Msk,  
56      NRF_SPIM_ALL_INTS_MASK    = SPIM_INTENSET_STOPPED_Msk |
57                                  SPIM_INTENSET_ENDRX_Msk   |
58                                  SPIM_INTENSET_END_Msk     |
59                                  SPIM_INTENSET_ENDTX_Msk   |
60                                  SPIM_INTENSET_STARTED_Msk   
61  } nrf_spim_int_mask_t;
62  typedef enum
63  {
64      NRF_SPIM_FREQ_125K = SPIM_FREQUENCY_FREQUENCY_K125,    
65      NRF_SPIM_FREQ_250K = SPIM_FREQUENCY_FREQUENCY_K250,    
66      NRF_SPIM_FREQ_500K = SPIM_FREQUENCY_FREQUENCY_K500,    
67      NRF_SPIM_FREQ_1M   = SPIM_FREQUENCY_FREQUENCY_M1,      
68      NRF_SPIM_FREQ_2M   = SPIM_FREQUENCY_FREQUENCY_M2,      
69      NRF_SPIM_FREQ_4M   = SPIM_FREQUENCY_FREQUENCY_M4,      
70      NRF_SPIM_FREQ_8M   = (int)SPIM_FREQUENCY_FREQUENCY_M8, 
71  #if defined(SPIM_FREQUENCY_FREQUENCY_M16) || defined(__NRFX_DOXYGEN__)
72      NRF_SPIM_FREQ_16M  = SPIM_FREQUENCY_FREQUENCY_M16,     
73  #endif
74  #if defined(SPIM_FREQUENCY_FREQUENCY_M32) || defined(__NRFX_DOXYGEN__)
75      NRF_SPIM_FREQ_32M  = SPIM_FREQUENCY_FREQUENCY_M32      
76  #endif
77  } nrf_spim_frequency_t;
78  typedef enum
79  {
80      NRF_SPIM_MODE_0, 
81      NRF_SPIM_MODE_1, 
82      NRF_SPIM_MODE_2, 
83      NRF_SPIM_MODE_3  
84  } nrf_spim_mode_t;
85  typedef enum
86  {
87      NRF_SPIM_BIT_ORDER_MSB_FIRST = SPIM_CONFIG_ORDER_MsbFirst, 
88      NRF_SPIM_BIT_ORDER_LSB_FIRST = SPIM_CONFIG_ORDER_LsbFirst  
89  } nrf_spim_bit_order_t;
90  #if (NRF_SPIM_HW_CSN_PRESENT) || defined(__NRFX_DOXYGEN__)
91  typedef enum
92  {
93      NRF_SPIM_CSN_POL_LOW  = SPIM_CSNPOL_CSNPOL_LOW, 
94      NRF_SPIM_CSN_POL_HIGH = SPIM_CSNPOL_CSNPOL_HIGH 
95  } nrf_spim_csn_pol_t;
96  #endif 
97  NRF_STATIC_INLINE void nrf_spim_task_trigger(NRF_SPIM_Type * p_reg,
98                                               nrf_spim_task_t task);
99  NRF_STATIC_INLINE uint32_t nrf_spim_task_address_get(NRF_SPIM_Type const * p_reg,
100                                                       nrf_spim_task_t       task);
101  NRF_STATIC_INLINE void nrf_spim_event_clear(NRF_SPIM_Type *  p_reg,
102                                              nrf_spim_event_t event);
103  NRF_STATIC_INLINE bool nrf_spim_event_check(NRF_SPIM_Type const * p_reg,
104                                              nrf_spim_event_t      event);
105  NRF_STATIC_INLINE uint32_t nrf_spim_event_address_get(NRF_SPIM_Type const * p_reg,
106                                                        nrf_spim_event_t      event);
107  NRF_STATIC_INLINE void nrf_spim_shorts_enable(NRF_SPIM_Type * p_reg,
108                                                uint32_t        mask);
109  NRF_STATIC_INLINE void nrf_spim_shorts_disable(NRF_SPIM_Type * p_reg,
110                                                 uint32_t        mask);
111  NRF_STATIC_INLINE uint32_t nrf_spim_shorts_get(NRF_SPIM_Type const * p_reg);
112  NRF_STATIC_INLINE void nrf_spim_int_enable(NRF_SPIM_Type * p_reg,
113                                             uint32_t        mask);
114  NRF_STATIC_INLINE void nrf_spim_int_disable(NRF_SPIM_Type * p_reg,
115                                              uint32_t        mask);
116  NRF_STATIC_INLINE uint32_t nrf_spim_int_enable_check(NRF_SPIM_Type const * p_reg, uint32_t mask);
117  #if defined(DPPI_PRESENT) || defined(__NRFX_DOXYGEN__)
118  NRF_STATIC_INLINE void nrf_spim_subscribe_set(NRF_SPIM_Type * p_reg,
119                                                nrf_spim_task_t task,
120                                                uint8_t         channel);
121  NRF_STATIC_INLINE void nrf_spim_subscribe_clear(NRF_SPIM_Type * p_reg,
122                                                  nrf_spim_task_t task);
123  NRF_STATIC_INLINE void nrf_spim_publish_set(NRF_SPIM_Type *  p_reg,
124                                              nrf_spim_event_t event,
125                                              uint8_t          channel);
126  NRF_STATIC_INLINE void nrf_spim_publish_clear(NRF_SPIM_Type *  p_reg,
127                                                nrf_spim_event_t event);
128  #endif 
129  NRF_STATIC_INLINE void nrf_spim_enable(NRF_SPIM_Type * p_reg);
130  NRF_STATIC_INLINE void nrf_spim_disable(NRF_SPIM_Type * p_reg);
131  NRF_STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
132                                           uint32_t        sck_pin,
133                                           uint32_t        mosi_pin,
134                                           uint32_t        miso_pin);
135  #if (NRF_SPIM_HW_CSN_PRESENT) || defined(__NRFX_DOXYGEN__)
136  NRF_STATIC_INLINE void nrf_spim_csn_configure(NRF_SPIM_Type *    p_reg,
137                                                uint32_t           pin,
138                                                nrf_spim_csn_pol_t polarity,
139                                                uint32_t           duration);
140  #endif 
141  #if NRF_SPIM_DCX_PRESENT || defined(__NRFX_DOXYGEN__)
142  NRF_STATIC_INLINE void nrf_spim_dcx_pin_set(NRF_SPIM_Type * p_reg,
143                                              uint32_t        dcx_pin);
144  NRF_STATIC_INLINE void nrf_spim_dcx_cnt_set(NRF_SPIM_Type * p_reg,
145                                              uint32_t        count);
146  #endif 
147  #if NRF_SPIM_RXDELAY_PRESENT || defined(__NRFX_DOXYGEN__)
148  NRF_STATIC_INLINE void nrf_spim_iftiming_set(NRF_SPIM_Type * p_reg,
149                                               uint32_t        rxdelay);
150  #endif 
151  #if defined(SPIM_STALLSTAT_RX_Msk) || defined(__NRFX_DOXYGEN__)
152  NRF_STATIC_INLINE void nrf_spim_stallstat_rx_clear(NRF_SPIM_Type * p_reg);
153  NRF_STATIC_INLINE bool nrf_spim_stallstat_rx_get(NRF_SPIM_Type const * p_reg);
154  #endif 
155  #if defined(SPIM_STALLSTAT_TX_Msk) || defined(__NRFX_DOXYGEN__)
156  NRF_STATIC_INLINE void nrf_spim_stallstat_tx_clear(NRF_SPIM_Type * p_reg);
157  NRF_STATIC_INLINE bool nrf_spim_stallstat_tx_get(NRF_SPIM_Type const * p_reg);
158  #endif 
159  NRF_STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type *      p_reg,
160                                                nrf_spim_frequency_t frequency);
161  NRF_STATIC_INLINE void nrf_spim_tx_buffer_set(NRF_SPIM_Type * p_reg,
162                                                uint8_t const * p_buffer,
163                                                size_t          length);
164  NRF_STATIC_INLINE void nrf_spim_rx_buffer_set(NRF_SPIM_Type * p_reg,
165                                                uint8_t *       p_buffer,
166                                                size_t          length);
167  NRF_STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type *      p_reg,
168                                            nrf_spim_mode_t      spi_mode,
169                                            nrf_spim_bit_order_t spi_bit_order);
170  NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
171                                          uint8_t         orc);
172  NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg);
173  NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg);
174  NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg);
175  NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg);
176  #ifndef NRF_DECLARE_ONLY
177  NRF_STATIC_INLINE void nrf_spim_task_trigger(NRF_SPIM_Type * p_reg,
178                                               nrf_spim_task_t task)
179  {
180      *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
181  }
182  NRF_STATIC_INLINE uint32_t nrf_spim_task_address_get(NRF_SPIM_Type const * p_reg,
183                                                       nrf_spim_task_t       task)
184  {
185      return (uint32_t)((uint8_t *)p_reg + (uint32_t)task);
186  }
187  NRF_STATIC_INLINE void nrf_spim_event_clear(NRF_SPIM_Type *  p_reg,
188                                              nrf_spim_event_t event)
189  {
190      *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
191  #if __CORTEX_M == 0x04
192      volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
193      (void)dummy;
194  #endif
195  }
196  NRF_STATIC_INLINE bool nrf_spim_event_check(NRF_SPIM_Type const * p_reg,
197                                              nrf_spim_event_t      event)
198  {
199      return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
200  }
201  NRF_STATIC_INLINE uint32_t nrf_spim_event_address_get(NRF_SPIM_Type const * p_reg,
202                                                        nrf_spim_event_t      event)
203  {
204      return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
205  }
206  NRF_STATIC_INLINE void nrf_spim_shorts_enable(NRF_SPIM_Type * p_reg,
207                                                uint32_t        mask)
208  {
209      p_reg->SHORTS |= mask;
210  }
211  NRF_STATIC_INLINE void nrf_spim_shorts_disable(NRF_SPIM_Type * p_reg,
212                                                 uint32_t        mask)
213  {
214      p_reg->SHORTS &= ~(mask);
215  }
216  NRF_STATIC_INLINE uint32_t nrf_spim_shorts_get(NRF_SPIM_Type const * p_reg)
217  {
218      return p_reg->SHORTS;
219  }
220  NRF_STATIC_INLINE void nrf_spim_int_enable(NRF_SPIM_Type * p_reg,
221                                             uint32_t        mask)
222  {
223      p_reg->INTENSET = mask;
224  }
225  NRF_STATIC_INLINE void nrf_spim_int_disable(NRF_SPIM_Type * p_reg,
226                                              uint32_t        mask)
227  {
228      p_reg->INTENCLR = mask;
229  }
230  NRF_STATIC_INLINE uint32_t nrf_spim_int_enable_check(NRF_SPIM_Type const * p_reg, uint32_t mask)
231  {
232      return p_reg->INTENSET & mask;
233  }
234  #if defined(DPPI_PRESENT)
235  NRF_STATIC_INLINE void nrf_spim_subscribe_set(NRF_SPIM_Type * p_reg,
236                                                nrf_spim_task_t task,
237                                                uint8_t         channel)
238  {
239      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
240              ((uint32_t)channel | SPIM_SUBSCRIBE_START_EN_Msk);
241  }
242  NRF_STATIC_INLINE void nrf_spim_subscribe_clear(NRF_SPIM_Type * p_reg,
243                                                  nrf_spim_task_t task)
244  {
245      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
246  }
247  NRF_STATIC_INLINE void nrf_spim_publish_set(NRF_SPIM_Type *  p_reg,
248                                              nrf_spim_event_t event,
249                                              uint8_t          channel)
250  {
251      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
252              ((uint32_t)channel | SPIM_PUBLISH_STARTED_EN_Msk);
253  }
254  NRF_STATIC_INLINE void nrf_spim_publish_clear(NRF_SPIM_Type *  p_reg,
255                                                nrf_spim_event_t event)
256  {
257      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
258  }
259  #endif 
260  NRF_STATIC_INLINE void nrf_spim_enable(NRF_SPIM_Type * p_reg)
261  {
262      p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);
263  }
264  NRF_STATIC_INLINE void nrf_spim_disable(NRF_SPIM_Type * p_reg)
265  {
266      p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);
267  }
268  NRF_STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
269                                           uint32_t        sck_pin,
270                                           uint32_t        mosi_pin,
271                                           uint32_t        miso_pin)
272  {
273      p_reg->PSEL.SCK  = sck_pin;
274      p_reg->PSEL.MOSI = mosi_pin;
275      p_reg->PSEL.MISO = miso_pin;
276  }
277  #if NRF_SPIM_HW_CSN_PRESENT
278  NRF_STATIC_INLINE void nrf_spim_csn_configure(NRF_SPIM_Type *    p_reg,
279                                                uint32_t           pin,
280                                                nrf_spim_csn_pol_t polarity,
281                                                uint32_t           duration)
282  {
283      p_reg->PSEL.CSN = pin;
284      p_reg->CSNPOL = polarity;
285      p_reg->IFTIMING.CSNDUR = duration;
286  }
287  #endif 
288  #if NRF_SPIM_DCX_PRESENT
289  NRF_STATIC_INLINE void nrf_spim_dcx_pin_set(NRF_SPIM_Type * p_reg,
290                                              uint32_t        dcx_pin)
291  {
292      p_reg->PSELDCX = dcx_pin;
293  }
294  NRF_STATIC_INLINE void nrf_spim_dcx_cnt_set(NRF_SPIM_Type * p_reg,
295                                              uint32_t        dcx_cnt)
296  {
297      p_reg->DCXCNT = dcx_cnt;
298  }
299  #endif 
300  #if NRF_SPIM_RXDELAY_PRESENT
301  NRF_STATIC_INLINE void nrf_spim_iftiming_set(NRF_SPIM_Type * p_reg,
302                                               uint32_t        rxdelay)
303  {
304      p_reg->IFTIMING.RXDELAY = rxdelay;
305  }
306  #endif 
307  #if defined(SPIM_STALLSTAT_RX_Msk)
308  NRF_STATIC_INLINE void nrf_spim_stallstat_rx_clear(NRF_SPIM_Type * p_reg)
309  {
310      p_reg->STALLSTAT &= ~(SPIM_STALLSTAT_RX_Msk);
311  }
312  NRF_STATIC_INLINE bool nrf_spim_stallstat_rx_get(NRF_SPIM_Type const * p_reg)
313  {
314      return (p_reg->STALLSTAT & SPIM_STALLSTAT_RX_Msk) != 0;
315  }
316  #endif 
317  #if defined(SPIM_STALLSTAT_TX_Msk)
318  NRF_STATIC_INLINE void nrf_spim_stallstat_tx_clear(NRF_SPIM_Type * p_reg)
319  {
320      p_reg->STALLSTAT &= ~(SPIM_STALLSTAT_TX_Msk);
321  }
322  NRF_STATIC_INLINE bool nrf_spim_stallstat_tx_get(NRF_SPIM_Type const * p_reg)
323  {
324      return (p_reg->STALLSTAT & SPIM_STALLSTAT_TX_Msk) != 0;
325  }
326  #endif 
327  NRF_STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type *      p_reg,
328                                                nrf_spim_frequency_t frequency)
329  {
330      p_reg->FREQUENCY = (uint32_t)frequency;
331  }
332  NRF_STATIC_INLINE void nrf_spim_tx_buffer_set(NRF_SPIM_Type * p_reg,
333                                                uint8_t const * p_buffer,
334                                                size_t          length)
335  {
336      p_reg->TXD.PTR    = (uint32_t)p_buffer;
337      p_reg->TXD.MAXCNT = length;
338  }
339  NRF_STATIC_INLINE void nrf_spim_rx_buffer_set(NRF_SPIM_Type * p_reg,
340                                                uint8_t * p_buffer,
341                                                size_t    length)
342  {
343      p_reg->RXD.PTR    = (uint32_t)p_buffer;
344      p_reg->RXD.MAXCNT = length;
345  }
346  NRF_STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type *      p_reg,
347                                            nrf_spim_mode_t      spi_mode,
348                                            nrf_spim_bit_order_t spi_bit_order)
349  {
350      uint32_t config = (spi_bit_order == NRF_SPIM_BIT_ORDER_MSB_FIRST ?
351          SPIM_CONFIG_ORDER_MsbFirst : SPIM_CONFIG_ORDER_LsbFirst);
352      switch (spi_mode)
353      {
354      default:
355      case NRF_SPIM_MODE_0:
356          config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
357                    (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
358          break;
359      case NRF_SPIM_MODE_1:
360          config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
361                    (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
362          break;
363      case NRF_SPIM_MODE_2:
364          config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
365                    (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
366          break;
367      case NRF_SPIM_MODE_3:
368          config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
369                    (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
370          break;
371      }
<span onclick='openModal()' class='match'>372      p_reg->CONFIG = config;
373  }
374  NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
375                                          uint8_t         orc)
376  {
377      p_reg->ORC = orc;
378  }
379  NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
380  {
381      p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_ArrayList << SPIM_TXD_LIST_LIST_Pos;
382  }
383  NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
384  {
385      p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_Disabled << SPIM_TXD_LIST_LIST_Pos;
386  }
387  NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
388  {
389      p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
390  }
391  NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
392  {
393      p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_Disabled << SPIM_RXD_LIST_LIST_Pos;
394  }
395  #endif 
396  #ifdef __cplusplus
397  }
</span>398  #endif
399  #endif 
</code></pre>
        </div>
    
        <!-- The Modal -->
        <div id="myModal" class="modal">
            <div class="modal-content">
                <span class="row close">&times;</span>
                <div class='row'>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_pwm.h</div>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_spim.h</div>
                </div>
                <div class="column column_space"><pre><code>294      p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
295  }
296  NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
297                                             uint8_t        seq_id,
298                                             uint16_t       length)
299  {
300      NRFX_ASSERT(seq_id <= 1);
301      NRFX_ASSERT(length != 0);
302      NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
303      p_reg->SEQ[seq_id].CNT = length;
304  }
305  NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
306                                                 uint8_t        seq_id,
307                                                 uint32_t       refresh)
308  {
309      NRFX_ASSERT(seq_id <= 1);
310      NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
311      p_reg->SEQ[seq_id].REFRESH  = refresh;
312  }
313  NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
314                                                   uint8_t        seq_id,
315                                                   uint32_t       end_delay)
316  {
317      NRFX_ASSERT(seq_id <= 1);
318      NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
319      p_reg->SEQ[seq_id].ENDDELAY = end_delay;
320  }
321  NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
322                                             nrf_pwm_dec_load_t dec_load,
323                                             nrf_pwm_dec_step_t dec_step)
324  {
325      p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
326                       ((uint32_t)dec_step << PWM_DECODER_MODE_Pos);
327  }
328  NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
329                                          uint16_t       loop_count)
330  {
331      p_reg->LOOP = loop_count;
332  }
333  #endif 
334  #ifdef __cplusplus
335  }
</pre></code></div>
                <div class="column column_space"><pre><code>372      p_reg->CONFIG = config;
373  }
374  NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
375                                          uint8_t         orc)
376  {
377      p_reg->ORC = orc;
378  }
379  NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
380  {
381      p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_ArrayList << SPIM_TXD_LIST_LIST_Pos;
382  }
383  NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
384  {
385      p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_Disabled << SPIM_TXD_LIST_LIST_Pos;
386  }
387  NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
388  {
389      p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
390  }
391  NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
392  {
393      p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_Disabled << SPIM_RXD_LIST_LIST_Pos;
394  }
395  #endif 
396  #ifdef __cplusplus
397  }
</pre></code></div>
            </div>
        </div>
        <script>
        // Get the modal
        var modal = document.getElementById("myModal");
        
        // Get the button that opens the modal
        var btn = document.getElementById("myBtn");
        
        // Get the <span> element that closes the modal
        var span = document.getElementsByClassName("close")[0];
        
        // When the user clicks the button, open the modal
        function openModal(){
          modal.style.display = "block";
        }
        
        // When the user clicks on <span> (x), close the modal
        span.onclick = function() {
        modal.style.display = "none";
        }
        
        // When the user clicks anywhere outside of the modal, close it
        window.onclick = function(event) {
        if (event.target == modal) {
        modal.style.display = "none";
        } }
        
        </script>
    </body>
    </html>
    