arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	num_IO	num_CLB	num_DSP	num_BRAM	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	route_mem	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	router_lookahead_mem	router_lookahead_computation_time	
ultrascale_ispd.xml	FPGA-example1.blif	common	101.39	vpr	5.30 GiB		72	220	2	2	success	v8.0.0-6565-g889ebebc8	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	2022-10-24T12:43:52	betzgrp-wintermute.eecg.utoronto.ca	/home/zhaisito/workspace/vtr_fix/vtr-verilog-to-routing/vtr_flow/tasks	5555300	51	20	3417	3407	1	3287	296	168	480	80640	-1	ultrascale_ispd	63.2 MiB	4.52	30370	5425.1 MiB	0.76	0.01	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	clk_design1.blif	common	108.35	vpr	5.32 GiB		109	592	2	2	success	v8.0.0-6565-g889ebebc8	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	2022-10-24T12:43:52	betzgrp-wintermute.eecg.utoronto.ca	/home/zhaisito/workspace/vtr_fix/vtr-verilog-to-routing/vtr_flow/tasks	5579688	57	20	9969	9959	30	9711	705	168	480	80640	-1	ultrascale_ispd	103.1 MiB	8.18	68744	5448.9 MiB	3.20	0.02	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	clk_design2.blif	common	311.90	vpr	5.64 GiB		244	5837	10	10	success	v8.0.0-6565-g889ebebc8	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	2022-10-24T12:43:52	betzgrp-wintermute.eecg.utoronto.ca	/home/zhaisito/workspace/vtr_fix/vtr-verilog-to-routing/vtr_flow/tasks	5911804	137	60	100115	100025	45	97978	6101	168	480	80640	-1	ultrascale_ispd	649.1 MiB	83.42	1215177	5773.2 MiB	119.64	0.75	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	clk_design3.blif	common	1513.69	vpr	6.60 GiB		374	22993	50	96	success	v8.0.0-6565-g889ebebc8	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	2022-10-24T12:43:52	betzgrp-wintermute.eecg.utoronto.ca	/home/zhaisito/workspace/vtr_fix/vtr-verilog-to-routing/vtr_flow/tasks	6917624	217	120	400080	399454	35	390926	23513	168	480	80640	-1	ultrascale_ispd	2324.6 MiB	224.93	5853155	6755.5 MiB	1160.59	7.01	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	FPGA-example2.blif	common	3568.91	vpr	7.24 GiB		456	39262	200	400	success	v8.0.0-6565-g889ebebc8	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	2022-10-24T12:43:52	betzgrp-wintermute.eecg.utoronto.ca	/home/zhaisito/workspace/vtr_fix/vtr-verilog-to-routing/vtr_flow/tasks	7590012	303	150	545542	542692	1	539559	40318	168	480	80640	-1	ultrascale_ispd	3455.9 MiB	691.18	13027684	7412.1 MiB	2732.16	15.13	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	FPGA-example3.blif	common	3109.38	vpr	6.85 GiB		606	30856	200	500	success	v8.0.0-6565-g889ebebc8	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	2022-10-24T12:43:52	betzgrp-wintermute.eecg.utoronto.ca	/home/zhaisito/workspace/vtr_fix/vtr-verilog-to-routing/vtr_flow/tasks	7181808	403	200	431203	428403	1	429172	32162	168	480	80640	-1	ultrascale_ispd	2831.4 MiB	536.72	21109759	7013.5 MiB	2436.46	12.67	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	FPGA-example4.blif	common	5438.58	vpr	3.00 GiB		-1	-1	-1	-1	exited with return code 1	v8.0.0-6565-g889ebebc8	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	2022-10-24T12:43:52	betzgrp-wintermute.eecg.utoronto.ca	/home/zhaisito/workspace/vtr_fix/vtr-verilog-to-routing/vtr_flow/tasks	3144676	403	200	850587	844787	1	-1	-1	168	480	-1	-1	-1	3070.7 MiB	5419.65	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	
ultrascale_ispd.xml	clk_design4.blif	common	2858.50	vpr	7.52 GiB		484	39151	150	366	success	v8.0.0-6565-g889ebebc8	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	2022-10-24T12:43:52	betzgrp-wintermute.eecg.utoronto.ca	/home/zhaisito/workspace/vtr_fix/vtr-verilog-to-routing/vtr_flow/tasks	7888896	292	150	685438	683387	40	669318	40151	168	480	80640	-1	ultrascale_ispd	3874.8 MiB	371.06	11151371	7704.0 MiB	2335.46	13.46	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	clk_design5.blif	common	5113.89	vpr	8.35 GiB		515	51693	420	885	success	v8.0.0-6565-g889ebebc8	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	2022-10-24T12:43:52	betzgrp-wintermute.eecg.utoronto.ca	/home/zhaisito/workspace/vtr_fix/vtr-verilog-to-routing/vtr_flow/tasks	8758016	307	150	948147	942073	56	928185	53513	168	480	80640	-1	ultrascale_ispd	5337.3 MiB	574.46	14748050	8552.8 MiB	4362.83	21.01	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
