vsim processor.pipelinedprocessor
mem load -i /home/ruba/Documents/uni/arch/project/MIPS-Processor/memory_files/instr_mem/*.mem /pipelinedprocessor/fetch_stage/mem/ram
force -freeze sim:/pipelinedprocessor/clk 1 0, 0 {50 ps} -r 100


add wave -position insertpoint  \
sim:/pipelinedprocessor/clk
add wave -position insertpoint  \
sim:/pipelinedprocessor/inst1 \
sim:/pipelinedprocessor/inst2
add wave -position insertpoint  \
sim:/pipelinedprocessor/src1_add_out \
sim:/pipelinedprocessor/dst1_add_out \
sim:/pipelinedprocessor/src2_add_out \
sim:/pipelinedprocessor/dst2_add_out \
sim:/pipelinedprocessor/val_dst1_out \
sim:/pipelinedprocessor/val_src1_out \
sim:/pipelinedprocessor/val_dst2_out \
sim:/pipelinedprocessor/val_src2_out \
sim:/pipelinedprocessor/alu_op1_out \
sim:/pipelinedprocessor/alu_op2_out \
sim:/pipelinedprocessor/update_flag_out1 \
sim:/pipelinedprocessor/update_flag_out2 \
sim:/pipelinedprocessor/mem_fun_out \
sim:/pipelinedprocessor/mem_inst_no_out \
sim:/pipelinedprocessor/wb_1_out \
sim:/pipelinedprocessor/wb_2_out \
sim:/pipelinedprocessor/is_branch1_out \
sim:/pipelinedprocessor/is_branch2_out \
sim:/pipelinedprocessor/immd1_out \
sim:/pipelinedprocessor/immd2_out
add wave -position insertpoint  \
sim:/pipelinedprocessor/pc_val



force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(0)/reg/d 1 0
force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(0)/reg/load 1 0

force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(1)/reg/d 2 0
force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(1)/reg/load 1 0

force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(2)/reg/d 3 0
force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(2)/reg/load 1 0

force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(3)/reg/d 4 0
force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(3)/reg/load 1 0

force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(4)/reg/d 5 0
force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(4)/reg/load 1 0

force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(5)/reg/d 6 0
force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(5)/reg/load 1 0

force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(6)/reg/d 7 0
force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(6)/reg/load 1 0

force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(7)/reg/d 8 0
force -freeze sim:/pipelinedprocessor/decode_stage/regfile/reg_loop(7)/reg/load 1 0

run 100

