--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

F:\ISE\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml mips_display.twx mips_display.ncd -o mips_display.twr
mips_display.pcf -ucf single_cycle_cpu.ucf

Design file:              mips_display.ncd
Physical constraint file: mips_display.pcf
Device,package,speed:     xc6slx150,fgg676,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 5812383029 paths analyzed, 2431 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.960ns.
--------------------------------------------------------------------------------

Paths for end point cpu/alu/HI_10 (SLICE_X100Y85.D2), 191481432 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc/iaddr_3 (FF)
  Destination:          cpu/alu/HI_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.904ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc/iaddr_3 to cpu/alu/HI_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y93.DQ      Tcko                  0.391   cpu/pc/iaddr<3>
                                                       cpu/pc/iaddr_3
    SLICE_X107Y90.A2     net (fanout=17)       1.772   cpu/pc/iaddr<3>
    SLICE_X107Y90.A      Tilo                  0.259   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
                                                       cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_9101
    SLICE_X100Y91.C5     net (fanout=2)        1.018   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
    SLICE_X100Y91.CMUX   Tilo                  0.361   cpu/im/Mram_im191
                                                       cpu/rf/Mmux_busB41_1_G
                                                       cpu/rf/Mmux_busB41_1
    DSP48_X2Y20.B12      net (fanout=1)        1.184   cpu/rf/Mmux_busB41
    DSP48_X2Y20.P31      Tdspdo_B_P            6.268   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
    DSP48_X2Y21.C14      net (fanout=1)        1.103   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y21.PCOUT0   Tdspdo_C_PCOUT        2.689   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y22.PCIN0    net (fanout=1)        0.059   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1_PCOUT_to_Mmult_a[31]_b[31]_MuLt_82_OUT2_PCIN_0
    DSP48_X2Y22.P31      Tdspdo_PCIN_P         2.264   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
    DSP48_X2Y23.C14      net (fanout=1)        1.080   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT3
    DSP48_X2Y23.P8       Tdspdo_C_P            2.687   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
    SLICE_X100Y85.D2     net (fanout=1)        1.480   cpu/alu/a[31]_b[31]_MuLt_82_OUT<42>
    SLICE_X100Y85.CLK    Tas                   0.289   cpu/alu/HI<10>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<10>1
                                                       cpu/alu/HI_10
    -------------------------------------------------  ---------------------------
    Total                                     22.904ns (15.208ns logic, 7.696ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc/iaddr_3 (FF)
  Destination:          cpu/alu/HI_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.904ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc/iaddr_3 to cpu/alu/HI_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y93.DQ      Tcko                  0.391   cpu/pc/iaddr<3>
                                                       cpu/pc/iaddr_3
    SLICE_X107Y90.A2     net (fanout=17)       1.772   cpu/pc/iaddr<3>
    SLICE_X107Y90.A      Tilo                  0.259   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
                                                       cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_9101
    SLICE_X100Y91.C5     net (fanout=2)        1.018   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
    SLICE_X100Y91.CMUX   Tilo                  0.361   cpu/im/Mram_im191
                                                       cpu/rf/Mmux_busB41_1_G
                                                       cpu/rf/Mmux_busB41_1
    DSP48_X2Y20.B12      net (fanout=1)        1.184   cpu/rf/Mmux_busB41
    DSP48_X2Y20.P31      Tdspdo_B_P            6.268   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
    DSP48_X2Y21.C14      net (fanout=1)        1.103   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y21.PCOUT9   Tdspdo_C_PCOUT        2.689   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y22.PCIN9    net (fanout=1)        0.059   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1_PCOUT_to_Mmult_a[31]_b[31]_MuLt_82_OUT2_PCIN_9
    DSP48_X2Y22.P31      Tdspdo_PCIN_P         2.264   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
    DSP48_X2Y23.C14      net (fanout=1)        1.080   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT3
    DSP48_X2Y23.P8       Tdspdo_C_P            2.687   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
    SLICE_X100Y85.D2     net (fanout=1)        1.480   cpu/alu/a[31]_b[31]_MuLt_82_OUT<42>
    SLICE_X100Y85.CLK    Tas                   0.289   cpu/alu/HI<10>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<10>1
                                                       cpu/alu/HI_10
    -------------------------------------------------  ---------------------------
    Total                                     22.904ns (15.208ns logic, 7.696ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc/iaddr_3 (FF)
  Destination:          cpu/alu/HI_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.904ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc/iaddr_3 to cpu/alu/HI_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y93.DQ      Tcko                  0.391   cpu/pc/iaddr<3>
                                                       cpu/pc/iaddr_3
    SLICE_X107Y90.A2     net (fanout=17)       1.772   cpu/pc/iaddr<3>
    SLICE_X107Y90.A      Tilo                  0.259   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
                                                       cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_9101
    SLICE_X100Y91.C5     net (fanout=2)        1.018   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
    SLICE_X100Y91.CMUX   Tilo                  0.361   cpu/im/Mram_im191
                                                       cpu/rf/Mmux_busB41_1_G
                                                       cpu/rf/Mmux_busB41_1
    DSP48_X2Y20.B12      net (fanout=1)        1.184   cpu/rf/Mmux_busB41
    DSP48_X2Y20.P31      Tdspdo_B_P            6.268   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
    DSP48_X2Y21.C14      net (fanout=1)        1.103   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y21.PCOUT1   Tdspdo_C_PCOUT        2.689   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y22.PCIN1    net (fanout=1)        0.059   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1_PCOUT_to_Mmult_a[31]_b[31]_MuLt_82_OUT2_PCIN_1
    DSP48_X2Y22.P31      Tdspdo_PCIN_P         2.264   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
    DSP48_X2Y23.C14      net (fanout=1)        1.080   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT3
    DSP48_X2Y23.P8       Tdspdo_C_P            2.687   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
    SLICE_X100Y85.D2     net (fanout=1)        1.480   cpu/alu/a[31]_b[31]_MuLt_82_OUT<42>
    SLICE_X100Y85.CLK    Tas                   0.289   cpu/alu/HI<10>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<10>1
                                                       cpu/alu/HI_10
    -------------------------------------------------  ---------------------------
    Total                                     22.904ns (15.208ns logic, 7.696ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu/alu/HI_18 (SLICE_X88Y93.D5), 191481432 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc/iaddr_3 (FF)
  Destination:          cpu/alu/HI_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.725ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc/iaddr_3 to cpu/alu/HI_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y93.DQ      Tcko                  0.391   cpu/pc/iaddr<3>
                                                       cpu/pc/iaddr_3
    SLICE_X107Y90.A2     net (fanout=17)       1.772   cpu/pc/iaddr<3>
    SLICE_X107Y90.A      Tilo                  0.259   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
                                                       cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_9101
    SLICE_X100Y91.C5     net (fanout=2)        1.018   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
    SLICE_X100Y91.CMUX   Tilo                  0.361   cpu/im/Mram_im191
                                                       cpu/rf/Mmux_busB41_1_G
                                                       cpu/rf/Mmux_busB41_1
    DSP48_X2Y20.B12      net (fanout=1)        1.184   cpu/rf/Mmux_busB41
    DSP48_X2Y20.P31      Tdspdo_B_P            6.268   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
    DSP48_X2Y21.C14      net (fanout=1)        1.103   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y21.PCOUT0   Tdspdo_C_PCOUT        2.689   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y22.PCIN0    net (fanout=1)        0.059   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1_PCOUT_to_Mmult_a[31]_b[31]_MuLt_82_OUT2_PCIN_0
    DSP48_X2Y22.P31      Tdspdo_PCIN_P         2.264   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
    DSP48_X2Y23.C14      net (fanout=1)        1.080   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT3
    DSP48_X2Y23.P16      Tdspdo_C_P            2.687   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
    SLICE_X88Y93.D5      net (fanout=1)        1.249   cpu/alu/a[31]_b[31]_MuLt_82_OUT<50>
    SLICE_X88Y93.CLK     Tas                   0.341   cpu/alu/HI<18>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<18>1
                                                       cpu/alu/HI_18
    -------------------------------------------------  ---------------------------
    Total                                     22.725ns (15.260ns logic, 7.465ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc/iaddr_3 (FF)
  Destination:          cpu/alu/HI_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.725ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc/iaddr_3 to cpu/alu/HI_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y93.DQ      Tcko                  0.391   cpu/pc/iaddr<3>
                                                       cpu/pc/iaddr_3
    SLICE_X107Y90.A2     net (fanout=17)       1.772   cpu/pc/iaddr<3>
    SLICE_X107Y90.A      Tilo                  0.259   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
                                                       cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_9101
    SLICE_X100Y91.C5     net (fanout=2)        1.018   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
    SLICE_X100Y91.CMUX   Tilo                  0.361   cpu/im/Mram_im191
                                                       cpu/rf/Mmux_busB41_1_G
                                                       cpu/rf/Mmux_busB41_1
    DSP48_X2Y20.B12      net (fanout=1)        1.184   cpu/rf/Mmux_busB41
    DSP48_X2Y20.P31      Tdspdo_B_P            6.268   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
    DSP48_X2Y21.C14      net (fanout=1)        1.103   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y21.PCOUT9   Tdspdo_C_PCOUT        2.689   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y22.PCIN9    net (fanout=1)        0.059   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1_PCOUT_to_Mmult_a[31]_b[31]_MuLt_82_OUT2_PCIN_9
    DSP48_X2Y22.P31      Tdspdo_PCIN_P         2.264   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
    DSP48_X2Y23.C14      net (fanout=1)        1.080   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT3
    DSP48_X2Y23.P16      Tdspdo_C_P            2.687   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
    SLICE_X88Y93.D5      net (fanout=1)        1.249   cpu/alu/a[31]_b[31]_MuLt_82_OUT<50>
    SLICE_X88Y93.CLK     Tas                   0.341   cpu/alu/HI<18>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<18>1
                                                       cpu/alu/HI_18
    -------------------------------------------------  ---------------------------
    Total                                     22.725ns (15.260ns logic, 7.465ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc/iaddr_3 (FF)
  Destination:          cpu/alu/HI_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.725ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc/iaddr_3 to cpu/alu/HI_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y93.DQ      Tcko                  0.391   cpu/pc/iaddr<3>
                                                       cpu/pc/iaddr_3
    SLICE_X107Y90.A2     net (fanout=17)       1.772   cpu/pc/iaddr<3>
    SLICE_X107Y90.A      Tilo                  0.259   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
                                                       cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_9101
    SLICE_X100Y91.C5     net (fanout=2)        1.018   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
    SLICE_X100Y91.CMUX   Tilo                  0.361   cpu/im/Mram_im191
                                                       cpu/rf/Mmux_busB41_1_G
                                                       cpu/rf/Mmux_busB41_1
    DSP48_X2Y20.B12      net (fanout=1)        1.184   cpu/rf/Mmux_busB41
    DSP48_X2Y20.P31      Tdspdo_B_P            6.268   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
    DSP48_X2Y21.C14      net (fanout=1)        1.103   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y21.PCOUT1   Tdspdo_C_PCOUT        2.689   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y22.PCIN1    net (fanout=1)        0.059   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1_PCOUT_to_Mmult_a[31]_b[31]_MuLt_82_OUT2_PCIN_1
    DSP48_X2Y22.P31      Tdspdo_PCIN_P         2.264   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
    DSP48_X2Y23.C14      net (fanout=1)        1.080   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT3
    DSP48_X2Y23.P16      Tdspdo_C_P            2.687   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
    SLICE_X88Y93.D5      net (fanout=1)        1.249   cpu/alu/a[31]_b[31]_MuLt_82_OUT<50>
    SLICE_X88Y93.CLK     Tas                   0.341   cpu/alu/HI<18>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<18>1
                                                       cpu/alu/HI_18
    -------------------------------------------------  ---------------------------
    Total                                     22.725ns (15.260ns logic, 7.465ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu/alu/HI_12 (SLICE_X100Y87.C3), 191481432 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc/iaddr_3 (FF)
  Destination:          cpu/alu/HI_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.708ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.230 - 0.256)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc/iaddr_3 to cpu/alu/HI_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y93.DQ      Tcko                  0.391   cpu/pc/iaddr<3>
                                                       cpu/pc/iaddr_3
    SLICE_X107Y90.A2     net (fanout=17)       1.772   cpu/pc/iaddr<3>
    SLICE_X107Y90.A      Tilo                  0.259   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
                                                       cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_9101
    SLICE_X100Y91.C5     net (fanout=2)        1.018   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
    SLICE_X100Y91.CMUX   Tilo                  0.361   cpu/im/Mram_im191
                                                       cpu/rf/Mmux_busB41_1_G
                                                       cpu/rf/Mmux_busB41_1
    DSP48_X2Y20.B12      net (fanout=1)        1.184   cpu/rf/Mmux_busB41
    DSP48_X2Y20.P31      Tdspdo_B_P            6.268   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
    DSP48_X2Y21.C14      net (fanout=1)        1.103   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y21.PCOUT0   Tdspdo_C_PCOUT        2.689   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y22.PCIN0    net (fanout=1)        0.059   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1_PCOUT_to_Mmult_a[31]_b[31]_MuLt_82_OUT2_PCIN_0
    DSP48_X2Y22.P31      Tdspdo_PCIN_P         2.264   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
    DSP48_X2Y23.C14      net (fanout=1)        1.080   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT3
    DSP48_X2Y23.P10      Tdspdo_C_P            2.687   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
    SLICE_X100Y87.C3     net (fanout=1)        1.284   cpu/alu/a[31]_b[31]_MuLt_82_OUT<44>
    SLICE_X100Y87.CLK    Tas                   0.289   cpu/alu/HI<12>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<12>1
                                                       cpu/alu/HI_12
    -------------------------------------------------  ---------------------------
    Total                                     22.708ns (15.208ns logic, 7.500ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc/iaddr_3 (FF)
  Destination:          cpu/alu/HI_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.708ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.230 - 0.256)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc/iaddr_3 to cpu/alu/HI_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y93.DQ      Tcko                  0.391   cpu/pc/iaddr<3>
                                                       cpu/pc/iaddr_3
    SLICE_X107Y90.A2     net (fanout=17)       1.772   cpu/pc/iaddr<3>
    SLICE_X107Y90.A      Tilo                  0.259   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
                                                       cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_9101
    SLICE_X100Y91.C5     net (fanout=2)        1.018   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
    SLICE_X100Y91.CMUX   Tilo                  0.361   cpu/im/Mram_im191
                                                       cpu/rf/Mmux_busB41_1_G
                                                       cpu/rf/Mmux_busB41_1
    DSP48_X2Y20.B12      net (fanout=1)        1.184   cpu/rf/Mmux_busB41
    DSP48_X2Y20.P31      Tdspdo_B_P            6.268   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
    DSP48_X2Y21.C14      net (fanout=1)        1.103   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y21.PCOUT9   Tdspdo_C_PCOUT        2.689   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y22.PCIN9    net (fanout=1)        0.059   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1_PCOUT_to_Mmult_a[31]_b[31]_MuLt_82_OUT2_PCIN_9
    DSP48_X2Y22.P31      Tdspdo_PCIN_P         2.264   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
    DSP48_X2Y23.C14      net (fanout=1)        1.080   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT3
    DSP48_X2Y23.P10      Tdspdo_C_P            2.687   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
    SLICE_X100Y87.C3     net (fanout=1)        1.284   cpu/alu/a[31]_b[31]_MuLt_82_OUT<44>
    SLICE_X100Y87.CLK    Tas                   0.289   cpu/alu/HI<12>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<12>1
                                                       cpu/alu/HI_12
    -------------------------------------------------  ---------------------------
    Total                                     22.708ns (15.208ns logic, 7.500ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc/iaddr_3 (FF)
  Destination:          cpu/alu/HI_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      22.708ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.230 - 0.256)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc/iaddr_3 to cpu/alu/HI_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y93.DQ      Tcko                  0.391   cpu/pc/iaddr<3>
                                                       cpu/pc/iaddr_3
    SLICE_X107Y90.A2     net (fanout=17)       1.772   cpu/pc/iaddr<3>
    SLICE_X107Y90.A      Tilo                  0.259   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
                                                       cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_9101
    SLICE_X100Y91.C5     net (fanout=2)        1.018   cpu/rf/Mmux_rB[4]_register[31][31]_wide_mux_4_OUT_910
    SLICE_X100Y91.CMUX   Tilo                  0.361   cpu/im/Mram_im191
                                                       cpu/rf/Mmux_busB41_1_G
                                                       cpu/rf/Mmux_busB41_1
    DSP48_X2Y20.B12      net (fanout=1)        1.184   cpu/rf/Mmux_busB41
    DSP48_X2Y20.P31      Tdspdo_B_P            6.268   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT
    DSP48_X2Y21.C14      net (fanout=1)        1.103   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y21.PCOUT1   Tdspdo_C_PCOUT        2.689   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1
    DSP48_X2Y22.PCIN1    net (fanout=1)        0.059   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT1_PCOUT_to_Mmult_a[31]_b[31]_MuLt_82_OUT2_PCIN_1
    DSP48_X2Y22.P31      Tdspdo_PCIN_P         2.264   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2
    DSP48_X2Y23.C14      net (fanout=1)        1.080   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT2_P31_to_Mmult_a[31]_b[31]_MuLt_82_OUT3
    DSP48_X2Y23.P10      Tdspdo_C_P            2.687   cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
                                                       cpu/alu/Mmult_a[31]_b[31]_MuLt_82_OUT3
    SLICE_X100Y87.C3     net (fanout=1)        1.284   cpu/alu/a[31]_b[31]_MuLt_82_OUT<44>
    SLICE_X100Y87.CLK    Tas                   0.289   cpu/alu/HI<12>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<12>1
                                                       cpu/alu/HI_12
    -------------------------------------------------  ---------------------------
    Total                                     22.708ns (15.208ns logic, 7.500ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/rf/register_31_701 (SLICE_X82Y100.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf/register_31_701 (FF)
  Destination:          cpu/rf/register_31_701 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk rising at 100.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf/register_31_701 to cpu/rf/register_31_701
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y100.DQ     Tcko                  0.200   cpu/rf/register_31<701>
                                                       cpu/rf/register_31_701
    SLICE_X82Y100.D6     net (fanout=4)        0.021   cpu/rf/register_31<701>
    SLICE_X82Y100.CLK    Tah         (-Th)    -0.190   cpu/rf/register_31<701>
                                                       cpu/rf/Mmux_register[0][31]_GND_42_o_MUX_1254_o11
                                                       cpu/rf/register_31_701
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu/rf/register_31_563 (SLICE_X92Y95.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf/register_31_563 (FF)
  Destination:          cpu/rf/register_31_563 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk rising at 100.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf/register_31_563 to cpu/rf/register_31_563
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y95.DQ      Tcko                  0.200   cpu/rf/register_31<563>
                                                       cpu/rf/register_31_563
    SLICE_X92Y95.D6      net (fanout=4)        0.021   cpu/rf/register_31<563>
    SLICE_X92Y95.CLK     Tah         (-Th)    -0.190   cpu/rf/register_31<563>
                                                       cpu/rf/Mmux_register[0][31]_GND_42_o_MUX_1392_o11
                                                       cpu/rf/register_31_563
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu/alu/HI_8 (SLICE_X98Y84.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/alu/HI_8 (FF)
  Destination:          cpu/alu/HI_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk rising at 100.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/alu/HI_8 to cpu/alu/HI_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y84.DQ      Tcko                  0.200   cpu/alu/HI<8>
                                                       cpu/alu/HI_8
    SLICE_X98Y84.D6      net (fanout=3)        0.021   cpu/alu/HI<8>
    SLICE_X98Y84.CLK     Tah         (-Th)    -0.190   cpu/alu/HI<8>
                                                       cpu/alu/ALUop[3]_a[31]_select_88_OUT<8>1
                                                       cpu/alu/HI_8
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y76.CLKA
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y74.CLKA
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_IBUFG_BUFG/I0
  Logical resource: clk_IBUFG_BUFG/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.960|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5812383029 paths, 0 nets, and 5585 connections

Design statistics:
   Minimum period:  22.960ns{1}   (Maximum frequency:  43.554MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 23 17:19:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



