<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:195:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:195:23" LoopName="loop_wait_for_start" ParentFunc="AXIvideo2MultiPixStream(hls::stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1ul, 1ul, 1ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::Scalar&lt;3, ap_uint&lt;8&gt; &gt;, 0&gt;&amp;, unsigned short&amp;, unsigned short&amp;, unsigned char&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:249:22" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:249:22" LoopName="loop_wait_for_eol" ParentFunc="AXIvideo2MultiPixStream(hls::stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1ul, 1ul, 1ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::Scalar&lt;3, ap_uint&lt;8&gt; &gt;, 0&gt;&amp;, unsigned short&amp;, unsigned short&amp;, unsigned char&amp;)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="mm_video" VarName="dstImg" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21" LoopName="VITIS_LOOP_1117_1" ParentFunc="Bytes2AXIMMvideo(STREAM_PLANES&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;)" Length="variable" Direction="write" AccessID="scevgepseq" OrigID="for.inc.store.8" OrigAccess-DebugLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1121:31" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="mm_video" VarName="dstImg2" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32" LoopName="VITIS_LOOP_1127_2" ParentFunc="Bytes2AXIMMvideo(STREAM_PLANES&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;)" Length="variable" Direction="write" AccessID="scevgep28seq" OrigID="for.inc59.store.8" OrigAccess-DebugLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1133:37" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1113:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mm_video" VarName="dstImg" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1113:5" LoopName="loop_Bytes2AXIMMvideo_2planes" ParentFunc="Bytes2AXIMMvideo(STREAM_PLANES&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;)" OrigID="scevgepseq" OrigAccess-DebugLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1113:5" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" BundleName="mm_video" VarName="dstImg2" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1113:5" LoopName="loop_Bytes2AXIMMvideo_2planes" ParentFunc="Bytes2AXIMMvideo(STREAM_PLANES&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;)" OrigID="scevgep28seq" OrigAccess-DebugLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mm_video" VarName="dstImg2" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32" LoopName="VITIS_LOOP_1127_2" ParentFunc="Bytes2AXIMMvideo(STREAM_PLANES&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;)" OrigID="scevgep28seq" OrigAccess-DebugLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mm_video" VarName="dstImg" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21" LoopName="VITIS_LOOP_1117_1" ParentFunc="Bytes2AXIMMvideo(STREAM_PLANES&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, ap_uint&lt;64&gt;*&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;, unsigned short&amp;)" OrigID="scevgepseq" OrigAccess-DebugLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 64 in loop 'VITIS_LOOP_1117_1' has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mm_video" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21" LoopName="VITIS_LOOP_1117_1" Length="variable" Width="64" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 64 in loop 'VITIS_LOOP_1127_2' has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mm_video" LoopLoc="/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32" LoopName="VITIS_LOOP_1127_2" Length="variable" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

