--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 552 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.262ns.
--------------------------------------------------------------------------------
Slack:                  15.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_3 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.213ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_3 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.DQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_3
    SLICE_X4Y22.A3       net (fanout=2)        0.820   testalu/seg/ctr/M_ctr_q[3]
    SLICE_X4Y22.A        Tilo                  0.254   testalu/seg/ctr/Mcount_M_ctr_q_val3
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D1       net (fanout=18)       1.442   testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.213ns (1.033ns logic, 3.180ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_5 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.205ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_5 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.BQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_5
    SLICE_X4Y22.A1       net (fanout=2)        0.812   testalu/seg/ctr/M_ctr_q[5]
    SLICE_X4Y22.A        Tilo                  0.254   testalu/seg/ctr/Mcount_M_ctr_q_val3
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D1       net (fanout=18)       1.442   testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.205ns (1.033ns logic, 3.172ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_4 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_4 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.AQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_4
    SLICE_X4Y22.A2       net (fanout=2)        0.758   testalu/seg/ctr/M_ctr_q[4]
    SLICE_X4Y22.A        Tilo                  0.254   testalu/seg/ctr/Mcount_M_ctr_q_val3
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D1       net (fanout=18)       1.442   testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (1.033ns logic, 3.118ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  16.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_2 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.916ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_2 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_2
    SLICE_X4Y22.A4       net (fanout=2)        0.523   testalu/seg/ctr/M_ctr_q[2]
    SLICE_X4Y22.A        Tilo                  0.254   testalu/seg/ctr/Mcount_M_ctr_q_val3
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D1       net (fanout=18)       1.442   testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (1.033ns logic, 2.883ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  16.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_1 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_1 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_1
    SLICE_X4Y22.A5       net (fanout=2)        0.461   testalu/seg/ctr/M_ctr_q[1]
    SLICE_X4Y22.A        Tilo                  0.254   testalu/seg/ctr/Mcount_M_ctr_q_val3
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D1       net (fanout=18)       1.442   testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (1.033ns logic, 2.821ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  16.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_0 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_0 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_0
    SLICE_X4Y22.A6       net (fanout=2)        0.357   testalu/seg/ctr/M_ctr_q[0]
    SLICE_X4Y22.A        Tilo                  0.254   testalu/seg/ctr/Mcount_M_ctr_q_val3
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D1       net (fanout=18)       1.442   testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.033ns logic, 2.717ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_1 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_1 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_1
    SLICE_X6Y22.B1       net (fanout=2)        0.737   testalu/seg/ctr/M_ctr_q[1]
    SLICE_X6Y22.COUT     Topcyb                0.448   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       testalu/seg/ctr/M_ctr_q[1]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.710ns logic, 2.021ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  16.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_0 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_0 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_0
    SLICE_X6Y22.A2       net (fanout=2)        0.712   testalu/seg/ctr/M_ctr_q[0]
    SLICE_X6Y22.COUT     Topcya                0.472   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (1.734ns logic, 1.996ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  16.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_5 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.706ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_5 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.BQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_5
    SLICE_X6Y23.B1       net (fanout=2)        0.806   testalu/seg/ctr/M_ctr_q[5]
    SLICE_X6Y23.COUT     Topcyb                0.448   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/M_ctr_q[5]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (1.619ns logic, 2.087ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  16.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_14 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_14 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.DQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[14]
                                                       testalu/seg/ctr/M_ctr_q_14
    SLICE_X7Y24.D1       net (fanout=2)        0.930   testalu/seg/ctr/M_ctr_q[14]
    SLICE_X7Y24.D        Tilo                  0.259   testalu/seg/ctr/M_ctr_q[10]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X6Y26.D2       net (fanout=18)       0.816   testalu/seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.038ns logic, 2.664ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_4 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.637ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_4 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.AQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_4
    SLICE_X6Y23.A2       net (fanout=2)        0.713   testalu/seg/ctr/M_ctr_q[4]
    SLICE_X6Y23.COUT     Topcya                0.472   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/M_ctr_q[4]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.637ns (1.643ns logic, 1.994ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  16.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_2 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_2 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_2
    SLICE_X6Y22.C1       net (fanout=2)        0.732   testalu/seg/ctr/M_ctr_q[2]
    SLICE_X6Y22.COUT     Topcyc                0.325   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       testalu/seg/ctr/M_ctr_q[2]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.587ns logic, 2.016ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  16.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_3 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.600ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_3 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.DQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_3
    SLICE_X6Y22.D2       net (fanout=2)        0.764   testalu/seg/ctr/M_ctr_q[3]
    SLICE_X6Y22.COUT     Topcyd                0.290   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       testalu/seg/ctr/M_ctr_q[3]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (1.552ns logic, 2.048ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  16.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_7 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_7 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.DQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_7
    SLICE_X5Y24.A2       net (fanout=2)        0.813   testalu/seg/ctr/M_ctr_q[7]
    SLICE_X5Y24.A        Tilo                  0.259   testalu/seg/ctr/Mcount_M_ctr_q_val2
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X6Y26.D3       net (fanout=18)       0.810   testalu/seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.038ns logic, 2.541ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_6 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_6 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_6
    SLICE_X5Y24.A1       net (fanout=2)        0.810   testalu/seg/ctr/M_ctr_q[6]
    SLICE_X5Y24.A        Tilo                  0.259   testalu/seg/ctr/Mcount_M_ctr_q_val2
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X6Y26.D3       net (fanout=18)       0.810   testalu/seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (1.038ns logic, 2.538ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_17 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_17 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.BQ       Tcko                  0.430   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_17
    SLICE_X7Y24.D2       net (fanout=16)       0.782   testalu/M_ctr_q_17
    SLICE_X7Y24.D        Tilo                  0.259   testalu/seg/ctr/M_ctr_q[10]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X6Y26.D2       net (fanout=18)       0.816   testalu/seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.038ns logic, 2.516ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  16.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_6 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_6 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_6
    SLICE_X6Y23.C1       net (fanout=2)        0.734   testalu/seg/ctr/M_ctr_q[6]
    SLICE_X6Y23.COUT     Topcyc                0.325   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/M_ctr_q[6]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.496ns logic, 2.015ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  16.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_15 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.325 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_15 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   testalu/seg/ctr/M_ctr_q[15]
                                                       testalu/seg/ctr/M_ctr_q_15
    SLICE_X7Y24.D3       net (fanout=2)        0.637   testalu/seg/ctr/M_ctr_q[15]
    SLICE_X7Y24.D        Tilo                  0.259   testalu/seg/ctr/M_ctr_q[10]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X6Y26.D2       net (fanout=18)       0.816   testalu/seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.133ns logic, 2.371ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_7 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_7 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.DQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_7
    SLICE_X6Y23.D2       net (fanout=2)        0.764   testalu/seg/ctr/M_ctr_q[7]
    SLICE_X6Y23.COUT     Topcyd                0.290   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/M_ctr_q[7]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (1.461ns logic, 2.045ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  16.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_9 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_9 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[10]
                                                       testalu/seg/ctr/M_ctr_q_9
    SLICE_X6Y24.B1       net (fanout=2)        0.737   testalu/seg/ctr/M_ctr_q[9]
    SLICE_X6Y24.COUT     Topcyb                0.448   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/M_ctr_q[9]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (1.528ns logic, 1.936ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  16.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_8 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_8 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.AQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[10]
                                                       testalu/seg/ctr/M_ctr_q_8
    SLICE_X6Y24.A2       net (fanout=2)        0.712   testalu/seg/ctr/M_ctr_q[8]
    SLICE_X6Y24.COUT     Topcya                0.472   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/M_ctr_q[8]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (1.552ns logic, 1.911ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  16.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_16 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.462ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_16 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    SLICE_X7Y24.D4       net (fanout=20)       0.690   testalu/M_ctr_q_16
    SLICE_X7Y24.D        Tilo                  0.259   testalu/seg/ctr/M_ctr_q[10]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X6Y26.D2       net (fanout=18)       0.816   testalu/seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.462ns (1.038ns logic, 2.424ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_10 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.404ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_10 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.CQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[10]
                                                       testalu/seg/ctr/M_ctr_q_10
    SLICE_X6Y24.C1       net (fanout=2)        0.800   testalu/seg/ctr/M_ctr_q[10]
    SLICE_X6Y24.COUT     Topcyc                0.325   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/M_ctr_q[10]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X6Y26.D5       net (fanout=1)        0.275   testalu/seg/ctr/Result[16]
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.405ns logic, 1.999ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  16.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_8 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_8 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.AQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[10]
                                                       testalu/seg/ctr/M_ctr_q_8
    SLICE_X5Y24.A3       net (fanout=2)        0.573   testalu/seg/ctr/M_ctr_q[8]
    SLICE_X5Y24.A        Tilo                  0.259   testalu/seg/ctr/Mcount_M_ctr_q_val2
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X6Y26.D3       net (fanout=18)       0.810   testalu/seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (1.038ns logic, 2.301ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_1 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_1 to testalu/seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_1
    SLICE_X6Y22.B1       net (fanout=2)        0.737   testalu/seg/ctr/M_ctr_q[1]
    SLICE_X6Y22.COUT     Topcyb                0.448   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       testalu/seg/ctr/M_ctr_q[1]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.CMUX     Tcinc                 0.289   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y25.D2       net (fanout=1)        0.757   testalu/seg/ctr/Result[14]
    SLICE_X7Y25.CLK      Tas                   0.373   testalu/seg/ctr/M_ctr_q[14]
                                                       testalu/seg/ctr/M_ctr_q_14_rstpot
                                                       testalu/seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.722ns logic, 1.582ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  16.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_0 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_0 to testalu/seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_0
    SLICE_X6Y22.A2       net (fanout=2)        0.712   testalu/seg/ctr/M_ctr_q[0]
    SLICE_X6Y22.COUT     Topcya                0.472   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.CMUX     Tcinc                 0.289   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y25.D2       net (fanout=1)        0.757   testalu/seg/ctr/Result[14]
    SLICE_X7Y25.CLK      Tas                   0.373   testalu/seg/ctr/M_ctr_q[14]
                                                       testalu/seg/ctr/M_ctr_q_14_rstpot
                                                       testalu/seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.746ns logic, 1.557ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  16.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_3 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_3 to testalu/seg/ctr/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.DQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[3]
                                                       testalu/seg/ctr/M_ctr_q_3
    SLICE_X4Y22.A3       net (fanout=2)        0.820   testalu/seg/ctr/M_ctr_q[3]
    SLICE_X4Y22.A        Tilo                  0.254   testalu/seg/ctr/Mcount_M_ctr_q_val3
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D1       net (fanout=18)       1.442   testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.CLK      Tas                   0.349   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
                                                       testalu/seg/ctr/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.033ns logic, 2.262ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_5 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_5 to testalu/seg/ctr/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.BQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_5
    SLICE_X4Y22.A1       net (fanout=2)        0.812   testalu/seg/ctr/M_ctr_q[5]
    SLICE_X4Y22.A        Tilo                  0.254   testalu/seg/ctr/Mcount_M_ctr_q_val3
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.D1       net (fanout=18)       1.442   testalu/seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X6Y26.CLK      Tas                   0.349   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
                                                       testalu/seg/ctr/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.033ns logic, 2.254ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_5 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_5 to testalu/seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.BQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[7]
                                                       testalu/seg/ctr/M_ctr_q_5
    SLICE_X6Y23.B1       net (fanout=2)        0.806   testalu/seg/ctr/M_ctr_q[5]
    SLICE_X6Y23.COUT     Topcyb                0.448   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       testalu/seg/ctr/M_ctr_q[5]_rt
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   testalu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   testalu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.CMUX     Tcinc                 0.289   testalu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       testalu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y25.D2       net (fanout=1)        0.757   testalu/seg/ctr/Result[14]
    SLICE_X7Y25.CLK      Tas                   0.373   testalu/seg/ctr/M_ctr_q[14]
                                                       testalu/seg/ctr/M_ctr_q_14_rstpot
                                                       testalu/seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.631ns logic, 1.648ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  16.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testalu/seg/ctr/M_ctr_q_9 (FF)
  Destination:          testalu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testalu/seg/ctr/M_ctr_q_9 to testalu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   testalu/seg/ctr/M_ctr_q[10]
                                                       testalu/seg/ctr/M_ctr_q_9
    SLICE_X5Y24.A4       net (fanout=2)        0.512   testalu/seg/ctr/M_ctr_q[9]
    SLICE_X5Y24.A        Tilo                  0.259   testalu/seg/ctr/Mcount_M_ctr_q_val2
                                                       testalu/seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X6Y26.D3       net (fanout=18)       0.810   testalu/seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X6Y26.D        Tilo                  0.235   testalu/seg/ctr/M_ctr_q_16_1
                                                       testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.AX       net (fanout=1)        0.918   testalu/seg/ctr/M_ctr_q_16_rstpot
    SLICE_X7Y26.CLK      Tdick                 0.114   testalu/M_ctr_q_17
                                                       testalu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.038ns logic, 2.240ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[15]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q_16_1/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_16_1/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[10]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X7Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[10]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X7Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[10]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X7Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[14]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X7Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[14]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X7Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[14]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X7Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/seg/ctr/M_ctr_q[14]/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X7Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/M_ctr_q_17/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X7Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: testalu/M_ctr_q_17/CLK
  Logical resource: testalu/seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X7Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.262|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 552 paths, 0 nets, and 143 connections

Design statistics:
   Minimum period:   4.262ns{1}   (Maximum frequency: 234.632MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 17 14:53:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



