INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Desktop/Blindu_AndreiSamuel_lucrare2_424B/Blindu_AndreiSamuel/Blindu_AndreiSamuel.srcs/sources_1/new/FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Desktop/Blindu_AndreiSamuel_lucrare2_424B/Blindu_AndreiSamuel/Blindu_AndreiSamuel.srcs/sources_1/new/NUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NUM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Desktop/Blindu_AndreiSamuel_lucrare2_424B/Blindu_AndreiSamuel/Blindu_AndreiSamuel.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Desktop/Blindu_AndreiSamuel_lucrare2_424B/Blindu_AndreiSamuel/Blindu_AndreiSamuel.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Desktop/Blindu_AndreiSamuel_lucrare2_424B/Blindu_AndreiSamuel/Blindu_AndreiSamuel.srcs/sources_1/new/comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Desktop/Blindu_AndreiSamuel_lucrare2_424B/Blindu_AndreiSamuel/Blindu_AndreiSamuel.srcs/sim_1/new/test_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TOP
