# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 09:34:29  December 08, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		compas_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:34:29  DECEMBER 08, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_B9 -to continu
set_location_assignment PIN_R8 -to clk
set_location_assignment PIN_A15 -to data_compas[0]
set_location_assignment PIN_A13 -to data_compas[1]
set_location_assignment PIN_B13 -to data_compas[2]
set_location_assignment PIN_A11 -to data_compas[3]
set_location_assignment PIN_D1 -to data_compas[4]
set_location_assignment PIN_F3 -to data_compas[5]
set_location_assignment PIN_B1 -to data_compas[6]
set_location_assignment PIN_L3 -to data_compas[7]
set_location_assignment PIN_P11 -to data_valid
set_location_assignment PIN_B3 -to in_pwm_compas
set_location_assignment PIN_T8 -to raz_n
set_location_assignment PIN_M1 -to start_stop
set_location_assignment PIN_B6 -to pwm_s
set_global_assignment -name QIP_FILE compas/synthesis/compas.qip
set_global_assignment -name VHDL_FILE compas/traitement.vhd
set_global_assignment -name VHDL_FILE compas/top.vhd
set_global_assignment -name VHDL_FILE compas/my_lib.vhd
set_global_assignment -name VHDL_FILE compas/maylib.vhd
set_global_assignment -name VHDL_FILE compas/gestionnaire.vhd
set_global_assignment -name VHDL_FILE compas/diviseur_100u.vhd
set_global_assignment -name VHDL_FILE compas/diviseur_1s.vhd
set_global_assignment -name VHDL_FILE compas/compteur.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top