// Seed: 53312169
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  assign id_2 = id_1;
  always @(posedge id_1) begin
    id_2 <= {1{1'b0}};
    id_2 = -id_3;
  end
endmodule
