afifo_16i_64o_512.v,verilog,xil_defaultlib,../../../../ad7606_ethernet.srcs/sources_1/ip/afifo_16i_64o_512/sim/afifo_16i_64o_512.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
