// Seed: 1779426753
module module_0;
  assign id_1 = (1'h0);
  assign id_1 = 1;
  assign id_1 = (1);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    output uwire id_4
);
  string id_6;
  assign id_1 = id_2;
  assign id_6 = "";
  wire id_7;
  wire id_8, id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0  id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output uwire id_5
);
  supply1 id_7 = id_7, id_8;
  xor primCall (id_2, id_3, id_4, id_7, id_8);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_8 = 1;
  assign id_5 = (id_4);
endmodule
