/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 360 240)
	(text "AssociativeCache_Set" (rect 5 0 157 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 201 31 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 21 27 151 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataIn[15..0]" (rect 0 0 92 20)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 43 113 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataCacheWE_L" (rect 0 0 114 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheWE_L" (rect 21 59 135 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataCacheUDS_L" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheUDS_L" (rect 21 75 143 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataCacheLDS_L" (rect 0 0 120 20)(font "Intel Clear" (font_size 8)))
		(text "DataCacheLDS_L" (rect 21 91 141 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "TagAddressIn[20..0]" (rect 0 0 141 20)(font "Intel Clear" (font_size 8)))
		(text "TagAddressIn[20..0]" (rect 21 107 162 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "TagCacheWE_L" (rect 0 0 107 20)(font "Intel Clear" (font_size 8)))
		(text "TagCacheWE_L" (rect 21 123 128 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ValidBitIn" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "ValidBitIn" (rect 21 139 89 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "ValidWE_L" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidWE_L" (rect 21 155 95 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "Index[6..0]" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "Index[6..0]" (rect 21 171 95 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 187 59 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 344 32)
		(output)
		(text "Valid_H" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Valid_H" (rect 269 27 323 47)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "ValidHit_H" (rect 0 0 74 20)(font "Intel Clear" (font_size 8)))
		(text "ValidHit_H" (rect 249 43 323 63)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 176 59 323 79)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 208))
	)
)
