#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 30 11:39:24 2022
# Process ID: 13292
# Current directory: G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1
# Command line: vivado.exe -log extract_traffic_attributes.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source extract_traffic_attributes.tcl
# Log file: G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1/extract_traffic_attributes.vds
# Journal file: G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source extract_traffic_attributes.tcl -notrace
Command: synth_design -top extract_traffic_attributes -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28708
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1179.117 ; gain = 53.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'extract_traffic_attributes' [G:/traffic-analyzer/hdl/extract-traffic-attributes/extract_traffic_attributes_top.vhd:60]
INFO: [Synth 8-3491] module 'phase90_shift' declared at 'G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1/.Xil/Vivado-13292-DESKTOP-0KDN2IG/realtime/phase90_shift_stub.vhdl:5' bound to instance 'i_phase90_shift' of component 'phase90_shift' [G:/traffic-analyzer/hdl/extract-traffic-attributes/extract_traffic_attributes_top.vhd:153]
INFO: [Synth 8-638] synthesizing module 'phase90_shift' [G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1/.Xil/Vivado-13292-DESKTOP-0KDN2IG/realtime/phase90_shift_stub.vhdl:13]
INFO: [Synth 8-3491] module 'reset_controller' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/reset_controller.vhd:37' bound to instance 'i_reset_controller' of component 'reset_controller' [G:/traffic-analyzer/hdl/extract-traffic-attributes/extract_traffic_attributes_top.vhd:160]
INFO: [Synth 8-638] synthesizing module 'reset_controller' [G:/traffic-analyzer/hdl/extract-traffic-attributes/reset_controller.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'reset_controller' (1#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/reset_controller.vhd:43]
INFO: [Synth 8-3491] module 'receive_raw_data' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/receive_raw_data.vhd:51' bound to instance 'i_receive_raw_data' of component 'receive_raw_data' [G:/traffic-analyzer/hdl/extract-traffic-attributes/extract_traffic_attributes_top.vhd:165]
INFO: [Synth 8-638] synthesizing module 'receive_raw_data' [G:/traffic-analyzer/hdl/extract-traffic-attributes/receive_raw_data.vhd:61]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rx_ctl' to cell 'IDDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/receive_raw_data.vhd:66]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rxd0' to cell 'IDDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/receive_raw_data.vhd:68]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rxd1' to cell 'IDDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/receive_raw_data.vhd:70]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rxd2' to cell 'IDDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/receive_raw_data.vhd:72]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rxd3' to cell 'IDDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/receive_raw_data.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'receive_raw_data' (2#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/receive_raw_data.vhd:61]
INFO: [Synth 8-3491] module 'fifo_rxclk_to_clk125MHz' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/fifo_rxclk_to_clk125MHz.vhd:38' bound to instance 'i_fifo_rxclk_to_clk125MHz' of component 'fifo_rxclk_to_clk125MHz' [G:/traffic-analyzer/hdl/extract-traffic-attributes/extract_traffic_attributes_top.vhd:174]
INFO: [Synth 8-638] synthesizing module 'fifo_rxclk_to_clk125MHz' [G:/traffic-analyzer/hdl/extract-traffic-attributes/fifo_rxclk_to_clk125MHz.vhd:53]
INFO: [Synth 8-3491] module 'dcfifo_10_bits_16_deep' declared at 'G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1/.Xil/Vivado-13292-DESKTOP-0KDN2IG/realtime/dcfifo_10_bits_16_deep_stub.vhdl:5' bound to instance 'i_dcfifo_10_bits_16_deep' of component 'dcfifo_10_bits_16_deep' [G:/traffic-analyzer/hdl/extract-traffic-attributes/fifo_rxclk_to_clk125MHz.vhd:68]
INFO: [Synth 8-638] synthesizing module 'dcfifo_10_bits_16_deep' [G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1/.Xil/Vivado-13292-DESKTOP-0KDN2IG/realtime/dcfifo_10_bits_16_deep_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'fifo_rxclk_to_clk125MHz' (3#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/fifo_rxclk_to_clk125MHz.vhd:53]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_netmask bound to: 32'b00000000111111111111111111111111 
	Parameter our_ip bound to: 32'b00001110000000011010100011000000 
INFO: [Synth 8-3491] module 'main_design' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/main_design.vhd:39' bound to instance 'i_main_design' of component 'main_design' [G:/traffic-analyzer/hdl/extract-traffic-attributes/extract_traffic_attributes_top.vhd:188]
INFO: [Synth 8-638] synthesizing module 'main_design' [G:/traffic-analyzer/hdl/extract-traffic-attributes/main_design.vhd:67]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_netmask bound to: 16777215 - type: integer 
	Parameter our_ip bound to: 234989760 - type: integer 
INFO: [Synth 8-3491] module 'detect_speed_and_reassemble_bytes' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/detect_speed_and_reassemble_bytes.vhd:40' bound to instance 'i_detect_speed_and_reassemble_bytes' of component 'detect_speed_and_reassemble_bytes' [G:/traffic-analyzer/hdl/extract-traffic-attributes/main_design.vhd:211]
INFO: [Synth 8-638] synthesizing module 'detect_speed_and_reassemble_bytes' [G:/traffic-analyzer/hdl/extract-traffic-attributes/detect_speed_and_reassemble_bytes.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'detect_speed_and_reassemble_bytes' (4#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/detect_speed_and_reassemble_bytes.vhd:55]
INFO: [Synth 8-3491] module 'defragment_and_check_crc' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/defragment_and_check_crc.vhd:40' bound to instance 'i_defragment_and_check_crc' of component 'defragment_and_check_crc' [G:/traffic-analyzer/hdl/extract-traffic-attributes/main_design.vhd:234]
INFO: [Synth 8-638] synthesizing module 'defragment_and_check_crc' [G:/traffic-analyzer/hdl/extract-traffic-attributes/defragment_and_check_crc.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'defragment_and_check_crc' (5#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/defragment_and_check_crc.vhd:50]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_netmask bound to: 16777215 - type: integer 
INFO: [Synth 8-3491] module 'arp_handler' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_handler.vhd:92' bound to instance 'i_arp_handler' of component 'arp_handler' [G:/traffic-analyzer/hdl/extract-traffic-attributes/main_design.vhd:245]
INFO: [Synth 8-638] synthesizing module 'arp_handler' [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_handler.vhd:116]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_netmask bound to: 16777215 - type: integer 
INFO: [Synth 8-3491] module 'rx_arp' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_request.vhd:38' bound to instance 'i_rx_arp' of component 'rx_arp' [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_handler.vhd:192]
INFO: [Synth 8-638] synthesizing module 'rx_arp' [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_request.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'rx_arp' (6#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_request.vhd:51]
INFO: [Synth 8-3491] module 'arp_tx_fifo' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_tx_fifo.vhd:38' bound to instance 'i_arp_tx_fifo' of component 'arp_tx_fifo' [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_handler.vhd:254]
INFO: [Synth 8-638] synthesizing module 'arp_tx_fifo' [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_tx_fifo.vhd:53]
INFO: [Synth 8-3491] module 'fifo_32' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/other/fifo_32.vhd:38' bound to instance 'i_generic_fifo' of component 'fifo_32' [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_tx_fifo.vhd:76]
INFO: [Synth 8-638] synthesizing module 'fifo_32' [G:/traffic-analyzer/hdl/extract-traffic-attributes/other/fifo_32.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'fifo_32' (7#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/other/fifo_32.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'arp_tx_fifo' (8#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_tx_fifo.vhd:53]
INFO: [Synth 8-3491] module 'arp_send_packet' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_send_packet.vhd:49' bound to instance 'i_arp_send_packet' of component 'arp_send_packet' [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_handler.vhd:268]
INFO: [Synth 8-638] synthesizing module 'arp_send_packet' [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_send_packet.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'arp_send_packet' (9#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_send_packet.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'arp_handler' (10#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/arp/arp_handler.vhd:116]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_ip bound to: 234989760 - type: integer 
INFO: [Synth 8-3491] module 'icmp_handler' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_handler.vhd:38' bound to instance 'i_icmp_handler' of component 'icmp_handler' [G:/traffic-analyzer/hdl/extract-traffic-attributes/main_design.vhd:268]
INFO: [Synth 8-638] synthesizing module 'icmp_handler' [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_handler.vhd:52]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
INFO: [Synth 8-3491] module 'ethernet_extract_header' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/ethernet/ethernet_extract_header.vhd:40' bound to instance 'i_ethernet_extract_header' of component 'ethernet_extract_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_handler.vhd:185]
INFO: [Synth 8-638] synthesizing module 'ethernet_extract_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/ethernet/ethernet_extract_header.vhd:53]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
INFO: [Synth 8-256] done synthesizing module 'ethernet_extract_header' (11#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/ethernet/ethernet_extract_header.vhd:53]
	Parameter our_ip bound to: 234989760 - type: integer 
INFO: [Synth 8-3491] module 'ip_extract_header' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/ip/ip_extract_header.vhd:40' bound to instance 'i_ip_extract_header' of component 'ip_extract_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_handler.vhd:198]
INFO: [Synth 8-638] synthesizing module 'ip_extract_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/ip/ip_extract_header.vhd:67]
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_broadcast bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_extract_header' (12#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/ip/ip_extract_header.vhd:67]
INFO: [Synth 8-3491] module 'icmp_extract_icmp_header' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_extract_icmp_header.vhd:38' bound to instance 'i_icmp_extract_icmp_header' of component 'icmp_extract_icmp_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_handler.vhd:222]
INFO: [Synth 8-638] synthesizing module 'icmp_extract_icmp_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_extract_icmp_header.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'icmp_extract_icmp_header' (13#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_extract_icmp_header.vhd:52]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_ip bound to: 234989760 - type: integer 
INFO: [Synth 8-3491] module 'icmp_build_reply' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_build_reply.vhd:38' bound to instance 'i_icmp_build_reply' of component 'icmp_build_reply' [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_handler.vhd:238]
INFO: [Synth 8-638] synthesizing module 'icmp_build_reply' [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_build_reply.vhd:70]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_ip bound to: 234989760 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_build_reply' (14#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_build_reply.vhd:70]
INFO: [Synth 8-3491] module 'transport_commit_buffer' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/transport/transport_commit_buffer.vhd:41' bound to instance 'i_transport_commit_buffer' of component 'transport_commit_buffer' [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_handler.vhd:270]
INFO: [Synth 8-638] synthesizing module 'transport_commit_buffer' [G:/traffic-analyzer/hdl/extract-traffic-attributes/transport/transport_commit_buffer.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'transport_commit_buffer' (15#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/transport/transport_commit_buffer.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'icmp_handler' (16#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/icmp/icmp_handler.vhd:52]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_broadcast bound to: 32'b11111111000000011010100011000000 
INFO: [Synth 8-3491] module 'udp_handler' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_handler.vhd:38' bound to instance 'i_udp_handler' of component 'udp_handler' [G:/traffic-analyzer/hdl/extract-traffic-attributes/main_design.vhd:281]
INFO: [Synth 8-638] synthesizing module 'udp_handler' [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_handler.vhd:60]
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_broadcast bound to: -16668480 - type: integer 
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_broadcast bound to: -16668480 - type: integer 
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
INFO: [Synth 8-3491] module 'udp_rx_packet' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_rx_packet.vhd:38' bound to instance 'i_udp_rx_packet' of component 'udp_rx_packet' [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_handler.vhd:88]
INFO: [Synth 8-638] synthesizing module 'udp_rx_packet' [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_rx_packet.vhd:60]
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_broadcast bound to: -16668480 - type: integer 
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
	Parameter our_mac bound to: 48'b101010111000100101100111010001010010001100000010 
INFO: [Synth 8-3491] module 'ethernet_extract_header' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/ethernet/ethernet_extract_header.vhd:40' bound to instance 'i_ethernet_extract_header' of component 'ethernet_extract_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_rx_packet.vhd:139]
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_broadcast bound to: -16668480 - type: integer 
INFO: [Synth 8-3491] module 'ip_extract_header' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/ip/ip_extract_header.vhd:40' bound to instance 'i_ip_extract_header' of component 'ip_extract_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_rx_packet.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ip_extract_header__parameterized1' [G:/traffic-analyzer/hdl/extract-traffic-attributes/ip/ip_extract_header.vhd:67]
	Parameter our_ip bound to: 234989760 - type: integer 
	Parameter our_broadcast bound to: -16668480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_extract_header__parameterized1' (16#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/ip/ip_extract_header.vhd:67]
INFO: [Synth 8-3491] module 'udp_extract_udp_header' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_extract_udp_header.vhd:36' bound to instance 'i_udp_extract_udp_header' of component 'udp_extract_udp_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_rx_packet.vhd:175]
INFO: [Synth 8-638] synthesizing module 'udp_extract_udp_header' [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_extract_udp_header.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_extract_udp_header' (17#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_extract_udp_header.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_rx_packet' (18#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_rx_packet.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'udp_handler' (19#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/udp/udp_handler.vhd:60]
INFO: [Synth 8-3491] module 'tx_interface' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_interface.vhd:40' bound to instance 'i_tx_interface' of component 'tx_interface' [G:/traffic-analyzer/hdl/extract-traffic-attributes/main_design.vhd:304]
INFO: [Synth 8-638] synthesizing module 'tx_interface' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_interface.vhd:61]
	Parameter idle_time bound to: 6'b010111 
INFO: [Synth 8-3491] module 'tx_arbiter' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_arbiter.vhd:39' bound to instance 'i_tx_arbiter' of component 'tx_arbiter' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_interface.vhd:127]
INFO: [Synth 8-638] synthesizing module 'tx_arbiter' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_arbiter.vhd:58]
	Parameter idle_time bound to: 6'b010111 
INFO: [Synth 8-256] done synthesizing module 'tx_arbiter' (20#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_arbiter.vhd:58]
INFO: [Synth 8-3491] module 'tx_add_crc32' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_add_crc32.vhd:39' bound to instance 'i_tx_add_crc32' of component 'tx_add_crc32' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_interface.vhd:145]
INFO: [Synth 8-638] synthesizing module 'tx_add_crc32' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_add_crc32.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'tx_add_crc32' (21#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_add_crc32.vhd:47]
INFO: [Synth 8-3491] module 'tx_add_preamble' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_add_preamble.vhd:38' bound to instance 'i_tx_add_preamble' of component 'tx_add_preamble' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_interface.vhd:152]
INFO: [Synth 8-638] synthesizing module 'tx_add_preamble' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_add_preamble.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'tx_add_preamble' (22#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_add_preamble.vhd:46]
INFO: [Synth 8-3491] module 'tx_rgmii' declared at 'G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_rgmii.vhd:43' bound to instance 'i_tx_rgmii' of component 'tx_rgmii' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_interface.vhd:173]
INFO: [Synth 8-638] synthesizing module 'tx_rgmii' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_rgmii.vhd:58]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d0' to cell 'ODDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_rgmii.vhd:181]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d1' to cell 'ODDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_rgmii.vhd:183]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d2' to cell 'ODDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_rgmii.vhd:185]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d3' to cell 'ODDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_rgmii.vhd:187]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_ctl' to cell 'ODDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_rgmii.vhd:189]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_c' to cell 'ODDR' [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_rgmii.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'tx_rgmii' (23#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_rgmii.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'tx_interface' (24#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/tx/tx_interface.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'main_design' (25#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/main_design.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'extract_traffic_attributes' (26#1) [G:/traffic-analyzer/hdl/extract-traffic-attributes/extract_traffic_attributes_top.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.914 ; gain = 131.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.852 ; gain = 149.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.852 ; gain = 149.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1286.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.gen/sources_1/ip/dcfifo_10_bits_16_deep/dcfifo_10_bits_16_deep/fifo_dual_clock_10_bits_16_deep_in_context.xdc] for cell 'i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep'
Finished Parsing XDC File [g:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.gen/sources_1/ip/dcfifo_10_bits_16_deep/dcfifo_10_bits_16_deep/fifo_dual_clock_10_bits_16_deep_in_context.xdc] for cell 'i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep'
Parsing XDC File [g:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.gen/sources_1/ip/phase90_shift/phase90_shift/phase90_shift_in_context.xdc] for cell 'i_phase90_shift'
Finished Parsing XDC File [g:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.gen/sources_1/ip/phase90_shift/phase90_shift/phase90_shift_in_context.xdc] for cell 'i_phase90_shift'
Parsing XDC File [G:/traffic-analyzer/xdc/extract_traffic_attributes.xdc]
Finished Parsing XDC File [G:/traffic-analyzer/xdc/extract_traffic_attributes.xdc]
Parsing XDC File [G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1396.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1396.684 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1398.660 ; gain = 272.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1398.660 ; gain = 272.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk125MHz. (constraint file  g:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.gen/sources_1/ip/phase90_shift/phase90_shift/phase90_shift_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk125MHz. (constraint file  g:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.gen/sources_1/ip/phase90_shift/phase90_shift/phase90_shift_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_phase90_shift. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1398.660 ; gain = 272.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'transport_commit_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
           write_writing |                               01 |                               01
           write_aborted |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'sequential' in module 'transport_commit_buffer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1398.660 ; gain = 272.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              224 Bit    Registers := 1     
	               81 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 11    
	               32 Bit    Registers := 13    
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 45    
	                8 Bit    Registers := 27    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 48    
+---RAMs : 
	              18K Bit	(2048 X 9 bit)          RAMs := 2     
	               2K Bit	(32 X 81 bit)          RAMs := 1     
+---Muxes : 
	  16 Input   48 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 11    
	  22 Input   32 Bit        Muxes := 4     
	  16 Input   16 Bit        Muxes := 2     
	  22 Input   16 Bit        Muxes := 6     
	  10 Input   16 Bit        Muxes := 7     
	  22 Input   13 Bit        Muxes := 2     
	   3 Input   11 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 31    
	  15 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	  22 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 53    
	  63 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 4     
	  21 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 2     
	  43 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1398.660 ; gain = 272.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------+------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|extract_traffic_attributes | i_main_design/i_defragment_and_check_crc/data_buffer_reg               | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|extract_traffic_attributes | i_main_design/i_arp_handler/i_arp_tx_fifo/i_generic_fifo/memory_reg    | 32 x 81(READ_FIRST)    | W |   | 32 x 81(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|extract_traffic_attributes | i_main_design/i_icmp_handler/i_transport_commit_buffer/data_buffer_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------+------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1398.660 ; gain = 272.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1418.727 ; gain = 292.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------+------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|extract_traffic_attributes | i_main_design/i_defragment_and_check_crc/data_buffer_reg               | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|extract_traffic_attributes | i_main_design/i_arp_handler/i_arp_tx_fifo/i_generic_fifo/memory_reg    | 32 x 81(READ_FIRST)    | W |   | 32 x 81(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|extract_traffic_attributes | i_main_design/i_icmp_handler/i_transport_commit_buffer/data_buffer_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------+------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_main_design/i_defragment_and_check_crc/data_buffer_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_main_design/i_arp_handler/i_arp_tx_fifo/i_generic_fifo/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_main_design/i_arp_handler/i_arp_tx_fifo/i_generic_fifo/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_main_design/i_icmp_handler/i_transport_commit_buffer/data_buffer_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1428.816 ; gain = 302.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.816 ; gain = 302.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.816 ; gain = 302.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.816 ; gain = 302.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.816 ; gain = 302.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.816 ; gain = 302.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.816 ; gain = 302.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|extract_traffic_attributes | i_main_design/i_arp_handler/i_rx_arp/sender_ip_reg[19]                 | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|extract_traffic_attributes | i_main_design/i_icmp_handler/i_icmp_build_reply/delay_reg[0][8]        | 43     | 9     | NO           | NO                 | YES               | 0      | 18      | 
|extract_traffic_attributes | i_main_design/i_tx_interface/i_tx_add_preamble/delay_data_valid_reg[6] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|extract_traffic_attributes | i_main_design/i_tx_interface/i_tx_add_preamble/delay_data_reg[63]      | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+---------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |phase90_shift          |         1|
|2     |dcfifo_10_bits_16_deep |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |dcfifo_10_bits_16_deep_bbox |     1|
|2     |phase90_shift_bbox          |     1|
|3     |BUFG                        |     1|
|4     |CARRY4                      |    65|
|5     |IDDR                        |     5|
|6     |LUT1                        |    53|
|7     |LUT2                        |   133|
|8     |LUT3                        |    91|
|9     |LUT4                        |   144|
|10    |LUT5                        |   141|
|11    |LUT6                        |   294|
|12    |MUXF7                       |    19|
|13    |ODDR                        |     6|
|14    |RAMB18E1                    |     3|
|16    |RAMB36E1                    |     1|
|17    |SRL16E                      |    17|
|18    |SRLC32E                     |    18|
|19    |FDRE                        |  1308|
|20    |FDSE                        |    16|
|21    |IBUF                        |     6|
|22    |OBUF                        |    64|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.816 ; gain = 302.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1428.816 ; gain = 179.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.816 ; gain = 302.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1428.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1428.816 ; gain = 302.762
INFO: [Common 17-1381] The checkpoint 'G:/traffic-analyzer/traffic-analyzer-zynq/traffic-analyzer-zynq.runs/synth_1/extract_traffic_attributes.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file extract_traffic_attributes_utilization_synth.rpt -pb extract_traffic_attributes_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 30 11:40:12 2022...
