#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec  7 19:18:22 2017
# Process ID: 5424
# Current directory: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4696 C:\work\Resistor-Capacitance-Inductance-Measurement-System\RCIMS\RCIMS.xpr
# Log file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/vivado.log
# Journal file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
create_peripheral xilinx.com user Display 1.0 -dir C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Display:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Display:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Display:1.0]
set_property  ip_repo_paths  {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/../ip_repo/Display_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name Display_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/Display_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/component.xml
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
create_ip -name lcd_display -vendor fudan_university -library peter -version 1.0 -module_name lcd_display_0 -dir c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src
generate_target {instantiation_template} [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0/lcd_display_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0/lcd_display_0.xci]
generate_target all [get_files  c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0/lcd_display_0.xci]
export_ip_user_files -of_objects [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0/lcd_display_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0/lcd_display_0.xci] -directory c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.ip_user_files -ipstatic_source_dir c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/questa} {riviera=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  {c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0} [current_project]
update_ip_catalog -rebuild
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Display:1.0 Display_0
endgroup
set_property location {5 1678 -117} [get_bd_cells Display_0]
startgroup
make_bd_pins_external  [get_bd_pins Display_0/hsync_sig] [get_bd_pins Display_0/blue_sig] [get_bd_pins Display_0/green_sig] [get_bd_pins Display_0/lcd_de] [get_bd_pins Display_0/lcd_dclk] [get_bd_pins Display_0/vsync_sig] [get_bd_pins Display_0/red_sig]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins Display_0/S00_AXI]
connect_bd_net [get_bd_ports clock_rtl] [get_bd_pins Display_0/clk]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
set_property  ip_repo_paths  {c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0} [current_project]
update_ip_catalog -rebuild
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name Display_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/Display_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/component.xml
update_compile_order -fileset sources_1
current_project RCIMS
current_project Display_v1_0_project
update_ip_catalog -rebuild
create_ip -name lcd_display -vendor fudan_university -library peter -version 1.0 -module_name lcd_display_0 -dir c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src
generate_target {instantiation_template} [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci]
generate_target all [get_files  c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci]
export_ip_user_files -of_objects [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci] -directory c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_project/Display_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_project/Display_v1_0_project.ip_user_files -ipstatic_source_dir c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_project/Display_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_project/Display_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_project/Display_v1_0_project.cache/compile_simlib/questa} {riviera=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_project/Display_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_project/Display_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name Display_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/Display_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/component.xml
update_compile_order -fileset sources_1
current_project RCIMS
current_project Display_v1_0_v1_0_project
current_project RCIMS
current_project Display_v1_0_v1_0_project
current_project RCIMS
ipx::unload_core c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/component.xml
current_project Display_v1_0_v1_0_project
current_project RCIMS
current_project Display_v1_0_v1_0_project
report_ip_status -name ip_status 
current_project RCIMS
current_project Display_v1_0_v1_0_project
set_property generate_synth_checkpoint true [get_files  c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci]
report_ip_status -name ip_status 
generate_target all [get_files  c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci]
export_ip_user_files -of_objects [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci]
launch_runs -jobs 2 lcd_display_0_synth_1
wait_on_run lcd_display_0_synth_1
export_simulation -of_objects [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci] -directory c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.ip_user_files -ipstatic_source_dir c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/questa} {riviera=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name Display_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/Display_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/component.xml
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
current_project RCIMS
current_project Display_v1_0_v1_0_project
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name Display_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/Display_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/component.xml
update_compile_order -fileset sources_1
remove_files  c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display_0_1/lcd_display_0.xci
current_project RCIMS
current_project Display_v1_0_v1_0_project
create_ip -name lcd_display -vendor fudan_university -library peter -version 1.0 -module_name lcd_display -dir c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src
generate_target {instantiation_template} [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display/lcd_display.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display/lcd_display.xci]
generate_target all [get_files  c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display/lcd_display.xci]
export_ip_user_files -of_objects [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display/lcd_display.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0/src/lcd_display/lcd_display.xci] -directory c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.ip_user_files -ipstatic_source_dir c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/questa} {riviera=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/display_v1_0_v1_0_project/Display_v1_0_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/Display_1.0
report_ip_status -name ip_status 
