Wu-An Kuo , Tingting Hwang , Allen C.-H. Wu, Decomposition of instruction decoders for low-power designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.4, p.880-889, October 2006
Feng Gao , John P. Hayes, ILP-based optimization of sequential circuits for low power, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
M. P. Desai , H. Narayanan , Sachin B. Patkar, The realization of finite state machines by decomposition and the principal lattice of partitions of a submodular function, Discrete Applied Mathematics, v.131 n.2, p.299-310, 12 September 2003
L. Benini , G. De Micheli, Synthesis of low-power selectively-clocked systems from high-level specification, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.311-321, July 2000
MingHung Lee , TingTing Hwang , Shi-Yu Huang, Decomposition of Extended Finite State Machine for Low Power Design, Proceedings of the conference on Design, Automation and Test in Europe, p.11152, March 03-07, 2003
Priyanka Choudhury , Sambhu Nath Pradhan, Power modeling of power gated FSM and its low power realization by simultaneous partitioning and state encoding using genetic algorithm, Proceedings of the 16th international conference on Progress in VLSI Design and Test, July 01-04, 2012, Shibpur, West Bengal, India
Rajesh Palit , Ajit Singh , Kshirasagar Naik, Modeling the energy cost of applications on portable wireless devices, Proceedings of the 11th international symposium on Modeling, analysis and simulation of wireless and mobile systems, October 27-31, 2008, Vancouver, British Columbia, Canada
José C. Monteiro , Arlindo L. Oliveira, Finite state machine decomposition for low power, Proceedings of the 35th annual Design Automation Conference, p.758-763, June 15-19, 1998, San Francisco, California, USA
José C. Monteiro , Arlindo L. Oliveira, FSM decomposition by direct circuit manipulation applied to low power design, Proceedings of the 2000 conference on Asia South Pacific design automation, p.351-358, January 2000, Yokohama, Japan
Cao Cao , Bengt Oelmann, Low-power state encoding for partitioned FSMs with mixed synchronous/asynchronous state memory, Integration, the VLSI Journal, v.41 n.1, p.123-134, January, 2008
José C. Monteiro, Power optimization using dynamic power management, Proceedings of the XIIth conference on Integrated circuits and systems design, p.134-139, September 29-October 02, 1999, Natal, RN, Brazil
Kshirasagar Naik , David S. L. Wei, Software implementation strategies for power-conscious systems, Mobile Networks and Applications, v.6 n.3, p.291-305, June 2001
Gustavo Sutter , Elias Todorovich , Sergio Lopez-Buedo , Eduardo I. Boemo, FSM Decomposition for Low Power in FPGA, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.350-359, September 02-04, 2002
Shanq-Jang Ruan , Rung-Ji Shang , Feipei Lai , Shyh-Jong Chen , Xian-Jun Huang, A bipartition-codec architecture to reduce power in pipelined circuits, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.84-90, November 07-11, 1999, San Jose, California, USA
T. N. Grzes , V. V. Solov'ev, Minimization of power consumption of finite state machines by splitting their internal states, Journal of Computer and Systems Sciences International, v.54 n.3, p.367-374, May       2015
Nicola Nicolici , Bashir M. Al-Hashimi, Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits, Proceedings of the conference on Design, automation and test in Europe, p.715-722, March 27-30, 2000, Paris, France
Ganesh Venkataraman , Sudhakar M. Reddy , Irith Pomeranz, GALLOP: Genetic Algorithm based Low Power FSM Synthesis by Simultaneous Partitioning and State Assignment, Proceedings of the 16th International Conference on VLSI Design, p.533, January 04-08, 2003
Hiroyuki Okamura , Tadashi Dohi , Shunji Osaki, Performance analysis of a transaction based software system with shutdown, Proceedings of the 2nd international workshop on Software and performance, p.168-179, September 2000, Ottawa, Ontario, Canada
Sambhu Nath Pradhan , M. Tilak Kumar , Santanu Chattopadhyay, Low power finite state machine synthesis using power-gating, Integration, the VLSI Journal, v.44 n.3, p.175-184, June, 2011
L. Benini , G. De Micheli , E. Macii , G. Odasso , M. Poncino, Kernel-based power optimization of RTL components: exact and approximate extraction algorithms, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.247-252, June 21-25, 1999, New Orleans, Louisiana, USA
L. Benini , G. De Micheli , A. Lioy , E. Macii , G. Odasso , M. Poncino, Computational kernels and their application to sequential power optimization, Proceedings of the 35th annual Design Automation Conference, p.764-769, June 15-19, 1998, San Francisco, California, USA
Saurabh Chaudhury , Krishna Teja Sistla , Santanu Chattopadhyay, Genetic algorithm-based FSM synthesis with area-power trade-offs, Integration, the VLSI Journal, v.42 n.3, p.376-384, June, 2009
Houjun Liang , Wenjian Luo , Xufa Wang, A three-step decomposition method for the evolutionary design of sequential logic circuits, Genetic Programming and Evolvable Machines, v.10 n.3, p.231-262, September 2009
