#Welcome To a Mimas V2 GitHub

## News

ReBooting Project 7/21/2016.

The Goal is design a working processor for Mimas V2

## Info

I will keep all my files for the Mimas V2 on here
- [Docs](https://github.com/AEW2015/Mimas_V2/tree/master/Docs) is for parts documentation and reference material
- [Projects](https://github.com/AEW2015/Mimas_V2/tree/master/Projects) will contain the top level HDL for test and fun applications.
- [Cores](https://github.com/AEW2015/Mimas_V2/tree/master/Cores) will hold all the completed cores. 

Try to keep projects to minimal
- vhdl, verilog, .ucf

## Settings 
1. Open the Xilinx ISE Project Navigator
2. Create a new project (File -> New Project...)
    -   The "Top-level source type" is "HDL"
    -   Family: Spartan6
    -   Device: XC6SLX9
    -   Package: CSG324
    -   Speed: -2
3. Open the properties for the "Generate Programming File" process
    -   Under "General Options", enable "Create Binary Configuration File"
4. Run the "Generate Programming File" process

## Log

Log all the old news

