// Seed: 3064495776
module module_0 (
    output wand id_0,
    output wire id_1,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    output wand id_10,
    output supply1 id_11,
    output supply0 id_12
);
  assign id_3 = -1;
  final $signed(10);
  ;
  assign module_1.id_4 = 0;
  wire id_14;
  localparam id_15 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd67,
    parameter id_6 = 32'd88
) (
    output tri   id_0,
    input  wor   _id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  tri1  id_4#(.id_11(1), .id_12(1), .id_13(-1)),
    input  wor   id_5,
    input  tri1  _id_6
    , id_14,
    input  tri0  id_7,
    output uwire id_8,
    input  tri1  id_9
);
  id_15 :
  assert property (@(posedge id_11) id_7)
  else id_12[1][id_1][id_6>>1] = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_3,
      id_9,
      id_9,
      id_7,
      id_9,
      id_5,
      id_8,
      id_3,
      id_0,
      id_0
  );
endmodule
