INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:27:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 buffer93/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.890ns period=5.780ns})
  Destination:            buffer93/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.890ns period=5.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.780ns  (clk rise@5.780ns - clk rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.171ns (21.025%)  route 4.399ns (78.975%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.263 - 5.780 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2405, unset)         0.508     0.508    buffer93/control/clk
    SLICE_X14Y169        FDRE                                         r  buffer93/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer93/control/fullReg_reg/Q
                         net (fo=86, routed)          0.393     1.155    buffer93/control/fullReg_reg_0
    SLICE_X18Y167        LUT3 (Prop_lut3_I1_O)        0.043     1.198 r  buffer93/control/Memory[0][7]_i_2__8/O
                         net (fo=16, routed)          0.563     1.762    buffer231/fifo/Memory[0][0]_i_17__0
    SLICE_X9Y177         LUT5 (Prop_lut5_I1_O)        0.043     1.805 r  buffer231/fifo/Memory[0][0]_i_12__0/O
                         net (fo=26, routed)          0.433     2.238    cmpi14/buffer231_outs[3]
    SLICE_X2Y175         LUT6 (Prop_lut6_I2_O)        0.043     2.281 r  cmpi14/Memory[0][0]_i_21/O
                         net (fo=1, routed)           0.341     2.622    cmpi14/Memory[0][0]_i_21_n_0
    SLICE_X3Y179         LUT5 (Prop_lut5_I4_O)        0.043     2.665 r  cmpi14/Memory[0][0]_i_10/O
                         net (fo=1, routed)           0.000     2.665    cmpi14/Memory[0][0]_i_10_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.922 r  cmpi14/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.922    cmpi14/Memory_reg[0][0]_i_3_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.029 f  cmpi14/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.588     3.617    buffer247/fifo/result[0]
    SLICE_X13Y174        LUT6 (Prop_lut6_I2_O)        0.123     3.740 r  buffer247/fifo/fullReg_i_5__8/O
                         net (fo=3, routed)           0.277     4.017    buffer249/fifo/Empty_reg_1
    SLICE_X11Y175        LUT6 (Prop_lut6_I5_O)        0.043     4.060 f  buffer249/fifo/i__i_3__1/O
                         net (fo=2, routed)           0.202     4.262    init92/control/transmitValue_reg_9
    SLICE_X10Y175        LUT3 (Prop_lut3_I2_O)        0.043     4.305 f  init92/control/i__i_1__0/O
                         net (fo=7, routed)           0.345     4.650    fork84/control/generateBlocks[1].regblock/transmitValue_reg_8
    SLICE_X10Y175        LUT6 (Prop_lut6_I1_O)        0.043     4.693 f  fork84/control/generateBlocks[1].regblock/transmitValue_i_2__138/O
                         net (fo=4, routed)           0.269     4.962    fork74/control/generateBlocks[2].regblock/transmitValue_i_3__27_0
    SLICE_X10Y172        LUT5 (Prop_lut5_I2_O)        0.043     5.005 r  fork74/control/generateBlocks[2].regblock/transmitValue_i_5__9/O
                         net (fo=2, routed)           0.462     5.467    fork74/control/generateBlocks[5].regblock/dataReg_reg[7]
    SLICE_X13Y169        LUT6 (Prop_lut6_I2_O)        0.043     5.510 r  fork74/control/generateBlocks[5].regblock/fullReg_i_4__4/O
                         net (fo=6, routed)           0.183     5.693    fork73/control/generateBlocks[2].regblock/dataReg_reg[7]_0
    SLICE_X17Y169        LUT6 (Prop_lut6_I4_O)        0.043     5.736 r  fork73/control/generateBlocks[2].regblock/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.341     6.078    buffer93/E[0]
    SLICE_X17Y169        FDRE                                         r  buffer93/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.780     5.780 r  
                                                      0.000     5.780 r  clk (IN)
                         net (fo=2405, unset)         0.483     6.263    buffer93/clk
    SLICE_X17Y169        FDRE                                         r  buffer93/dataReg_reg[0]/C
                         clock pessimism              0.000     6.263    
                         clock uncertainty           -0.035     6.227    
    SLICE_X17Y169        FDRE (Setup_fdre_C_CE)      -0.194     6.033    buffer93/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 -0.044    




