Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/GitRepos/XilinxDDRBurst/SPItest_isim_beh.exe" -prj "C:/GitRepos/XilinxDDRBurst/SPItest_beh.prj" "work.SPItest" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/ipcore_dir/PhilClock.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/ipcore_dir/FIFOphil2.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/SlowByEight.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/Delay.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/common.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/SPIbus.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/SlowInputByEight.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/SlowByEightBus.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/DelayWideBus.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/bl.vhd" into library work
Parsing VHDL file "C:/GitRepos/XilinxDDRBurst/SPItest.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 172940 KB
Fuse CPU Usage: 281 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package common
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity SlowByEight [slowbyeight_default]
Compiling architecture behavioral of entity SlowByEightBus [slowbyeightbus_default]
Compiling architecture behavioral of entity SlowInputByEight [slowinputbyeight_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(144,...]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_preload0 [\fifo_generator_v9_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,10...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,10,"Bla...]
Compiling architecture fifophil2_a of entity FIFOphil2 [fifophil2_default]
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity PhilClock [philclock_default]
Compiling architecture iodelay2_v of entity IODELAY2 [\IODELAY2("WRAPAROUND","SDR","IO...]
Compiling architecture behavioral of entity Delay [delay_default]
Compiling architecture behavioral of entity DelayWideBus [delaywidebus_default]
Compiling architecture iobufds_v of entity IOBUFDS [\IOBUFDS("DONT_CARE",false,"FALS...]
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","DIFF_SSTL15...]
Compiling architecture behavioral of entity SPIinterface [spiinterface_default]
Compiling architecture behavioral of entity bl [bl_default]
Compiling architecture behavior of entity spitest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 64 VHDL Units
Built simulation executable C:/GitRepos/XilinxDDRBurst/SPItest_isim_beh.exe
Fuse Memory Usage: 214176 KB
Fuse CPU Usage: 843 ms
