
---------- Begin Simulation Statistics ----------
final_tick                                24972161875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 327886                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662928                       # Number of bytes of host memory used
host_op_rate                                   349605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   221.10                       # Real time elapsed on the host
host_tick_rate                              112945293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72495459                       # Number of instructions simulated
sim_ops                                      77297630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024972                       # Number of seconds simulated
sim_ticks                                 24972161875                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 263246736                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 39053717                       # number of cc regfile writes
system.cpu.committedInsts                    72495459                       # Number of Instructions Simulated
system.cpu.committedOps                      77297630                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.551144                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.551144                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           51414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               141199                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10534742                       # Number of branches executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.960382                       # Inst execution rate
system.cpu.iew.exec_refs                     14130871                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5260845                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  233999                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9005862                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 70                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5326384                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            79991022                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8870026                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            131806                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              78327959                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    15                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 135051                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    26                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            620                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        29785                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         111414                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 124540057                       # num instructions consuming a value
system.cpu.iew.wb_count                      78265769                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.474948                       # average fanout of values written-back
system.cpu.iew.wb_producers                  59150096                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.958825                       # insts written-back per cycle
system.cpu.iew.wb_sent                       78279919                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 94728784                       # number of integer regfile reads
system.cpu.int_regfile_writes                55462258                       # number of integer regfile writes
system.cpu.ipc                               1.814407                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.814407                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63334676     80.72%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               934843      1.19%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8923214     11.37%     93.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5267019      6.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               78459765                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    22194400                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.282876                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                18528518     83.48%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     88      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2710469     12.21%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                955325      4.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              100654156                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          219178916                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     78265769                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          82685027                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   79990897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  78459765                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 122                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2693388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            160940                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7658602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39904046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.966211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.789872                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1957419      4.91%      4.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6891945     17.27%     22.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21976980     55.07%     77.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8696948     21.79%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              380754      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39904046                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.963681                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            869778                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1512                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9005862                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5326384                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               166788405                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         39955460                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           46                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1132                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1513                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             32                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10975406                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6839259                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            134941                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5043912                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4887256                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.894157                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1815673                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                161                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          486141                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             484358                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1783                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        56765                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         2433982                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            134418                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39535431                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.955148                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.962796                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6946241     17.57%     17.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15546273     39.32%     56.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7177452     18.15%     75.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2806203      7.10%     82.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2936774      7.43%     89.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1355200      3.43%     93.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          603936      1.53%     94.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          475684      1.20%     95.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1687668      4.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39535431                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             72495459                       # Number of instructions committed
system.cpu.commit.opsCommitted               77297630                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    13927857                       # Number of memory references committed
system.cpu.commit.loads                       8669916                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.branches                   10448021                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    71605208                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2070498                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     62456092     80.80%     80.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       913677      1.18%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8669916     11.22%     93.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5257941      6.80%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     77297630                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1687668                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12825087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12825087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12825087                       # number of overall hits
system.cpu.dcache.overall_hits::total        12825087                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1008                       # number of overall misses
system.cpu.dcache.overall_misses::total          1008                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     55033125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55033125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     55033125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55033125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12826095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12826095                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12826095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12826095                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000079                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54596.354167                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54596.354167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54596.354167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54596.354167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3142                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              49                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.122449                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          684                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     20524375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20524375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     20524375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20524375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63346.836420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63346.836420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63346.836420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63346.836420                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7966000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7966000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25091875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25091875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7966421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7966421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59600.653207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59600.653207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13290000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13290000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68505.154639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68505.154639                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29941250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29941250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51007.240204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51007.240204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7234375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7234375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55649.038462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55649.038462                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       120000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       120000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           258.828332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12825511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          39584.910494                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            156875                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   258.828332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.505524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.505524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51305112                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51305112                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1720164                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1977696                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  34469985                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1601150                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 135051                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4987356                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   572                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               80837245                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                530951                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             146777                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       76872828                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    10975406                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7187287                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      39620080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  271160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  652                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          825                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  24443685                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   529                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           39904046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.048594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.983524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   289439      0.73%      0.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 17509219     43.88%     44.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2078209      5.21%     49.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 20027179     50.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             39904046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274691                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.923963                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     24442605                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24442605                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24442605                       # number of overall hits
system.cpu.icache.overall_hits::total        24442605                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1071                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1071                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1071                       # number of overall misses
system.cpu.icache.overall_misses::total          1071                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72408732                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72408732                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72408732                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72408732                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24443676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24443676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24443676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24443676                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67608.526611                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67608.526611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67608.526611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67608.526611                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        19555                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               249                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.534137                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          339                       # number of writebacks
system.cpu.icache.writebacks::total               339                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          227                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          227                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          227                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          227                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          844                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          844                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          844                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          844                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59563737                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59563737                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59563737                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59563737                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70573.148104                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70573.148104                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70573.148104                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70573.148104                       # average overall mshr miss latency
system.cpu.icache.replacements                    339                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24442605                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24442605                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1071                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1071                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72408732                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72408732                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24443676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24443676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67608.526611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67608.526611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          227                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          227                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59563737                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59563737                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70573.148104                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70573.148104                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.747598                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24443449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          28961.432464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             85625                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   439.747598                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.858882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          97775548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         97775548                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      895342                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  335946                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 620                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  68443                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 7945                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     49                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  24972161875                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 135051                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3070638                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  373234                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2524                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  34679561                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1643038                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               80261789                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                284342                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                714912                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  87321                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1475                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            98207212                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   363688877                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                104005353                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       32                       # Number of vector rename lookups
system.cpu.rename.committedMaps              94284890                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3922322                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      74                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  70                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2871636                       # count of insts added to the skid buffer
system.cpu.rob.reads                        117579166                       # The number of ROB reads
system.cpu.rob.writes                       159834698                       # The number of ROB writes
system.cpu.thread_0.numInsts                 72495459                       # Number of Instructions committed
system.cpu.thread_0.numOps                   77297630                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   83                       # number of demand (read+write) hits
system.l2.demand_hits::total                      120                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  37                       # number of overall hits
system.l2.overall_hits::.cpu.data                  83                       # number of overall hits
system.l2.overall_hits::total                     120                       # number of overall hits
system.l2.demand_misses::.cpu.inst                807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                241                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1048                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               807                       # number of overall misses
system.l2.overall_misses::.cpu.data               241                       # number of overall misses
system.l2.overall_misses::total                  1048                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58179375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     19230625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         77410000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58179375                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     19230625                       # number of overall miss cycles
system.l2.overall_miss_latency::total        77410000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              324                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1168                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             324                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1168                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.956161                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.743827                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.897260                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.956161                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.743827                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.897260                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72093.401487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79795.124481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73864.503817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72093.401487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79795.124481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73864.503817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        82                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1164                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51921625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     16844875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68766500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51921625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     16844875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      7341580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76108080                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.956161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.716049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.889555                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.956161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.716049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996575                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64339.064436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72607.219828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66185.274302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64339.064436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72607.219828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 58732.640000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65384.948454                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      7341580                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7341580                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 58732.640000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 58732.640000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    55                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              75                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  75                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6541875                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6541875                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.576923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        87225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        87225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5963000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5963000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.576923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79506.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79506.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58179375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58179375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.956161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72093.401487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72093.401487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51921625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51921625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.956161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64339.064436                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64339.064436                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12688750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12688750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.855670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.855670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76438.253012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76438.253012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10881875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10881875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.809278                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.809278                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69311.305732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69311.305732                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     628                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 628                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    36                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    78.045821                       # Cycle average of tags in use
system.l2.tags.total_refs                         525                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       405                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.296296                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   8130000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.048545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    10.997276                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.004764                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000671                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.016724                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12245                       # Number of tag accesses
system.l2.tags.data_accesses                    12245                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        93.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000607750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8656                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1132                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1132                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1132                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   72448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   24972087500                       # Total gap between requests
system.mem_ctrls.avgGap                   22060147.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        14848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher         5952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2068223.018036158755                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 594582.082012873376                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 238345.403565505287                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          807                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          232                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher           93                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20509375                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      7764250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      4461884                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25414.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33466.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     47977.25                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        51648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        14848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher         5952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         72448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          807                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          232                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher           93                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2068223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       594582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher       238345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2901151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2068223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2068223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2068223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       594582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher       238345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2901151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1132                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                11510509                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               5660000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           32735509                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10168.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28918.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 911                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          216                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   328.888889                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   204.657777                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   319.607822                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           68     31.48%     31.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           48     22.22%     53.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           31     14.35%     68.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           16      7.41%     75.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           11      5.09%     80.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            9      4.17%     84.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      2.31%     87.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      2.31%     89.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           23     10.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          216                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 72448                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.901151                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          500940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        5326440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1971150480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    399195510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9253145760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11630290170                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.730209                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24052442500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    833820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     85899375                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2756040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1971150480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    392079060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9259138560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11626049820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.560406                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24068012634                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    833820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     70329241                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1057                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1057                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2264                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2264                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        72448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   72448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1132                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1132    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1132                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1573607                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5986125                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          343                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           844                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          194                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2027                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          654                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  2681                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        75712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        21120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  96832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             149                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1317                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248480                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1230     93.39%     93.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     87      6.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1317                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  24972161875                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            1376875                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1582500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            613116                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
