
*** Running vivado
    with args -log Car_Alarm_System_S.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Car_Alarm_System_S.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Car_Alarm_System_S.tcl -notrace
Command: synth_design -top Car_Alarm_System_S -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Car_Alarm_System_S' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (1#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:54]
INFO: [Synth 8-6157] synthesizing module 'fuel_pump_logic' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:72]
INFO: [Synth 8-6155] done synthesizing module 'fuel_pump_logic' (2#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:72]
INFO: [Synth 8-6157] synthesizing module 'Anti_theft_FSM' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:85]
	Parameter Armed bound to: 3'b000 
	Parameter Triggered bound to: 3'b001 
	Parameter Sound_Alarm bound to: 3'b010 
	Parameter Disarmed bound to: 3'b011 
	Parameter Ignition_off bound to: 3'b100 
	Parameter Door_open bound to: 3'b101 
	Parameter Door_close bound to: 3'b110 
	Parameter Alarm_on bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'led' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:208]
INFO: [Synth 8-6155] done synthesizing module 'led' (3#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:208]
INFO: [Synth 8-6155] done synthesizing module 'Anti_theft_FSM' (4#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:85]
INFO: [Synth 8-6157] synthesizing module 'time_parameters' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:224]
INFO: [Synth 8-226] default block is never used [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:230]
INFO: [Synth 8-6155] done synthesizing module 'time_parameters' (5#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:224]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:240]
INFO: [Synth 8-6157] synthesizing module 'freq_divider' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:310]
INFO: [Synth 8-6157] synthesizing module 'mod_8_counter' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:302]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:293]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (6#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:293]
INFO: [Synth 8-6155] done synthesizing module 'mod_8_counter' (7#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:302]
INFO: [Synth 8-6155] done synthesizing module 'freq_divider' (8#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:310]
INFO: [Synth 8-6155] done synthesizing module 'timer' (9#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:240]
INFO: [Synth 8-6155] done synthesizing module 'Car_Alarm_System_S' (10#1) [C:/Users/User/CASS/CASS.srcs/sources_1/new/CASS.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.461 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1018.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Documents/Zybo_Z7_Master.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/Zybo_Z7_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Documents/Zybo_Z7_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Car_Alarm_System_S_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Car_Alarm_System_S_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1107.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1107.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1107.039 ; gain = 88.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1107.039 ; gain = 88.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1107.039 ; gain = 88.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Anti_theft_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              111
                 iSTATE2 |                              100 |                              011
                 iSTATE3 |                              101 |                              100
                 iSTATE6 |                              110 |                              101
                 iSTATE5 |                              111 |                              110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Anti_theft_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.039 ; gain = 88.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 46    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   2 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1107.039 ; gain = 88.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1107.039 ; gain = 88.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1107.039 ; gain = 88.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1117.004 ; gain = 98.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.004 ; gain = 98.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.004 ; gain = 98.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.004 ; gain = 98.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.004 ; gain = 98.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.004 ; gain = 98.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.004 ; gain = 98.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |    35|
|4     |LUT2   |    12|
|5     |LUT3   |     5|
|6     |LUT4   |    43|
|7     |LUT5   |    11|
|8     |LUT6   |    12|
|9     |FDPE   |    27|
|10    |FDRE   |   157|
|11    |IBUF   |     7|
|12    |OBUF   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.004 ; gain = 98.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1117.004 ; gain = 9.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.004 ; gain = 98.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1124.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1132.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1132.281 ; gain = 113.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/CASS/CASS.runs/synth_1/Car_Alarm_System_S.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Car_Alarm_System_S_utilization_synth.rpt -pb Car_Alarm_System_S_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  3 00:55:34 2021...
