// Seed: 3825666752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge id_3 && 1 or 1) begin
    if (id_2) begin
      id_4 <= id_3;
      if ((id_6)) begin
        id_2 <= 1;
        #1;
      end else begin
        if (1) id_3 <= id_3;
        else if (id_6) begin
          id_5 = 1;
        end
      end
      #0 id_1 <= 1;
    end
  end
endmodule
