[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMK03318RHSR production of TEXAS INSTRUMENTS from the text:LMK03318\nUltra-high performance clock generatorPLL\nOutput \nDividers\nSmart MUX\nOutput \nBuffers8 8 2Power \nConditioning\nInterface\nI2C/ROM/\nEEPROM\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nLMK03318 Ultra-Low-Noise JitterClock Generator Family WithOnePLL,EightOutputs,\nIntegrated EEPROM\n11Features\n1•Ultra-Low Noise, High Performance\n–Jitter: 100-fs RMS Typical, FOUT>100MHz\n–PSNR: –80dBc, Robust Supply Noise\nImmunity\n•Flexible Device Options\n–Upto8AC-LVPECL, AC-LVDS, AC-CML,\nHCSL orLVCMOS Outputs, orAny\nCombination\n–PinMode, I2CMode, EEPROM Mode\n–71-Pin Selectable Pre-programmed Default\nStart-Up Options\n•Dual Inputs With Automatic orManual Selection\n–Crystal Input: 10to52MHz\n–External Input: 1to300MHz\n•Frequency Margining Options\n–Fine Frequency Margining Using Low-Cost\nPullable Crystal Reference\n–Glitchless Coarse Frequency Margining (%)\nUsing Output Dividers\n•Other Features\n–Supply: 3.3-V Core, 1.8-V, 2.5-V, or3.3-V\nOutput Supply\n–Industrial Temperature Range (–40ºCto85ºC)\nSPACER2Applications\n•Switches andRouters\n•Network andTelecom Line Cards\n•Servers andStorage Systems\n•Wireless Base Station\n•PCIe Gen1, Gen2, Gen3, Gen4\n•Test andMeasurement\n•Broadcast Infrastructure\n3Description\nThe LMK03318 device isan ultra-low-noise\nPLLATINUM ™clock generator with one fractional-N\nfrequency synthesizer with integrated VCO, flexible\nclock distribution and fanout, and pin-selectable\nconfiguration states stored inon-chip EEPROM. The\ndevice cangenerate multiple clocks forvarious multi-\ngigabit serial interfaces and digital devices, thus\nreducing BOM cost and board area and improving\nreliability byreplacing multiple oscillators and clock\ndistribution devices. The ultra-low jitter reduces bit-\nerror rate (BER) inhigh-speed serial links.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMK03318 WQFN (48) 7.00 mm×7.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nLMK03318 Simplified Block Diagram\n2LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 3\n5Description (continued) ......................................... 4\n6Device Comparison Table ..................................... 4\n7PinConfiguration andFunctions ......................... 5\n8Specifications ......................................................... 7\n8.1 Absolute Maximum Ratings ...................................... 7\n8.2 ESD Ratings .............................................................. 7\n8.3 Recommended Operating Conditions ....................... 8\n8.4 Thermal Information .................................................. 8\n8.5 Thermal Information .................................................. 8\n8.6 Electrical Characteristics -Power Supply ................. 9\n8.7 Pullable Crystal Characteristics (SECREF_P,\nSECREF_N) ............................................................. 10\n8.8 Non-Pullable Crystal Characteristics (SECREF_P,\nSECREF_N) ............................................................. 11\n8.9 Clock Input Characteristics (PRIREF_P/PRIREF_N,\nSECREF_P/SECREF_N) ......................................... 11\n8.10 VCO Characteristics .............................................. 11\n8.11 PLL Characteristics ............................................... 12\n8.12 1.8-V LVCMOS Output Characteristics\n(OUT[7:0]) ................................................................ 12\n8.13 LVCMOS Output Characteristics (STATUS[1:0]) ..12\n8.14 Open-Drain Output Characteristics\n(STATUS[1:0]) .......................................................... 13\n8.15 AC-LVPECL Output Characteristics ..................... 13\n8.16 AC-LVDS Output Characteristics .......................... 13\n8.17 AC-CML Output Characteristics ............................ 14\n8.18 HCSL Output Characteristics ................................ 14\n8.19 Power-On Reset Characteristics ........................... 14\n8.20 2-Level Logic Input Characteristics\n(HW_SW_CTRL, PDN, GPIO[5:0]) .......................... 15\n8.21 3-Level Logic Input Characteristics (REFSEL,\nGPIO[3:1]) ................................................................ 15\n8.22 Analog Input Characteristics (GPIO[5]) ................. 15\n8.23 I2C-Compatible Interface Characteristics (SDA,\nSCL) ......................................................................... 16\n8.24 Typical 156.25-MHz Closed-Loop Output Phase\nNoise Characteristics ............................................... 16\n8.25 Typical 161.1328125-MHz Closed-Loop OutputPhase Noise Characteristics .................................... 17\n8.26 Closed-Loop Output Jitter Characteristics ........... 17\n8.27 PCIe Clock Output Jitter ....................................... 17\n8.28 Typical Power Supply Noise Rejection\nCharacteristics ......................................................... 18\n8.29 Typical Power-Supply Noise Rejection\nCharacteristics ......................................................... 18\n8.30 Typical Closed-Loop Output Spur Characteristics 18\n8.31 Typical Characteristics .......................................... 19\n9Parameter Measurement Information ................ 23\n9.1 Test Configurations ................................................. 23\n10Detailed Description ........................................... 27\n10.1 Overview ............................................................... 27\n10.2 Functional Block Diagram ..................................... 27\n10.3 Feature Description ............................................... 28\n10.4 Device Functional Modes ...................................... 32\n10.5 Programming ......................................................... 50\n10.6 Register Maps ....................................................... 71\n11Application andImplementation ...................... 117\n11.1 Application Information ........................................ 117\n11.2 Typical Applications ............................................ 117\n12Power Supply Recommendations ................... 127\n12.1 Device Power UpSequence ............................... 127\n12.2 Device Power UpTiming .................................... 128\n12.3 Power Down ........................................................ 129\n12.4 Power Rail Sequencing, Power Supply Ramp Rate,\nandMixing Supply Domains .................................. 129\n12.5 Power Supply Bypassing .................................... 131\n13Layout ................................................................. 133\n13.1 Layout Guidelines ............................................... 133\n13.2 Layout Example .................................................. 133\n14Device andDocumentation Support ............... 135\n14.1 Device Support .................................................... 135\n14.2 Receiving Notification ofDocumentation\nUpdates .................................................................. 135\n14.3 Community Resources ........................................ 135\n14.4 Trademarks ......................................................... 135\n14.5 Electrostatic Discharge Caution .......................... 135\n14.6 Glossary .............................................................. 135\n15Mechanical, Packaging, andOrderable\nInformation ......................................................... 135\n3LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated4Revision History\nChanges from Revision D(December 2017) toRevision E Page\n•Clarified note about VOH(rail-to-rail swing only with VDDO =1.8V+/-5%)........................................................................ 12\n•Changed Slew Rate minimum andmaximum from: 2.25 V/ns and5V/ns to:1V/ns and4V/ns, respectively .................. 14\n•Updated PRODID reset value tobe0x33 (was 0x31) .......................................................................................................... 71\n•Updated REVID reset value tobe0x02 (was 0x01) ............................................................................................................ 71\n•Added theSupport forPCB Temperature upto105°Csubsection .................................................................................... 133\nChanges from Revision C(August 2017) toRevision D Page\n•Added bullets totheApplications section .............................................................................................................................. 1\n•Added PCIe Clock Output Jitter table ................................................................................................................................... 17\n•Added tablenotes toTable 10............................................................................................................................................... 57\n•Changed thefirstparagraph ofthePowering UpFrom Single-Supply Rail section .......................................................... 129\n•Changed thefirstparagraph ofthePowering UpFrom Split-Supply Rails section andFigure 84.................................... 130\n•Changed thefirstparagraph andadded new content totheSlow Power-Up Supply Ramp section ................................ 130\n•Changed thefirstparagraph oftheNon-Monotonic Power-Up Supply Ramp section ...................................................... 131\nChanges from Revision B(August 2016) toRevision C Page\n•Added atable note toRecommended Operating Conditions explaining theNOM values .................................................... 8\n•Changed Vbb =1.3Vto1.8inFigure 45............................................................................................................................ 35\nChanges from Revision A(December 2015) toRevision B Page\n•Changed titlefrom Configuring thePLL toDevice Functional Modes .................................................................................. 32\n•Changed titlefrom Interface andControl toProgramming .................................................................................................. 50\n•Added new sections toPower Supply Recommendations ................................................................................................ 129\n4LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated5Description (continued)\nForthePLL, adifferential clock, asingle-ended clock, oracrystal input canbeselected asthereference clock.\nThe selected reference input can beused tolock theVCO frequency ataninteger orfractional multiple ofthe\nreference input frequency. The VCO frequency canbetuned between 4.8GHz and5.4GHz. The PLL offers the\nflexibility toselect apredefined oruser-defined loop bandwidth, depending ontheneeds oftheapplication. The\nPLL hasapost-divider thatcanbeselected between divide-by 2,3,4,5,6,7,or8.\nAlltheoutput channels canselect thedivided-down VCO clock from thePLL asthesource fortheoutput divider\ntosetthefinal output frequency. Some output channels canalso independently select thereference input forthe\nPLL asanalternative source tobebypassed tothecorresponding output buffers. The 8-bit output dividers\nsupport adivide range of1to256 (even orodd), output frequencies upto1GHz, and output phase\nsynchronization capability.\nAlloutput pairs areground-referenced CML drivers with programmable swing that can beinterfaced toLVDS,\nLVPECL, orCML receivers with ACcoupling. Alloutput pairs can also beindependently configured asHCSL\noutputs or2×1.8-V LVCMOS outputs. The outputs offer lower power at1.8V,higher performance and power\nsupply noise immunity, and lower EMI compared tovoltage-referenced driver designs (such astraditional LVDS\nand LVPECL drivers). Two additional 3.3-V LVCMOS outputs canbeobtained viatheSTATUS pins. This isan\noptional feature incase ofaneed for3.3-V LVCMOS outputs anddevice status signals arenotneeded.\nThe device features self start-up from on-chip programmable EEPROM orpre-defined ROM memory, which\noffers multiple custom device modes selectable viapincontrol eliminating theneed forserial programming. The\ndevice registers and on-chip EEPROM settings are fully programmable through the I2C-compatible serial\ninterface. The device slave address isprogrammable inEEPROM andLSBs canbesetwith a3-state pin.\nThe device provides two frequency margining options with glitch-free operation tosupport system design\nverification tests (DVT), such asstandard compliance and system timing margin testing. Fine frequency\nmargining (inppm) canbesupported byusing alow-cost pullable crystal ontheinternal crystal oscillator (XO),\nandselecting thisinput asthereference tothePLL synthesizer. The frequency margining range isdetermined by\nthetrim sensitivity ofthecrystal and theon-chip varactor range. XOfrequency margining can becontrolled\nthrough pinorI2Ccontrol forease-of useand high flexibility. Coarse frequency margining (in%)isavailable on\nanyoutput channel bychanging theoutput divide value viaI2Cinterface, which synchronously stops andrestarts\ntheoutput clock toprevent aglitch orrunt pulse when thedivider ischanged.\nInternal power conditioning provide excellent power supply noise rejection (PSNR), reducing thecost and\ncomplexity ofthepower delivery network. The analog and digital core blocks operate from 3.3-V ±5%supply\nandoutput blocks operate from 1.8-V, 2.5-V, or3.3-V ±5%supply.\n6Device Comparison Table\nTable 1.LVPECL Output Jitter Over Different Integration Bandwidths\nOUTPUT FREQUENCY (MHz) INTEGRATION BANDWIDTH TYPICAL JITTER (ps,rms)\n<100 12kHz -5MHz 0.15\n>100 1kHz –5MHz\n12kHz –20MHz0.1\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n3637\n35\n34\n3317\n18\n19\n20\n21\n22\n23\n2428\n27\n2629\n253031321\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1312\n14\n15\n16STATUS1\nPDNCAP_DIG\nGPIO0\nVDDO_7OUT7_POUT7_N VDDO_6OUT6_POUT6_N VDDO_5\nSDANC\nCAP_LDOOUT0_P\nOUT1_N\nOUT1_P\nVDDO_01VDDO_23\nOUT2_P\nOUT2_NGPIO5\nGPIO2GPIO4\nSCLREFSELSTATUS0\nOUT5_P\nPRIREF_NVDD_IN\nOUT0_NPRIREF_P GPIO3\nHW_SW_CTRL\nOUT4_NOUT3_NCAP_PLL\nVDD_LDO SECREF_P\nSECREF_N\nOUT3_P\nGPIO1OUT4_P VDDO_4OUT5_N\nVDD_DIGVDD_PLL\nLF\n5LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated7PinConfiguration andFunctions\nRHS Package\n48-Pin QFN\nTop View\nPinFunctions\nNO. NAME TYPE DESCRIPTION\nPOWER\nn/a DAP Ground DieAttach Pad.\nThe DAP isanelectrical connection andprovides athermal dissipation path. Forproper\nelectrical andthermal performance ofthedevice, a6×6viapattern (0.3 mmholes) is\nrecommended toconnect theDAP tomultiple ground layers ofthePCB. Refer toLayout\nGuidelines .\n4 VDD_DIG Analog 3.3Vpower supply fordigital control andSTATUS outputs.\n5 VDD_IN Analog 3.3Vpower supply forinput block.\n18 VDDO_01 Analog 1.8V,2.5V,or3.3Vpower supply forOUT0/OUT1 channel.\n19 VDDO_23 Analog 1.8V,2.5V,or3.3Vpower supply forOUT2/OUT3 channel.\n27 VDD_LDO Analog 3.3Vpower supply forPLL LDO.\n36 VDD_PLL Analog 3.3Vpower supply forPLL/VCO.\n37 VDDO_4 Analog 1.8V,2.5V,or3.3Vpower supply forOUT4 channel.\n40 VDDO_5 Analog 1.8V,2.5V,or3.3Vpower supply forOUT5 channel.\n43 VDDO_6 Analog 1.8V,2.5V,or3.3Vpower supply forOUT6 channel.\n46 VDDO_7 Analog 1.8V,2.5V,or3.3Vpower supply forOUT7 channel.\n6LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nNO. NAME TYPE DESCRIPTION\nINPUT BLOCK\n6,7 PRIREF_P,\nPRIREF_NUniversal Primary reference clock.\nAccepts adifferential orsingle-ended input. Input pins have AC-coupling capacitors and\nbiasing internally. ForLVCMOS input, thenon-driven input pinmust bepulled down to\nground.\n8 REFSEL LVCMOS Manual reference input selection forPLL (3-state).\nWeak pul-lup resistor.\n9 HW_SW_CTRL LVCMOS Selection forHard PinMode (ROM), Soft PinMode (EEPROM), orRegister Default Mode.\nWeak pullup resistor.\n10,11 SECREF_P,\nSECREF_NUniversal Secondary reference clock.\nAccepts adifferential orsingle-ended input orcrystal input. Input pins have AC-coupling\ncapacitors andbiasing internally. ForLVCMOS input, external input termination isneeded\ntoattenuate theswing toless than 2.6V,andthenon-driven input pinmust bepulled\ndown toground.\nForcrystal input, AT-cut fundamental crystal must beused asperdefined specification,\nandpullable crystal should beused forfinemargining.\nSYNTHESIZER BLOCK\n3 CAP_DIG Analog External bypass capacitor fordigital blocks. Attach a10µFtoGND.\n28 CAP_LDO Analog External bypass capacitor forPLL LDO. Attach a10µFtoGND.\n34 LF Analog External loop filter forPLL.\n35 CAP_PLL Analog External bypass capacitor forPLL. Attach a10µFtoGND.\nOUTPUT BLOCK\n14,15 OUT0_P, OUT0_N Universal Differential/LVCMOS output pair0.Programmable driver with differential or2×1.8-V\nLVCMOS outputs.\n17,16 OUT1_P, OUT1_N Universal Differential/LVCMOS output pair1.Programmable driver with differential or2×1.8-V\nLVCMOS outputs.\n20,21 OUT2_P, OUT2_N Universal Differential/LVCMOS output pair2.Programmable driver with differential or2×1.8-V\nLVCMOS outputs.\n23,22 OUT3_P, OUT3_N Universal Differential/LVCMOS output pair3.Programmable driver with differential or2×1.8-V\nLVCMOS outputs.\n39,38 OUT4_P, OUT4_N Universal Differential/LVCMOS output pair4.Programmable driver with differential or2×1.8-V\nLVCMOS outputs.\n42,41 OUT5_P, OUT5_N Universal Differential/LVCMOS output pair5.Programmable driver with differential or2×1.8-V\nLVCMOS outputs.\n45,44 OUT6_P, OUT6_N Universal Differential/LVCMOS output pair6.Programmable driver with differential or2×1.8-V\nLVCMOS outputs.\n48,47 OUT7_P, OUT7_N Universal Differential/LVCMOS output pair7.Programmable driver with differential or2×1.8-V\nLVCMOS outputs.\n7LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nNO. NAME TYPE DESCRIPTION\n(1) Refer toDevice Configuration Control fordetails onthedigital control/interfaces.DIGITAL CONTROL /INTERFACES(1)\n1 STATUS0 Universal Status output 0(open drain, requires external pullup) or3.3-V LVCMOS output from synth\n(push-pull).\nStatus signal selection andoutput polarity areprogrammable.\n2 STATUS1 Universal Status output 1(open drain, requires external pullup) or3.3-V LVCMOS output from synth\n(push-pull).\nStatus signal selection andoutput polarity areprogrammable.\n12 GPIO0 LVCMOS Multifunction inputs (2-state).\n13 PDN LVCMOS Device power-down (active low). Weak pullup resistor.\n24 GPIO1 LVCMOS Multifunction input (3-state or2-state).\n25 SDA LVCMOS I2Cserial data (bidirectional, open drain).\nRequires anexternal pullup resistor toVDD_DIG.\nI2Cslave address isinitialized from on-chip EEPROM.\n26 SCL LVCMOS I2Cserial clock (bidirectional, open drain).\nRequires anexternal pullup resistor toVDD_DIG.\n29 NC N/A Noconnect.\n30 GPIO2 LVCMOS Multifunction input (3-state or2-state).\n31 GPIO3 LVCMOS Multifunction input (3-state or2-state).\n32 GPIO4 LVCMOS Multifunction input (2-state).\n33 GPIO5 Universal Multifunction input (2-state) oranalog input forfrequency margin.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute maximum-rated conditions forextended periods may affect device reliability.8Specifications\n8.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage forinput, synthesizer, control, andoutput blocks, VDD_IN, VDD_PLL, VDD_LDO,\nVDD_DIG, VDDO_x–0.3 3.6 V\nInput voltage, clock andlogic inputs, VIN –0.3 VDD+0.3 V\nOutput voltage forclock andlogic outputs, VOUT –0.3 VDD+0.3 V\nJunction temperature, TJ 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions. Pins listed as±2000 Vmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions. Pins listed as±500Vmay actually have higher performance.8.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n8LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) The 3different NOM values arethe3typical testvoltages throughout thedata sheet.8.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nSupply voltage forinput, analog, control blocks, VDD_IN, VDD_PLL, VDD_LDO, VDD_DIG 3.135 3.3 3.465 V\nSupply voltage foroutput drivers (Differential, LVCMOS), VDDO_x(1)1.7 1.8 3.465\nV 1.7 2.5 3.465\n1.7 3.3 3.465\nAmbient temperature, TA –40 25 85 °C\nJunction temperature, TJ 125 °C\nMaximum VDD power-up ramp, dVDD/dt 0.1 100 ms\nEEPROM number ofwrites, WR 100\n(1) Formore information about traditional andnew thermal metrics, seeSemiconductor andICPackage Thermal Metrics .\n(2) The package thermal resistance iscalculated ona4-layer JEDEC board.\n(3) Package DAP connected toPCB GND plane with 16thermal vias (0.3 mmdiameter).\n(4)ψJB(junction toboard) isused when themain heat flow isfrom thejunction totheGND pad. Refer totheLayout section formore\ninformation onensuring good system reliability andquality.8.4 Thermal Information\nTHERMAL METRIC(1)LMK03318(2)(3)(4)\nUNITRHA (WQFN)\n48PINS\nAirflow (LFM) 0 Airflow (LFM) 200 Airflow (LFM) 400\nRθJA Junction-to-ambient thermal resistance 26.47 16.4 14.62 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 16.57 n/a n/a °C/W\nRθJB Junction-to-board thermal resistance 6.84 n/a n/a °C/W\nψJT Junction-to-top characterization parameter 0.23 0.31 0.47 °C/W\nψJB Junction-to-board characterization parameter 4.02 3.86 3.84 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.06 n/a n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seeSemiconductor andICPackage Thermal Metrics application report.8.5 Thermal Information\nTHERMAL METRIC(1)CONDITIONLMK03318\nUNIT RHA (WQFN)\n48PINS\nRθJAJunction-to-ambient thermal\nresistance10-layer 200mm×250mmboard, 36thermal vias,\nAirflow =0LFM10 °C/W\nψJBJunction-to-board\ncharacterization parameter10-layer 200mm×250mmboard, 36thermal vias,\nAirflow =0LFM2.8 °C/W\n9LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) PTOTAL =PDC+PAC,where: PDC=3.4mAtypical. PAC=C×V2×fOUT.8.6 Electrical Characteristics -Power Supply\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nlDDCore current consumption,\nperblockPrimary input (differential orsingle-ended) -active 10\nmASecondary input (differential orsingle-ended) -active 10\nSecondary input (XO) -active 11\nPLL doubler -active 4\nPLL block –active 110\nControl block 53\nIDDOOutput current\nconsumption, perblockOutput channel (MUX andDivider only) –active 46\nmAAC-LVDS driver (one pair)\nAC-coupled to100Ωdifferential10\nAC-LVPECL driver (one pair), AC-coupled to100Ω\ndifferential18\nAC-CML driver (one pair), AC-coupled to100Ω\ndifferential16\nHCSL driver (one pair)\n50ΩtoGND25\n1.8-V LVCMOS driver (two outputs), 100MHz, 5pF\nload(2) 10\n3.3-V LVCMOS driver onSTATUS0, STATUS1, 100\nMHz, 5pFload(2) 21\nIDD_IN\nCurrent consumption, per\nsupply pinInputs:\n-PRIinput enabled, settoLVDS mode\n-SEC input enabled, settocrystal mode\n-Input MUX settoauto select\n-Reference clock is25MHz\n-Rdividers setto1\nPLL:\n-Mdivider =1\n-Doubler enabled\n-ICP=6.4mA\n-Loop bandwidth =400kHz\n-VCO Frequency =5GHz\n-Feedback divider =100\n-Post divider =8\nOutputs:\n-OUT[0-7] =156.25 MHz LVPECL\n-STATUS1: Loss oflock PLL\n-STATUS0: Loss ofsecondary reference\nPower Supplies:\n-VDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V\n-VDDO_xx =3.3V48 65 mA\nIDD_PLL 128 158 mA\nIDD_LDO 15 30 mA\nIDD_DIG 19 38 mA\nIDDO_01 85 105 mA\nIDDO_23 85 105 mA\nIDDO_4 58 75 mA\nIDDO_5 58 75 mA\nIDDO_6 58 75 mA\nIDDO_7 58 75 mA\nIDD-PD Total device, LMK03318 Power down (PDN =0) 30 50 mA\n10LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Parameter isspecified bycharacterization andisnottested inproduction.\n(2) The crystal pullability ratio isconsidered inthecase where theXOfrequency margining option isenabled. The actual pullrange\ndepends onthecrystal pullability, aswell ason-chip capacitance (Con-chip ),device crystal oscillator input capacitance (CXO),PCB stray\ncapacitance (CPCB),andanyinstalled on-board tuning capacitance (CTUNE ).Trim sensitivity orpullability (ppm/pF), TS=C1×1e6/[2×\n(C0+CL)2].Ifthetotal external capacitance isless than thecrystal CL,thecrystal oscillates atahigher frequency than thenominal\ncrystal frequency. Ifthetotal external capacitance ishigher than CL,thecrystal oscillates atalower frequency than nominal.\n(3) Using acrystal with higher ESR candegrade output phase noise andmay impact crystal start-up.\n(4) Verified with crystals specified foraload capacitance ofCL=9pF.PCB stray capacitance was measured tobe1pF.Crystals tested:\n19.2-MHz TXC (Part Number: 7M19272001), 19.44 MHz TXC (Part Number: 7M19472001), 25MHz TXC (Part Number: 7M25072001),\n38.88-MHz TXC (Part Number: 7M38872001), 49.152-MHz TXC (Part Number: 7M49172001), 50-MHz TXC (Part Number:\n7M50072001).8.7 Pullable Crystal Characteristics (SECREF_P, SECREF_N)\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C(1)(2)(3)(4)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfXTAL Crystal frequency Fundamental Mode 10 52 MHz\nESR Equivalent series resistancefXTAL =10MHz to16MHz 60\nΩ fXTAL =16MHz to30MHz 50\nfXTAL =30MHz to52MHz 30\nCL Load capacitance\nRecommended crystal specifications9 pF\nC0 Shunt capacitance 2.1 pF\nC0/C1Shunt capacitance to\nmotional capacitance ratio220 250\nPXTAL Crystal maximum drive level 300 µW\nCXOOn-Chip XOinput\ncapacitance atSECREF_P\nandSECREF_NSingle-ended, each pinreferenced toGND 14 24 pF\nTrim Trim sensitivityCL=9pF,fXTAL =50MHz 25\nppm/pF\nCL=9pF,fXTAL =25MHz 35\nCon-chip-5p-\nloadOn-chip tunable capacitor\nvariation over VTacross\ncrystal load of5pFFrequency accuracy ofcrystal over temperature, aging\nandinitial accuracy <±25ppm.450 fF\nCon-chip-12p-\nloadOn-chip tunable capacitor\nvariation over VTacross\ncrystal load of12pFFrequency accuracy ofcrystal over temperature, aging\nandinitial accuracy <±25ppm.1.5 pF\nfPR Pulling range Crystal C0/C1<250 ±50 ppm\n11LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Parameter isspecified bycharacterization andisnottested inproduction.\n(2) Using acrystal with higher ESR candegrade XOphase noise andmay impact crystal start-up.\n(3) Verified with crystals specified foraload capacitance ofCL=9pF.PCB stray capacitance was measured tobe1pF.Crystal tested: 25-\nMHz TXC (part number: 7M25072001).8.8 Non-Pullable Crystal Characteristics (SECREF_P, SECREF_N)\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C(1)(2)(3)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfXTAL Crystal frequency Fundamental mode 10 52 MHz\nESR Equivalent series resistancefXTAL =10MHz to16MHz 60\nΩ fXTAL =16MHz to30MHz 50\nfXTAL =30MHz to52MHz 30\nPXTAL Crystal maximum drive level 300 µW\nCXOOn-Chip XOinput capacitance\natXiandXoSingle-ended, each pinreferenced to\nGND14 24 pF\nCon-chip-5p-loadOn-chip tunable capacitor\nvariation over VTacross\ncrystal load of5pFFrequency accuracy ofcrystal over\ntemperature, aging andinitial accuracy\n<±25ppm.450 fF\nCon-chip-12p-loadOn-chip tunable capacitor\nvariation over VTacross\ncrystal load of12pFFrequency accuracy ofcrystal over\ntemperature, aging andinitial accuracy\n<±25ppm.1.5 pF\n(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) Slew-rate-detect circuitry must beused when VIH<1.7VandVIL>0.2V.VIH/VILdetect circuitry must beused when VIH<1.5VandVIL\n>0.4V.Refer toREFDETCTL Register; R25 forrelevant register information.\n(3) Ensured bycharacterization.8.9 Clock Input Characteristics (PRIREF_P/PRIREF_N, SECREF_P/SECREF_N)\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n85°C(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfCLK Input frequency range 1 300 MHz\nVIH(2)LVCMOS input high voltage PRI_REF 1.4 VDD_IN V\nVIH(2)LVCMOS input high voltage SEC_REF 1.4 2.6 V\nVIL(2)LVCMOS input lowvoltage 0 0.5 V\nVID,DIFF,PPInput voltage swing,\ndifferential peak-peakDifferential input (where VCLK–VnCLK =|VID|×2)0.2 2 V\nVICM Input common-mode voltage Differential input 0.1 2 V\ndV/dt(3)Input edge slew rate (20% to\n80%)Differential input, peak-peak 0.5 V/ns\nSingle-ended input, non-driven input tiedtoGND 0.5 V/ns\nIDC(3)Input clock duty cycle 40% 60%\nIIN Input leakage current –100 100 µA\nCIN Input capacitance Single-ended, each pin 2 pF\n8.10 VCO Characteristics\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfVCO Frequency range 4.8 5.4 GHz\nKVCO VCO Gain 55 MHz/V\n12LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) PLL flatphase noise =PN1 Hz+20×log(N) +10×log(f PD),with wide loop bandwidth andaway from1/f noise region.\n(2) Phase noise normalized to1GHz. PLL 1/fphase noise =PN10 kHz +20×log(f OUT/1GHz) –10×log(offset/10 kHz)8.11 PLL Characteristics\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfPD Phase detector frequency 1 150 MHz\nPN1Hz PLL figure ofmerit(1)–231 dBc/Hz\nPN10kHzPLL 1/fnoise at10kHz offset\nnormalized to1GHz(2)ICP=6.4mA, 25MHz phase detector–136 dBc/Hz\nICP-HIZ Charge-pump leakage inHi-Z\nMode55 nA\n(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) The 1.8-V LVCMOS driver supports rail-to-rail output swing only when powered from VDDO =1.8V+/-5%(recommended VDDO for\nusewith LVCMOS output format). VOHlevel isNOT rail-to-rail forVDDO =2.5Vor3.3Vduetothedropout voltage oftheoutput\nchannel ’sinternal LDO regulator.\n(3) Ensured bycharacterization.8.12 1.8-V LVCMOS Output Characteristics (OUT[7:0])\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C,outputs loaded with 2pFtoGND(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT Output frequency 1 200 MHz\nVOH(2)Output high voltage IOH=1mA 1.35 V\nVOL Output lowvoltage IOL=1mA 0.35 V\nIOH Output high current 21 mA\nIOL Output lowcurrent –21 mA\ntR/tF Output rise/fall time 20% to80% 250 ps\ntSKEW(3)Output-to-output skew same divide value 100 ps\ntSKEW(3)Output-to-output skew LVCMOS-to-differential; same divide value 1.5 ns\ntPROP-CMOS IN-to-OUT propagation delay PLL bypass 1 ns\nPN-FloorOutput phase noise floor\n(fOFFSET >10MHz)66.66 MHz –155 dBc/Hz\nODC(3)Output Duty Cycle 45% 55%\nROUT Output Impedance 50 Ω\n(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) Ensured bycharacterization.8.13 LVCMOS Output Characteristics (STATUS[1:0])\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDD_O =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto85°C,\noutputs loaded with 2pFtoGND(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT Output frequency 3.75 200 MHz\nVOH Output high voltage IOH=1mA 2.5 V\nVOL Output lowvoltage IOL=1mA 0.6 V\nIOH Output high current 33 mA\nIOL Output lowcurrent –33 mA\ntR/tF(2)Output rise/fall time 20% to80%, R49[3-2], R49[1:0] =10 2.1 ns\n20% to80%, R49[3-2], R49[1-0] =00 0.35 ns\nPN-FloorOutput phase noise floor\n(fOFFSET >10MHz)66.66 MHz –148 dBc/Hz\nODC(2)Output duty cycle 45% 55%\nROUT Output impedance 50 Ω\n13LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated8.14 Open-Drain Output Characteristics (STATUS[1:0])\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOL Output lowvoltage 0.6 V\n(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) Anoutput frequency over fOUTmaximum specification ispossible, butoutput swing may beless than VODminimum specification.\n(3) Ensured bycharacterization.8.15 AC-LVPECL Output Characteristics\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n85°C,output pairAC-coupled to100-Ωdifferential load(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT Output frequency(2)1 1000 MHz\nVOD Output voltage swing 500 800 1000 mV\nVOUT-PP Differential output peak-to-\npeak swing2×|VOD|V\nVOS Output common mode 300 700 mV\ntSKEW(3)Output-to-output skew LVPECL-to-LVPECL; same divide value 60 ps\ntPROP-DIFF IN-to-OUT propagation delay PLL bypass 400 ps\ntR/tF(3)Output riseorfalltime 20% to80%, <300MHz 175 300 ps\n±100mVaround center point, >300MHz 200 ps\nPN-FloorOutput phase noise floor\n(fOFFSET >10MHz)156.25 MHz –164 dBc/Hz\nODC(3)Output duty cycle 45% 55%\n(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) Anoutput frequency over fOUTmaximum specification ispossible, butoutput swing may beless than VODminimum specification.\n(3) Ensured bycharacterization.8.16 AC-LVDS Output Characteristics\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n85°C,output pairAC-coupled to100-Ωdifferential load(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT Output frequency(2)1 800 MHz\nVOD Output voltage swing 250 400 450 mV\nVOUT-PP Differential output peak-to-\npeak swing2×|VOD|V\nVOS Output common mode 150 350 mV\ntSKEW(2)Output-to-output skew LVDS-to-LVDS; same divide value 60 ps\ntPROP-DIFF IN-to-OUT propagation delay PLL bypass 400 ps\ntR/tF(3)Output rise/fall time 20% to80%, <300MHz 200 300 ps\n±100mVaround center point, >300MHz 200 ps\nPN-FloorOutput phase noise floor\n(fOFFSET >10MHz)156.25 MHz –160 dBc/Hz\nODC(3)Output duty cycle 45% 55%\n14LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) Anoutput frequency over fOUTmaximum specification ispossible, butoutput swing may beless than VODminimum specification.\n(3) Ensured bycharacterization.8.17 AC-CML Output Characteristics\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C,output pairAC-coupled to100-Ωdifferential load(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT Output frequency(2)1 1000 MHz\nVOD Output voltage swing 400 600 800 mV\nVSS Differential output peak-to-\npeak swing2×|VOD|V\nVOS Output common mode 250 550 mV\ntSKEW(3)Output-to-output skew CML-to-CML; same divide value 60 ps\ntPROP-\nDIFFIN-to-OUT propagation delay PLL bypass400ps\ntR/tF(3)Output rise/fall time 20% to80%, <300MHz 190 300 ps\n±100mVaround center point, >300MHz 200 ps\nPN-FloorOutput phase noise floor\n(fOFFSET >10MHz)156.25 MHz –160 dBc/Hz\nODC(3)Output duty cycle 45% 55%\n(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) Measured from -150 mVto+150 mVonthedifferential waveform (OUT minus nOUT) with the300mVpp measurement window\ncentered onthedifferential zero crossing.\n(3) Ensured bydesign.\n(4) Ensured bycharacterization.8.18 HCSL Output Characteristics\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG= 3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C,outputs with 50Ω||2pFtoGND(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT Output frequency 1 400 MHz\nVOH Output high voltage(2)660 850 mV\nVOL Output lowvoltage(2)–150 150 mV\nVCROSS Absolute crossing voltage(3)250 550 mV\nVCROSS-\nDELTAVariation ofVCROSS(3)\n0 140mV\ntSKEW(4)Output-to-output skew Same divide value 100 ps\ntPROP-DIFF IN-to-OUT propagation delay PLL bypass 400 ps\ndV/dt(4)Slew rate(2)1 4 V/ns\nPN-FloorOutput phase noise floor\n(fOFFSET >10MHz)100MHz –158 dBc/Hz\nODC(4)Output duty cycle 45% 55%\n8.19 Power-On Reset Characteristics\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVTHRESH Threshold voltage 2.72 2.95 V\nVDROOP Allowable voltage droop 0.1 V\ntS-XTALStart-up time with 25-MHz\nXTALMeasured from time ofsupply reaching 3.135 Vto\ntime ofoutput toggling10 ms\ntS-CLKStart-up time with 25-MHz\nclock inputMeasured from time ofsupply reaching 3.135 Vto\ntime ofoutput toggling10 ms\n15LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated8.20 2-Level Logic Input Characteristics (HW_SW_CTRL, PDN, GPIO[5:0])\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIH Input high voltage 1.2 V\nVIL Input lowvoltage 0.6 V\nIIH Input high current VIH=VDD_DIG –40 40 µA\nIIL Input lowcurrent VIL=GND –40 40 µA\nCIN Input capacitance 2 pF\n8.21 3-Level Logic Input Characteristics (REFSEL, GPIO[3:1])\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIH Input high voltage 1.4 V\nVIM Input midvoltage 0.9 V\nVIL Input lowvoltage 0.4 V\nIIH Input high current VIH=VDD_DIG –40 40 µA\nIIL Input lowcurrent VIL=GND –40 40 µA\nCIN Input capacitance 2 pF\n8.22 Analog Input Characteristics (GPIO[5])\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C,pulldown resistor onGPIO[5] toGND asspecified below, HW_SW_CTRL =0\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVCTRL Control voltage range 0 VDD_DIG V\nVSTEPInput voltage forXO\nfrequency offset step\nselection onGPIO[5]50ΩtoGND: Selects on-chip capacitive load setby\nR88 andR8950\nmV2.32 kΩtoGND: Selects on-chip capacitive load set\nbyR90 andR91200\n5.62 kΩtoGND: Selects on-chip capacitive load set\nbyR92 andR93400\n10.5 kΩtoGND: Selects on-chip capacitive load set\nbyR94 andR95600\n18.7 kΩtoGND: Selects on-chip capacitive load set\nbyR96 andR97800\n34.8 kΩtoGND: Selects on-chip capacitive load set\nbyR98 andR991000\n84.5 kΩtoGND: Selects on-chip capacitive load set\nbyR100 andR1011200\nLeftfloating: Selects on-chip capacitive load setby\nR102 andR1031400\ntDELAY Delay between voltage\nchanges onGPIO[5] pin100ms\n16LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Total capacitive load foreach busline≤400pF.\n(2) Ensured bydesign.8.23 I2C-Compatible Interface Characteristics (SDA, SCL)\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=–40°Cto\n+85°C(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIH Input High Voltage 1.2 V\nVIL Input Low Voltage 0.6 V\nIIH Input Leakage –40 40 µA\nCIN Input Capacitance 2 pF\nCOUT Input Capacitance 400 pF\nVOL Output Low Voltage IOL=3mA 0.6 V\nfSCL I2CClock Rate 100 400 kHz\ntSU_STA START Condition Setup Time SCL high before SDA low 0.6 µs\ntH_STA START Condition Hold Time SCL lowafter SDA low 0.6 µs\ntPH_STA SCL Pulse Width High 0.6 µs\ntPL_STA SCL Pulse Width Low 1.3 µs\ntH_SDA SDA Hold Time SDA valid after SCL low 0 0.9 µs\ntSU_SDA SDA Setup Time 115 ns\ntR_IN /tF_IN SCL/SDA Input Rise andFallTime 300 ns\ntF_OUT SDA Output FallTime CBUS=10pFto400pF 250 ns\ntSU_STOP STOP Condition Setup Time 0.6 µs\ntBUSBus Free Time between STOP and\nSTART1.3 µs\n(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) Jitter specifications apply fordifferential output formats with low-jitter differential input clock orcrystal input. Phase jitter measured with\nAgilent E5052 signal source analyzer using adifferential-to-single-ended converter (balun orbuffer).8.24 Typical 156.25-MHz Closed-Loop Output Phase Noise Characteristics\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V,VDDO_x =1.8V,2.5V,3.3V,TA=25°C,Reference Input =50MHz,\nPFD =100MHz, Integer-N PLL bandwidth =400kHz, VCO frequency =5GHz, post divider =8,output divider =4,Output\nType =AC-LVPECL/AC-LVDS/AC-CML/HCSL/LVCMOS(1)(2)\nPARAMETEROUTPUT TYPE\nUNIT\nAC-LVPECL AC-LVDS AC-CML HCSL LVCMOS\nphn 10k Phase noise at10-kHz offset –143 –142 –142 –141 –139 dBc/Hz\nphn 50k Phase noise at50-kHz offset –143.5 –143 –143 –142 –141 dBc/Hz\nphn 100k Phase noise at100-kHz offset –144 –144 –144 –144 –143 dBc/Hz\nphn 500k Phase noise at500-kHz offset –146 –146 –146 –146 –145 dBc/Hz\nphn 1M Phase noise at1-MHz offset –149.5 –149 –149 –149 –149 dBc/Hz\nphn 5M Phase noise at5-MHz offset –160.5 –160 –160 –159 –158 dBc/Hz\nphn 20M Phase noise at20-MHz offset –164.5 –164 –164 –161 –159 dBc/Hz\nRJRandom jitter integrated from 10-kHz to20-\nMHz offsets96 99 99 107 119 fs,RMS\n17LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Refer toParameter Measurement Information forrelevant testconditions.\n(2) Jitter specifications apply fordifferential output formats with low-jitter differential input clock orcrystal input. Phase jitter measured with\nAgilent E5052 signal source analyzer using adifferential-to-single-ended converter (balun orbuffer).8.25 Typical 161.1328125-MHz Closed-Loop Output Phase Noise Characteristics(1)(2)\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V,VDDO_x =1.8V,2.5V,3.3V,TA=25°C,Reference Input =50MHz,\nPFD =100MHz, Fractional-N PLL bandwidth =400kHz, VCO Frequency =5.15625 GHz, Post Divider =8,Output Divider =\n4,Output Type =AC-LVPECL/AC-LVDS/AC-CML/HCSL/LVCMOS\nPARAMETEROUTPUT TYPE\nUNIT\nAC-LVPECL AC-LVDS AC-CML HCSL LVCMOS\nphn 10k Phase noise at10-kHz offset –136 –136 –136 –135 –135 dBc/Hz\nphn 50k Phase noise at50-kHz offset –139 –139 –139 –139 –139 dBc/Hz\nphn 100k Phase noise at100-kHz offset –140 –140 –140 –140 –140 dBc/Hz\nphn 500k Phase noise at500-kHz offset –142 –142 –142 –142 –142 dBc/Hz\nphn 1M Phase noise at1-MHz offset –150 –150 –150 –149 –149 dBc/Hz\nphn 5M Phase noise at5-MHz offset –160.5 –160 –160 –159 –158 dBc/Hz\nphn 20M Phase noise at20-MHz offset –164.5 –164 –164 –161 –159 dBc/Hz\nRJRandom jitter integrated from 10-kHz to20-\nMHz offsets120 122 122 130 136 fs,RMS\n(1) Phase jitter measured with Agilent E5052 source signal analyzer using adifferential-to-single-ended converter (balun orbuffer) for\ndifferential outputs.\n(2) Verified with crystals specified foraload capacitance ofCL=9pF.PCB stray capacitance was measured tobe1pF.Crystals tested:\n19.2-MHz TXC (Part Number: 7M19272001), 19.44-MHz TXC (Part Number: 7M19472001), 25-MHz TXC (Part Number: 7M25072001),\n27-MHz TXC (Part Number: 7M27072001), 38.88-MHz TXC (Part Number: 7M38872001), 50-MHz TXC (Part Number: 7M50072001).\n(3) Refer toParameter Measurement Information forrelevant testconditions.\n(4) Foroutput frequency <40MHz, integration band forRMS phase jitter is12kHz –5MHz.8.26 Closed-Loop Output Jitter Characteristics(1)(2)(3)(4)\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V±5%, VDDO_x =1.8V±5%, 2.5V±5%, 3.3V±5%, TA=-40°Cto\n85°C,Integer-N PLL with 4.8GHz, 4.9152 GHz, 4.97664 GHz, 5GHz or5.1GHz VCO, 400kHz PLL bandwidth anddoubler\nenabled ordisabled, fractional-N PLL with 4.8GHz, 4.9152 GHz, 4.944 GHz, 4.97664 GHz, 5GHz, 5.15 GHz or5.15625\nGHz VCO, 400kHz bandwidth anddoubler enabled ordisabled, 1.8-V or3.3-V LVCMOS output load of2pFtoGND, AC-\nLVPECL/AC-LVDS/CML output pairAC-coupled to100Ωdifferential load, HCSL outputs with 50Ω||2pFtoGND.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nRJRMS Phase Jitter\n(12kHz –20MHz)\n(1kHz –5MHz)19.2-MHz, 19.44-MHz, 25-MHz, 27-MHz,\n38.88-MHz crystal, integer-N PLL, fOUT≥\n100MHz, alldifferential output types120 200 fsRMS\nRJRMS Phase Jitter\n(12kHz –20MHz)\n(1kHz –5MHz)19.2 MHz, 19.44 MHz, 25MHz, 27MHz,\n38.8 MHz crystal, fractional-N PLL, fOUT≥\n100MHz, alldifferential output types200 350 fsRMS\nRJRMS Phase Jitter\n(12kHz –20MHz)\n(1kHz –5MHz)50-MHz crystal, Integer-N PLL, fOUT=\n156.25 MHz, alldifferential output types100 150 fsRMS\nRJRMS Phase Jitter\n(12kHz –20MHz)\n(1kHz –5MHz)50-MHz crystal, Fractional-N PLL, fOUT=\n155.52 MHz, alldifferential output types140 210 fsRMS\nRJRMS Phase Jitter\n(12kHz –20MHz) or\n(12kHz –5MHz)fOUT≥10MHz, 1.8-V or3.3-V LVCMOS\noutput, integer-N orfractional-N PLL800 fsRMS\n(1) Excludes oscilloscope sampling noise8.27 PCIe Clock Output Jitter\nVDD_IN /VDD_PLL1 /VDD_PLL2 /VDD_DIG =3.3V,VDDO_x =1.8V,2.5V,3.3V,TA=25°C,Reference Input =25-MHz\ncrystal, OUT =100-MHz HCSL\nPARAMETER TEST CONDITIONS TYP PCle Spec UNIT\nRJGEN3 PCIe Gen 3Common Clock PCIe Gen 3transfer function applied(1)25 1000 fsRMS\nRJGEN4 PCIe Gen 4Common Clock PCIe Gen 4transfer function applied(1)25 500 fsRMS\n18LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Refer toParameter Measurement Information forrelevant testconditions.8.28 Typical Power Supply Noise Rejection Characteristics(1)\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V,VDDO_x =3.3V,TA=25°C,Reference Input =50MHz, PFD =100\nMHz, PLL bandwidth =400kHz, VCO Ffrequency =5GHz, post divider =8,output divider =4,AC-LVPECL/AC-LVDS/CML\noutput pairAC-coupled to100-Ωdifferential load, HCSL outputs with 50Ω||2pFtoGND, sinusoidal noise injected ineither\nofthefollowing supply nodes: VDD_IN, VDD_PLL, VDD_DIG orVDDO_x.\nPARAMETER50mVRIPPLE ONSUPPLY TYPE\nUNIT\nVDD_IN VDD_PLL VDD_LDO VDD_DIG VDDO_x\nPSNR 50k 50-kHz spur on156.25-MHz output -86 -87 -87 -110 -103 dBc\nPSNR 100k 100-kHz spur on156.25-MHz output -85 -86 -86 -110 -98 dBc\nPSNR 500k 500-kHz spur on156.25-MHz output -87 -89 -89 -110 -97 dBc\nPSNR 1M 1-MHz spur on156.25-MHz output -91 -92 -92 -110 -94 dBc\n(1) Refer toParameter Measurement Information forrelevant testconditions.8.29 Typical Power-Supply Noise Rejection Characteristics(1)\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG= 3.3V,VDDO_x =1.8V,TA=25°C,Reference Input =50MHz, PFD =100MHz,\nPLL bandwidth =400kHz, VCO frequency =5GHz, post divider =8,output divider =4,AC-LVPECL/AC-LVDS/CML output\npairAC-coupled to100-Ωdifferential load, HCSL outputs with 50Ω||2pFtoGND, sinusoidal noise injected inVDDO_x.\nPARAMETER50mVRIPPLE ONSUPPLY TYPE\nUNIT\nVDD_IN VDD_PLL VDD_LDO VDD_DIG VDDO_x\nPSNR 50k 50-kHz spur on156.25-MHz output n/a n/a n/a n/a -93 dBc\nPSNR 100k 100-kHz spur on156.25-MHz output n/a n/a n/a n/a -88 dBc\nPSNR 500k 500-kHz spur on156.25-MHz output n/a n/a n/a n/a -78 dBc\nPSNR 1M 1-MHz spur on156.25-MHz output n/a n/a n/a n/a -74 dBc\n(1) Refer toParameter Measurement Information forrelevant testconditions.8.30 Typical Closed-Loop Output Spur Characteristics(1)\nVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG =3.3V, VDDO_x =1.8V,2.5V,3.3V,TA=–40°Cto+85°C,50MHz reference\ninput, 156.25 MHz or125MHz output with VCO frequency =5GHz, integer-N PLL, PLL bandwidth =400kHz, post divider =\n8,output divider =4or5,161.1328125 MHz output with VCO frequency =5.15625 GHz, fractional-N PLL, PLL bandwidth =\n400kHz, post divider =8,output divider =4,LVCMOS output load of2pFtoGND, AC-LVPECL/AC-LVDS/AC-CML output\npairAC-coupled to100Ωdifferential load, HCSL outputs with 50Ω||2pFtoGND\nPARAMETER CONDITIONOUTPUT TYPE\nUNIT AC-\nLVPECLAC-LVDS AC-CML HCSL LVCMOS\nPSPUR-PFDPFD/reference clock\nspurs156.25 ±78.125 MHz –77 –74 –76 –73 –75 dBc\nPSPUR-PFDPFD/reference clock\nspurs161.1328125 ±80.56640625\nMHz–80 –77 –79 –77 –82 dBc\nPSPUR-FRACLargest fractional PLL\nspurs161.1328125 ±80.56640625\nMHz–74 –73 –76 –73 –74 dBc\nPSPUR-OUTOutput channel-to-\nchannel isolationfVICTIM =156.25-MHz OUT4,\nfAGGR =125-MHz OUT5, AC-\nLVPECL aggressor–73 –70 –70 –67 –74 dBc\nPSPUR-OUTOutput channel-to-\nchannel isolationfVICTIM =156.25-MHz OUT4,\nfAGGR =125-MHz OUT5, AC-\nLVDS aggressor–76 –74 –75 –71 –79 dBc\nPSPUR-OUTOutput channel-to-\nchannel isolationfVICTIM =156.25-MHz OUT4,\nfAGGR =125-MHz OUT5,\nHCSL aggressor–78 –74 –75 –72 –77 dBc\nPSPUR –OUTOutput channel-to-\nchannel isolationfVICTIM =156.25-MHz OUT4,\nfAGGR =125-MHz OUT5,\nLVCMOS aggressor–72 –70 –71 –66 –73 dBc\n±170 ±160 ±150 ±140 ±130 ±120 ±110 \n100 1000 10000 100000 1000000 10000000Phase Noise (dBc/Hz) \nOffset Frequency (Hz) D007 \n±170 ±160 ±150 ±140 ±130 ±120 ±110 \n100 1000 10000 100000 1000000 10000000Phase Noise (dBc/Hz) \nOffset Frequency (Hz) D008 \n±170 ±160 ±150 ±140 ±130 ±120 ±110 \n100 1000 10000 100000 1000000 10000000Phase Noise (dBc/Hz) \nOffset Frequency (Hz) D005 \n±170 ±160 ±150 ±140 ±130 ±120 ±110 \n100 1000 10000 100000 1000000 10000000Phase Noise (dBc/Hz) \nOffset Frequency (Hz) D006 \n±231.5 ±231.0 ±230.5 ±230.0 ±229.5 ±229.0 ±228.5 \n0 1 2 3 4 5 6PLL Figure of Merit (dBc/Hz) \nInput Slew Rate (V/ns) D003 \n±170 ±160 ±150 ±140 ±130 ±120 ±110 \n100 1000 10000 100000 1000000 10000000Phase Noise (dBc/Hz) \nOffset Frequency (Hz) D004 \n19LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated8.31 Typical Characteristics\nFigure 1.PLL Figure ofMerit (FOM) vsSlew Rate Figure 2.Closed-Loop Phase Noise ofAC-LVPECL Outputs\nat156.25 MHz With PLL Bandwidth at1MHz, Integer NPLL,\n50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider =\n8,Output Divider =4\nFigure 3.Closed-Loop Phase Noise ofAC-LVDS Outputs at\n156.25 MHz With PLL Bandwidth at1MHz, Integer NPLL,\n50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider =\n8,Output Divider =4Figure 4.Closed-Loop Phase Noise ofAC-CML Outputs at\n156.25 MHz With PLL Bandwidth at1MHz, Integer NPLL,\n50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider =\n8,Output Divider =4\nFigure 5.Closed-Loop Phase Noise ofHCSL Outputs at\n156.25 MHz With PLL Bandwidth at1MHz, Integer NPLL,\n50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider =\n8,Output Divider =4Figure 6.Closed-Loop Phase Noise ofAC-LVPECL Outputs\nat161.1328125 MHz With PLL Bandwidth at400kHz,\nFractional NPLL, 50-MHz Crystal Input, 5.15625-GHz VCO\nFrequency, Post Divider =8,Output Divider =4\nFrequency (MHz)Amplitude (dBm)\n78.125 109.375 140.625 171.875 203.125 234.375-90-80-70-60-50-40-30-20-10010\nD013\nFrequency (MHz)Amplitude (dBm)\n78.125 109.375 140.625 171.875 203.125 234.375-90-80-70-60-50-40-30-20-10010\nD014\n±170 ±160 ±150 ±140 ±130 ±120 ±110 \n100 1000 10000 100000 1000000 10000000Phase Noise (dBc/Hz) \nOffset Frequency (Hz) D011 \nFrequency (MHz)Amplitude (dBm)\n78.125 109.375 140.625 171.875 203.125 234.375-90-80-70-60-50-40-30-20-10010\nD012\n±170 ±160 ±150 ±140 ±130 ±120 ±110 \n100 1000 10000 100000 1000000 10000000Phase Noise (dBc/Hz) \nOffset Frequency (Hz) D009 \n±170 ±160 ±150 ±140 ±130 ±120 ±110 \n100 1000 10000 100000 1000000 10000000Phase Noise (dBc/Hz) \nOffset Frequency (Hz) D010 \n20LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Closed-Loop Phase Noise ofAC-LVDS Outputs at\n161.1328125 MHz With PLL Bandwidth at400kHz, Fractional\nNPLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post\nDivider =8,Output Divider =4Figure 8.Closed-Loop Phase Noise ofAC-CML Outputs at\n161.1328125 MHz With PLL Bandwidth at400kHz, Fractional\nNPLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post\nDivider =8,Output Divider =4\nFigure 9.Closed-Loop Phase Noise ofHCSL Outputs at\n161.1328125 MHz With PLL Bandwidth at400kHz, Fractional\nNPLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post\nDivider =8,Output Divider =4Figure 10.156.25 ±78.125 MHz AC-LVPECL Output\nSpectrum With PLL Bandwidth at1MHz, Integer NPLL, 50-\nMHz Crystal Input, 5-GHz VCO Frequency, Post Divider =8,\nOutput Divider =4\nFigure 11.156.25 ±78.125 MHz AC-LVDS Output Spectrum\nWith PLL Bandwidth at1MHz, Integer NPLL, 50-MHz\nCrystal Input, 5-GHz VCO Frequency, Post Divider =8,\nOutput Divider =4Figure 12.156.25 ±78.125 MHz AC-CML Output Spectrum\nWith PLL Bandwidth at1MHz, Integer NPLL, 50-MHz\nCrystal Input, 5GHz VCO Frequency, Post Divider =8,\nOutput Divider =4\nFrequency (MHz)Amplitude (dBm)\n80100120140160180200220 240-100-90-80-70-60-50-40-30-20-10010\nD019\nOutput Frequency (MHz)Output Differential Swing (Vp-p)\n0 200 400 600 800 10001.11.21.31.41.51.61.7\nD020\nFrequency (MHz)Amplitude (dBm)\n80100120140160180200220 240-100-90-80-70-60-50-40-30-20-10010\nD017\nFrequency (MHz)Amplitude (dBm)\n80100120140160180200220 240-100-90-80-70-60-50-40-30-20-10010\nD018\nFrequency (MHz)Amplitude (dBm)\n78.125 109.375 140.625 171.875 203.125 234.375-90-80-70-60-50-40-30-20-10010\nD015\nFrequency (MHz)Amplitude (dBm)\n80100120140160180200220 240-100-90-80-70-60-50-40-30-20-10010\nD016\n21LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.156.25 ±78.125 MHz HCSL Output Spectrum With\nPLL Bandwidth at1MHz, Integer NPLL, 50-MHz Crystal\nInput, 5-GHz VCO Frequency, Post Divider =8,Output\nDivider =4Figure 14.161.1328125 ±80.56640625 MHz AC-LVPECL\nOutput Spectrum With PLL Bandwidth at400kHz, Fractional\nNPLL, 50-MHz Crystal Input, 5.15625-GHz VCO Frequency,\nPost Divider =8,Output Divider =4\nFigure 15.161.1328125 ±80.56640625 MHz AC-LVDS Output\nSpectrum With PLL Bandwidth at400kHz, Fractional NPLL,\n50-MHz Crystal Input, 5.15625-GHz VCO Frequency, Post\nDivider =8,Output Divider =4Figure 16.161.1328125 ±80.56640625 MHz AC-CML Output\nSpectrum With PLL Bandwidth at400kHz, Fractional NPLL,\n50-MHz Crystal Input, 5.15625-GHz VCO Frequency, Post\nDivider =8,Output Divider =4\nFigure 17.161.1328125 ±80.56640625 MHz HCSL Output\nSpectrum With PLL Bandwidth at400kHz, Fractional NPLL,\n50-MHz Crystal Input, 5.15625-GHz VCO Frequency, Post\nDivider =8,Output Divider =4Figure 18.AC-LVPECL Differential Output Swing vs\nFrequency\nOutput Frequency (MHz)Output Swing (V)\n0 50 100 150 2002.933.13.23.33.43.5\nD025\nOutput Frequency (MHz)Output Differential Swing (Vp-p)\n0 100 200 300 4001.31.351.41.451.5\nD023\nOutput Frequency (MHz)Output Swing (V)\n0 50 100 150 2001.61.71.81.92\nD024\nOutput Frequency (MHz)Output Differential Swing (Vp-p)\n0 200 400 600 800 10000.50.60.70.80.9\nD021\nOutput Frequency (MHz)Output Differential Swing (Vp-p)\n0 200 400 600 800 10000.90.9511.051.11.151.21.251.3\nD022\n22LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 19.AC-LVDS Differential Output Swing vsFrequency Figure 20.AC-CML Differential Output Swing vsFrequency\nFigure 21.HCSL Differential Output Swing vsFrequency Figure 22.1.8-V LVCMOS (onOUT[7:0]) Output Swing vs\nFrequency\nFigure 23.3.3-V LVCMOS (onSTATUS[1:0]) Output Swing vsFrequency\nAC-LVPECL, AC-LVDS, AC-CML\nPhase Noise/\nSpectrum\nAnalyzer\nAC-LVPECL, AC-LVDS, AC-CMLDiff-to-SE \nBalun/BufferLMK03318\nLMK03318HCSL\nHCSL\n50 \r 50 \rOscilloscopeHigh impedance differential probe\nLMK03318AC-LVPECL,\nAC-LVDS,\nAC-CMLOscilloscopeHigh impedance differential probe\nLMK03318LVCMOSPhase Noise/\nSpectrum\nAnalyzer\nLMK03318LVCMOS\n2 pFOscilloscopeHigh impedance probe\n23LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated9Parameter Measurement Information\n9.1 Test Configurations\nThis section describes thecharacterization testsetup ofeach block intheLMK03318.\nFigure 24.LVCMOS Output DCConfiguration During Device Test\nFigure 25.LVCMOS Output ACConfiguration During Device Test\nFigure 26.AC-LVPECL, AC-LVDS, AC-CML Output DCConfiguration During Device Test\nFigure 27.HCSL Output DCConfiguration During Device Test\nFigure 28.AC-LVPECL, AC-LVDS, AC-CML Output ACConfiguration During Device Test\nSignal \nGeneratorLVPECL\n50 \r 50 \rLMK03318\nVDD_IN - 2\nSignal \nGeneratorLVDS LMK03318\n100 \r\nSignal \nGeneratorLVCMOSLMK03318\n375 \r Offset = VDD_IN/2SEC_REF125 \r\nSignal \nGeneratorLVCMOS\nOffset = VDD_IN/2PRI_REF\nLMK03318\nLMK03318HCSL\nHCSL\n50 \r 50 \rBalunPhase Noise/\nSpectrum\nAnalyzer\n24LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTest Configurations (continued)\nFigure 29.HCSL Output ACConfiguration During Device Test\nFigure 30.LVCMOS Primary Input DCConfiguration During Device Test\nFigure 31.LVCMOS Secondary Input DCConfiguration During Device Test\nFigure 32.LVDS Input DCConfiguration During Device Test\nFigure 33.LVPECL Input DCConfiguration During Device Test\nSignal \nGeneratorSine wave \nModulator\nReference\nInputDevice OutputPower Supply\nBalunPhase Noise/\nSpectrum\nAnalyzerLMK03318\nLMK03318 Crystal\nLMK03318Signal \nGeneratorDifferential\n100 \r\nLMK03318Signal \nGeneratorHCSL\n50 \r50 \r\n25LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTest Configurations (continued)\nFigure 34.HCSL Input DCConfiguration During Device Test\nFigure 35.Differential Input ACConfiguration During Device Test\nFigure 36.Crystal Reference Input Configuration During Device Test\nFigure 37.PSNR Test Setup\nOUTx_P\nOUTx_N\nOUTx_P\nOUTx_N\nOUTx_P/NDifferential\nDifferential\nSingle Ended\nSingle EndedtSK,DIFF,INT\nOUTx_P/NtSK,SE,INTtSK,SE-DIFF,INT\nVOUT,SE\ntR tFOUT_REFx/2\n20%80%\nVODOUTx_P\nOUTx_N\nVOUT,DIFF,PP = 2 x V OD 0 V\n20%80%\ntR tF\n26LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTest Configurations (continued)\nFigure 38.Differential Output Voltage andRise/Fall Time\nFigure 39.Single-Ended Output Voltage andRise/Fall Time\nFigure 40.Differential andSingle-Ended Output Skew\nOutputs \nInputs\nPLLPower ConditioningVCC (x4)\n3.3 VVCCO (x6)\n1.8 / 2.5 / 3.3 V\n 3= 3-level input\nod = open-drainControl\nodEEPROM Registers\nod \n  \nInteger Div\n8-b \n Integer Div\n8-b\n/2, /3, /4, \n/5, /6, /7, /8\n \n \n \n \nDevice Control \nand Status\n3 \n N Div\n\x99û\x03fractional  VCO: 4.8 GHz ~ 5.4 GHz¥\nInteger Div\n/6 - /256x1, x2R Div\n3-b\n \nXO x1, x2M Div\n5-b\nInteger Div\n8-b\nInteger Div\n8-bInteger Div\n8-bInteger Div\n8-b 0\n 1\n 2 \n 0\n 1\n 2 \n 0\n 1\n 2 \n 0\n 1\n 2 LFC2\nSDA\nSCL\nPDN\nGPIO[5:0]SECREFPRIREFREFSEL\nCAP (x3)STATUS1 STATUS0OUT0\nOUT7OUT6OUT1\nOUT5OUT4OUT2\nOUT3SYNC\nSYNCMARGIN\n/4, /5\nCopyright © 2016, Texas Instruments Incorporated\nAC-LVDS, AC-LVPECL, AC-CML, HCSL or 1.8-V LVCMOS\n3.3-V LVCMOS\n27LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10Detailed Description\n10.1 Overview\nThe LMK03318 generates eight outputs with less than 0.2ps,rms maximum random jitter ininteger PLL mode\nandless than 0.35 ps,rmsmaximum random jitter infractional PLL mode with acrystal input oraclean external\nreference input.\n10.2 Functional Block Diagram\nNOTE\nInput andcontrol blocks arecompatible with 1.8V,2.5V,or3.3VI/Ovoltage levels.\n28LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.3 Feature Description\n10.3.1 Device Block-Level Description\nThe LMK03318 includes anon-chip fractional PLL with integrated VCO that supports afrequency range of4.8\nGHz to5.4GHz. The PLL block consists ofaninput selection MUX, aphase frequency detector (PFD), charge\npump, on-chip passive loop filter that only needs anexternal capacitor toground, afeedback divider that can\nsupport both integer andfractional values, andadelta-sigma engine forspur suppression infractional PLL mode.\nThe universal inputs support single-ended and differential clocks inthefrequencies of1MHz to300 MHz; the\nsecondary input additionally supports crystals inthefrequencies of10MHz to52MHz. When thePLL operates\nwith thecrystal asitsreference, theoutput frequencies can bemargined based onchanging theon-chip\ncapacitor loading oneach legofthecrystal. Completing thedevice isthecombination ofinteger output dividers\nanduniversal output buffers. The PLL ispowered byon-chip lowdropout (LDO) linear voltage regulators, andthe\nregulated supply network ispartitioned such that thesensitive analog supplies arerunning from separate LDOs\nthan thedigital supplies which usetheir own LDO. The LDOs provide isolation oftheisolation ofthePLL from\nany noise intheexternal power supply railwith aPSNR ofbetter than –70dBc at50-kHz to1-MHz ripple\nfrequencies at1.8-V output supplies and better than –80dBc at50-kHz to1-MHz ripple frequencies at>2.5-V\noutput supplies. The regulator capacitor pins must each beconnected toground by10-µFcapacitors toensure\nstability.\n10.3.2 Device Configuration Control\nFigure 41shows the relationships between device states, the configuration pins, device initialization and\nconfiguration, and device operational modes. Inhard-pin-configuration mode, thestate oftheconfiguration pins\ndetermines theconfiguration ofthedevice asselected from alldevice states programmed intheon-chip ROM. In\nsoft-pin-configuration mode, thestate oftheconfiguration pins determines theinitialized state ofthedevice as\nprogrammed intheon-chip EEPROM. Ineither mode, thehost can update any device configuration after the\ndevice enables thehost interface and thehost writes asequence that updates thedevice registers. Once the\ndevice configuration isset,thehost canalso write totheon-chip EEPROM foranew setofpower-up defaults\nbased ontheconfiguration pinsettings inthesoft-pin-configuration mode. Asystem may transition adevice from\nhard-pin mode tosoft-pin mode bychanging thestate oftheHW_SW_CTRL pin,then triggering adevice power\ncycling viathePDN pin. Inreset mode, thedevice disables theoutputs sothat unwanted sporadic activity\nassociated with device initialization does notappear onthedevice outputs. Table 2lists thefunctionality ofthe\nGPIO[5:0] pins during hard pinandsoftpinmodes.\nPower-on Internal Reset Pulse \nor PDN Pin\nSample HW_SW_CTRL1 0\nHard pin mode \nI2C is still enabled, LSB of I2C \naddress is 00\nSample GPIO[5:0] for selecting 1 of 64    \npre-defined ROM settings Soft pin mode \nI2C enabled.\nSample GPIO1\nGPIO1 \ndetermines 1 of 3 \nI2C Addresses\nUser can operate from EEPROM loaded configurations or reprogram \nthe device register via I2CSave desired \nconfiguration \ninto the \ncorresponding \nEEPROM pageGPIO[5:0] are 2-stateGPIO[5] is multi-state; GPIO[4] \nand GPIO[0] are 2-state; \nGPIO[3:1] are 3-state\nGPIO[3:2] selects PLL and output types/divider/source \nfor up to 6 EEPROM configurations. Leaving the pins \nfloating bypasses EEPROM loading and register defaults \nare loaded. GPIO[5] selects one of eight crystal \nfrequency margining offset settings and GPIO[4] \nenables/disables crystal frequency margining control.Sample \nGPIO[3:2]\n29LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 41.LMK03318 Simplified Programming Flow\nTable 2.GPIO PinMapping forHard PinMode andSoft PinMode\nPINNAME HARD-PIN MODE SOFT-PIN MODE\nFUNCTION STATE FUNCTION STATE\nGPIO0 ROM page select forhard pin\nmode2 Output synchronization (active low) 2\nGPIO1 2 I2Cslave address LSB select 3\nGPIO2 2 EEPROM page select forsoftpinmode\norregister default mode3\nGPIO3 2 3\nGPIO4 2 Frequency margining enable 2\nGPIO5 2 Frequency margining offset select 8\n10.3.2.1 Hard-Pin Mode (HW_SW_CTRL =1)\nInthis mode, theGPIO[5:0] pins allow hardware pinconfiguration ofthePLL synthesizer, itsinput clock\nselection, and output frequency and type selection. I2Cisstillenabled, and theLSB ofdevice address issetto\n00.The GPIO pins are2-state and aresampled orlatched atPOR —thecombination selects one of64page\nsettings that arepredefined inon-chip ROM. Inthis mode, automatic output divider and PLL post divider\nsynchronization isperformed onpower uporupon toggling PDN. Table 14,Table 15,Table 17,and Table 18\nshow thepredefined ROM configurations according totheGPIO[5:0] pinsettings.\n30LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFollowing aretheblocks thatareconfigured bytheGPIO[5:0] pins.\n10.3.2.1.1 PLL Block\nSets thePLL synthesizer frequency andloop bandwidth byconfiguring registers related tothePLL dividers, input\nfrequency doubler, andPLL power down.\n10.3.2.1.2 Output Buffer Auto Mute\nWhen theselected source ofanoutput MUX isinvalid (forexample, thePLL isunlocked orselected reference\ninput isnotpresent), theindividual output mute controls willdetermine output mute state pertheROM default\nsettings (CH_x_MUTE=0x1, CHx_MUTE_LVL=0x3):\n1.Indifferential mode, thepositive output node isdriven totheinternal regulator output voltage rail(when AC\ncoupled toload), andthenegative output node isdriven totheGND rail.\n2.InLVCMOS mode, aDCconnection tothereceiver isassumed, sotheoutput ina“mute ”condition willbe\nforced LOW.\n10.3.2.1.3 Input Block\nThe input block sets theinput type forprimary and secondary inputs, selects input MUX type forthePLL, and\nselects Rdivider value forprimary input totheinput MUX.\n10.3.2.1.4 Channel Mux\nThe channel mux controls thechannel mux selection foreach channel.\n10.3.2.1.5 Output Divider\nThe output divider sets the8-bit output divide value foreach channel (/1to/256).\n10.3.2.1.6 Output Driver Format\nThe output driver format selects theoutput format foreach driver pair, ordisable channel.\n10.3.2.1.7 Status MUX, Divider andSlew Rate\nThese blocks select thestatus pins aseither 3.3-V LVCMOS PLL clock outputs orstatus outputs. When\nconfigured asLVCMOS clock outputs, these blocks select divider values andrise/fall time settings.\n10.3.2.2 Soft-Pin Programming Mode (HW_SW_CTRL =0)\nInthismode, I2Cisenabled andGPIO[3:2] arepurposed as3-state pins (tied toVDD_DIG, GND orVIM)andare\nused toselect one of6EEPROM pages and one register default setting (2of9states areinvalid). GPIO[0] is\nalso purposed asa2-state output synchronization (active-low SYNCN) function, GPIO[1] isnow purposed asa\n3-state I2Caddress function tochange last 2bits ofI2Caddress (ADD; 0x0 isGND, 0x1 isVIM,and 0x3 is\nVDD_DIG). GPIO[5] ispurposed asamulti-state input fortheMARGIN function and GPIO[4] ispurposed asan\ninput thatenables ordisables hardware margining. The GPIO pins aresampled andlatched atPOR.\nNOTE\nNosoftware reset orpower cycling must occur during EEPROM programming orelse it\nwill becorrupted. Please refer toProgramming formore details onthe EEPROM\nprogramming.\nGPIO[3:2] allows hardware pinconfiguration forthePLL synthesizers, their respective input clock selection\nmodes, thecrystal input frequency margining option, alloutput channel blocks, comprised ofchannel muxes,\ndividers, and output drivers. The GPIO inputs[3:2] aresampled and latched atpower-on reset (POR), and select\none of6EEPROM pages, which arecustom-programmable. When GPIO[3:2] areleftfloating, EEPROM isnot\nused, andthehardware register default settings areloaded. Table 10,Table 11,Table 12andTable 13show the\npredefined EEPROM configurations according totheGPIO[3:2] pinsettings.\nThe following sections give abrief overview oftheregister settings foreach block configured bytheGPIO[3:2]\npinmodes.\n \n5432Reg5\nRegister Number (s)Bit Number (s)\nR5.2\n31LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.3.2.2.1 Device Config Space\nAn8-bforunique identifier programmed toEEPROM that can beused todistinguish between each EEPROM\npage.\n10.3.2.2.2 PLL Block\nThe PLL block sets thePLL synthesizer frequency andloop bandwidth byconfiguring registers related tothePLL\ndividers, input frequency doubler, andPLL power down.\n10.3.2.2.3 Output Buffer Auto Mute\nWhen theselected source ofanoutput MUX isinvalid (forexample, thePLL isunlocked orselected reference\ninput isnotpresent), theindividual output mute controls determine output mute state pertheEEPROM default\nsettings (CH_x_MUTE=0x1, CHx_MUTE_LVL=0x3):\n1.Indifferential mode, thepositive output node isdriven totheinternal regulator output voltage rail(when AC\ncoupled toload), andthenegative output node isdriven totheGND rail.\n2.InLVCMOS mode, assuming there isaDCconnection tothereceiver, theoutput inamute condition is\nforced LOW.\n10.3.2.2.4 Input Block\nThe input block sets theinput type forprimary and secondary inputs, selects input MUX type forthePLL and\nselects Rdivider value forprimary input totheinput MUX.\n10.3.2.2.5 Channel Mux\nThe channel mux controls thechannel mux selection foreach channel.\n10.3.2.2.6 Output Divider\nThe output divider sets the8-bit output divide value foreach channel (/1to/256).\n10.3.2.2.7 Output Driver Format\nThe output driver format selects theoutput format foreach driver pair, ordisables channel.\n10.3.2.2.8 Status MUX, Divider andSlew Rate\nThese blocks select thestatus pins aseither 3.3-V LVCMOS PLL clock outputs orstatus outputs. When\nconfigured asLVCMOS clock outputs, these blocks select divider values andrise/fall time settings.\n10.3.2.3 Register FileReference Convention\nFigure 42shows themethod that thisdocument employs torefer toanindividual register bitoragrouping of\nregister bits. Ifadrawing ortextreferences anindividual bittheformat istospecify theregister number firstand\nthebitnumber second. The LMK03318 contains 124 registers that are8bitswide. The register addresses and\nthebitpositions both begin with thenumber zero (0).Aperiod separates theregister address and bitaddress.\nThe firstbitintheregister fileisaddress ‘R0.0 ’meaning that itislocated inRegister 0and isbitposition 0.The\nlastbitintheregister fileisaddressR31.7 referring tothe8thbitofregister address 31(the 32nd register inthe\ndevice). Figure 42lists specific bitpositions asanumber contained within abox. Aboxwith theregister address\nencloses thegroup ofboxes thatrepresent thebitsrelevant tothespecific device circuitry incontext.\nFigure 42.LMK03318 Register Reference Format\nPRI_REF\nSEC_REF\nInternal \nReference Clock121234\n32LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.4 Device Functional Modes\nThe PLL inLMK03318 can beconfigured toaccommodate various input and output frequencies either through\nI2Cprogramming interface orintheabsence ofprogramming, thePLL can beconfigured bytheROM page,\nEEPROM page, orregister default settings selected through thecontrol pins. The PLL can beconfigured by\nsetting itsSmart Input MUX, Reference Divider, PLL Loop Filter, Feedback Divider, Prescaler Divider andOutput\nDividers.\nForthePLL tooperate inclosed-loop mode, thefollowing condition inEquation 1has tobemet when using\nprimary input orsecondary input forthereference clock (FREF).\nFVCO=(FREF/R)×D×[(INT +NUM/DEN)/M]\nwhere\n•FVCO:PLL/VCO Frequency\n•FREF:Frequency ofselected reference input clock\n•D:PLL input frequency doubler, 1=Disabled, 2=Enabled\n•INT: PLL feedback divider integer value (12bits, 1to4095)\n•NUM: PLL feedback divider fractional numerator value (22bits, 0to4194303)\n•DEN: PLL feedback divider fractional denominator value (22bits, 1to4194303)\n•R:Primary reference divider value (3bits, 1to8);R=1forsecondary reference\n•M:PLL reference input divider value (5bits, 1to32) (1)\nThe output frequency isrelated tothePLL/VCO frequency orthereference input frequency (based ontheoutput\nMUX selection) asgiven inEquation 2andEquation 3:\nFOUT=FREFwhen reference input clock selected byOUTMUX (2)\nFOUT=FVCO/(P×OUTDIV) when PLL isselected byOUTMUX\nwhere\n•OUTDIV: Output divider value (8bits, 1to256)\n•P:PLL post-divider value (2,3,4,5,6,7,8) (3)\n10.4.1 Smart Input MUX\nThe PLL has aSmart Input MUX. The input selection mode ofthePLL can beconfigured using the3-state\nREFSEL pinorprogrammed through I2C.The Smart Input MUX supports auto-switching and manual-switching\nusing control pin(orthrough register). The Smart Input MUX isdesigned such that glitches created during\nswitching inboth auto andmanual modes aresuppressed attheMUX output.\nIntheautomatic mode, thefrequencies ofboth primary (PRIREF) andsecondary (SECREF) input clocks have to\nbewithin 2000 ppm. The phase oftheinput clocks can beany. Tominimize phase jump attheoutput, TI\nrecommends setting very lowPLL loop bandwidth, setR29.7 =1and R51.7 =1;theoutputs that arenotmuted\nshould have itsrespective mute bypass bitinR20 andR21 besetto0toensure thatthese outputs areavailable\nduring aninput switchover event. Inthecase that theprimary reference isdetected tobeunavailable, theinput\nMUX automatically switches from theprimary reference tothesecondary reference. When primary reference is\ndetected tobeavailable again, theinput MUX switches back totheprimary reference. When both primary and\nsecondary references aredetected asunavailable, theinput MUX waits onsecondary reference until either the\nprimary orthesecondary reference isdetected asavailable again. When both theprimary and secondary\nreference inputs aredetected asunavailable, LOS isactive, andthePLL outputs areautomatically disabled. The\ntiming diagram ofanauto-switch attheinput MUX isshown inFigure 43.\nFigure 43.Smart Input MUX Auto-Switch Mode Timing Diagram\n33LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\nR50[1-0] aretheregister bitsthat control thesmart input MUX forthePLL and canbeprogrammed through I2C.\nTable 3shows theinput clock selection options forthePLL thataresupported bytheREFSEL pinorthrough I2C\nprogramming.\nTable 3.Input Clock Selection Through I2CProgramming orREFSEL Pin\nR50.1 R50.0 REFSEL MODE PLL REFERENCE\n0 0 X Automatic PLL prefers primary\n0 1 0 Manual PLL selects primary\n0 1 VIM Manual PLL selects secondary\n0 1 1 Automatic PLL prefers primary\n1 0 X Manual PLL selects primary\n1 1 X Manual PLL selects secondary\nFor those applications requiring device start-up from acrystal onthesecondary input, doaone-time-only\nswitchover totheprimary input once available and, when auto-switch onthePLL\'s smart MUX isenabled, R51.2\ncanbesetto0which automatically disables thesecondary crystal input path after switchover totheprimary input\niscomplete. This removes coupling between theprimary and secondary inputs and prevents input crosstalk\ncomponents from appearing attheoutputs. However, iftheauto-switch between primary and secondary is\ndesired atany point ofnormal device operation, R51.2 must besetto1,PLL must besettoavery lowloop\nbandwidth, and R20, R21, and R22 must besetto0x0toensure minimal phase hitonce PLL isrelocked after\nswitchover toeither primary orsecondary inputs. Figure 44shows flowchart ofevents triggered when R51.2 is\nsetto1or0.\n,V\x033//¶V\x0360$5708;\x03VHW\x03WR\x03\nAuto Select?no\nMultiple auto-switch eventR51.2yes\n0 1\nSingle auto-switch event\nPLL locked to SECREF\nno\nyesStartup from XTAL (SECREF)\nIs PRIREF \nValid?\nAuto switch to PRIREF \nSECREF left on\nPLL locked to PRIREF\nOnus on customer to minimize freq \ndifference between PRIREF and SECREF\nOtherwise phase noise/spur impact\nIs PRIREF \nValid?noAuto switch to SECREF \nMinimal phase hit during \nauto switch\nyesPLL locked to SECREF\nno\nyesStartup from XTAL (SECREF)\nIs PRIREF \nValid?\nAuto switch to PRIREF \nSECREF turned off\nPLL locked to PRIREF\nNo impact to phase noise/spurs from freq \ndifference between PRIREF and SECREF \nsince SECREF is turned off\nIs PRIREF \nValid?noSECREF turned on\nAuto switch to SECREF \nPLL unlocked momentarily \n(~ ms) and large phase hit\nyes\n34LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFigure 44.Flowchart Describing Events When R51.2 isSetto0or1\n50 \r\x03SWLVDS\nR29.2, \nR29.3SWHCSL\nR29.4, \nR29.5\n50 \r\x03\nSWHCSL\nR29.4, \nR29.5\n50 \r\x03SWAC\nR29.0, \nR29.1\nSWAC\nR29.0, \nR29.17 pF \n7 pF \n5432R29Differential Input Control\n10PRIREF_P / \nSECREF_P\nPRIREF_N / \nSECREF_NLMK03318\nPRI_REF / SEC_REF50 \r\x03\nVbb = 1.8 V\n(weak bias)\nCopyright © 2017, Texas Instruments Incorporated\n35LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) When termination issettoExternal, internal on-chip termination ofLMK03318 should bedisabled.10.4.2 Universal Input Buffer (PRI_REF, SEC_REF)\nThe primary reference can support differential orsingle-ended clocks. The secondary reference can support\ndifferential orsingle-ended clocks orcrystal. The differential input buffers onboth primary andsecondary support\ninternal 50Ωtoground or100Ωtermination between Pand Nfollowed byon-chip AC-coupling capacitors to\ninternal self-biased circuitry. Internal biasing isoffered before theon-chip AC-coupling capacitors when theclock\ninputs areACcoupled externally, and thisisenabled bysetting R29.0 =1(forprimary reference) orR29.1 =1\n(forsecondary reference). When theclock inputs areDCcoupled, theinternal biasing before theon-chip AC-\ncoupling capacitors isdisabled bysettings R29.0 =0(for primary reference) orR29.1 =0(for secondary\nreference). Figure 45shows thedifferential input buffer termination options implemented onboth primary and\nsecondary andtheswitches (SWLVDS, SWHCSL, SWAC) arecontrolled byR29[5-0]. Table 4shows theprimary\nandsecondary buffer configuration matrix forLVPECL, CML, LVDS, HCSL andLVCMOS inputs.\nFigure 45.Differential Input Buffer Termination Options onPrimary andSecondary Reference\nTable 4.Input Buffer Configuration Matrix onPrimary and/or Secondary Reference(1)\nR50.5 /R50.7 R50.4 /R50.6 R29.4 /R29.5 R29.2 /R29.3 R29.0 /R29.1 MODE EXTERNAL\nCOUPLINGTERMINATIO\nNBIASING\n0 1 0 1 1 HCSL AC Internal Internal\n0 1 0 1 1 LVDS AC Internal Internal\n0 1 0 1 1 LVPECL AC Internal Internal\n0 1 0 1 1 CML AC Internal Internal\nLVDS Driver LVDS LMK03318\n100 \r\nLVPECL \nDriverLVPECL\n50 \r 50 \rLMK03318\nVDDO - 2\n3.3-V LVCMOS \nDriverLVCMOSLMK03318\n375 \rSEC_REF125 \r RS\n3.3-V LVCMOS \nDriverLVCMOS PRI_REF\nLMK03318RS\n36LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 4.Input Buffer Configuration Matrix onPrimary and/or Secondary Reference()(continued)\nR50.5 /R50.7 R50.4 /R50.6 R29.4 /R29.5 R29.2 /R29.3 R29.0 /R29.1 MODE EXTERNAL\nCOUPLINGTERMINATIO\nNBIASING\n0 1 1 0 0 HCSL DC Internal External\n0 1 0 1 0 LVDS DC Internal External\n0 1 0 0 0 LVPECL DC External External\n0 1 0 0 0 CML DC External External\n0 0 0 0 0 LVCMOS DC N/A N/A\nFigure 46through Figure 55show recommendations forinterfacing primary orsecondary inputs ofthe\nLMK03318 with LVCMOS, LVPECL, LVDS, CML andHCSL drivers, respectively.\nNOTE\nThe secondary reference accepts upto2.6-V maximum swing when LVCMOS input\noption isselected.\nFigure 46.Interfacing LMK03318 Primary Input With 3.3-V LVCMOS Signal\nFigure 47.Interfacing LMK03318 Secondary Input With 3.3-V LVCMOS Signal\nFigure 48.DC-Coupling LMK03318 Inputs With LVPECL Signal\nFigure 49.DC-Coupling LMK03318 Inputs With LVDS Signal\nLMK03318HCSL \nDriverHCSL\n50 \r50 \r\n100 \r\nLMK03318CML \nDriver CML\n100 \r\nLVDS Driver LVDS LMK03318\n100 \r\nLMK03318 LVPECL Driver LVPECL\nRPD RPD100 \r\nLMK03318HCSL \nDriverHCSL\n50 \r50 \r\nCML \nDriver CML LMK03318\n37LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFigure 50.DC-Coupling LMK03318 Inputs With CML Signal\nFigure 51.DC-Coupling LMK03318 Inputs With HCSL Signal\nFigure 52.AC-Coupling LMK03318 Inputs With LVPECL Signal (Internal Biasing Enabled)\nFigure 53.AC-Coupling LMK03318 Inputs With LVDS Signal (Internal Biasing Enabled)\nFigure 54.AC-Coupling LMK03318 Inputs With CML Signal (Internal Biasing Enabled)\nFigure 55.AC-Coupling LMK03318 Inputs With HCSL Signal (Internal Biasing Enabled)\n500 \r\x03\nCon-chip Con-chipSECREF_P SECREF_N\nLMK03318\nR10676R50 R86R87R90R91R92\nR93R94R95R96R97\nR98R99R100R101R102\nR103R104R105Crystal Input Control\n1R29\nS S \nL,R 0 L,A 0C C \n2(C C ) 2(C C )¦\n¦\' \x10 \x0e \x0e \n38LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.4.3 Crystal Input Interface (SEC_REF)\nThe LMK03318 implements aninput crystal oscillator circuitry, known asthe Pierce oscillator, shown in\nFigure 56.Itisenabled when R50.7, R50.6, and R29.1 aresetto1,0,and 1respectively. The crystal oscillator\ncircuitry includes programmable on-chip capacitances oneach legofthecrystal andadamping resistor intended\ntominimize over-driven condition ofthecrystal. The recommended oscillation mode ofoperation fortheinput\ncrystal isfundamental mode, andtherecommended type ofcircuit forthecrystal isparallel resonance with lowor\nhigh pull-ability.\nAcrystal ’sload capacitance refers toallcapacitances intheoscillator feedback loop. Itisequal totheamount of\ncapacitance seen between theterminals ofthecrystal inthecircuit. Forparallel resonant mode circuits, the\ncorrect load capacitance isnecessary toensure theoscillation ofthecrystal within theexpected parameters. The\nLMK03318 hasbeen characterized with 9pFparallel resonant crystals with maximum motional resistance of30\nΩandmaximum drive level of300µW.\nThe normalized frequency error ofthe crystal, due toload capacitance mismatch, can becalculated as\nEquation 4:\nwhere\n•CSisthemotional capacitance ofthecrystal\n•C0istheshunt capacitance ofthecrystal\n•CL,Ristherated load capacitance forthecrystal\n•CL,Aistheactual load capacitance intheimplemented PCB forthecrystal\n•Δƒisthefrequency error ofthecrystal\n•ƒistherated frequency ofthecrystal. (4)\nThe first3parameters canbeobtained from thecrystal vendor.\nFigure 56.Crystal Input Interface onSecondary Reference\n39LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedIfreducing frequency error ofthecrystal isofutmost importance, acrystal with lowpullability should beused. If\nfrequency margining orfrequency spiking isdesired, acrystal with high pullability should beused toensure that\nthedesired frequency offset isadded tothenominal oscillation frequency. Atotal of±50ppm pulling range is\nobtained with acrystal whose ratio ofshunt capacitance tomotional capacitance (C0/C1) isnomore than 250.\nThe programmable capacitors onLMK03318 canbetuned from 14pFto24pFinsteps of14fFusing either an\nanalog voltage onGPIO5 insoftpinmode orthrough I2Cinsoftpinorhard pinmode. When using crystals with\nlowpullability, thepreferred method istoprogram R86.3 =1,R86.2 =0,and program theappropriate binary\ncode toR104 and R105, inthisexact order, that sets therequired on-chip load capacitance forleast frequency\nerror. GPIO4 pinmust betied toVDD, and GPIO5 pinshould befloating when device isoperating insoft-pin\nmode. Table 4shows thebinary code foron-chip load capacitance oneach legofcrystal.\nWhen using crystals with high pullability, thesame method asabove can berepeated forsetting afixed\nfrequency offset tothenominal oscillation frequency according toEquation 4.Incase ofaclosed loop system\nwhere thecrystal frequency canbedynamically changed based onacontrol signal, theLMK03318 must operate\ninsoft-pin mode, theR86.3 must beprogrammed to0,andtheR86.2 must beprogrammed to1.The GPIO5 pin\nisnow configured asan8-level input with afull-scale range of0Vto1.8V,and every 200 mVcorresponds toa\nfrequency change according toEquation 4.There arethree possibilities toenable margining feature with GPIO5:\n•Programming R86.3 =0andR86.2 =1.Inthiscase, status ofGPIO4 pinisignored.\n•When R86.3 =0and R86.2 =0isprogrammed, GPIO4 must betiedtoGND. Tying GPIO4 toVDD disables\nGPIO5 formargining purposes and R94 and R95 determine theon-chip load capacitance forthecrystal. If\nanyfrequency offset isdesired attheoutput, theappropriate binary code should beprogrammed toR94 and\nR95.\n•When R86.3 =1and R86.2 =0isprogrammed, GPIO4 must betiedtoGND. Tying GPIO4 toVDD disables\nGPIO5 formargining purposes and R104 and R105 determine theon-chip load capacitance forthecrystal. If\nanyfrequency offset isdesired attheoutput, theappropriate binary code should beprogrammed toR104 and\nR105.\nThere aretwopossibilities todrive theGPIO5 pin:\n•The first method istoachieve thedesired voltage between 0Vto1.8Vaccording toAnalog Input\nCharacteristics (GPIO[5]) .The pulldown resistor value sets thevoltage onGPIO[5] pinthat falls within one of\neight settings whose pre-programmed on-chip crystal load capacitances aresetbyR88, R89, R90, R91, R92,\nR93, R94, R95, R96, R97, R98, R99, R100, R101, R102, andR103.\n•The second method isusing alow-pass filtered PWM signal todrive the8-level GPIO5 pinasshown in\nFigure 57.The PWM signal could begenerated from thefrequency difference between ahighly stable TCXO\nandtheoutput ofLMK03318 thatisprovided asafeedback intotheGPIO5 pinandused toadjust theon-chip\nload capacitance onthecrystal input toreduce frequency errors from thecrystal. This isaquick alternative\nthat produces afrequency error attheLMK03318\'s output and could beacceptable toanyapplication when\ncompared toafull-characterization with achosen crystal tounderstand theexact load pulling required to\nminimize frequency error attheLMK03318\'s output. More details onfrequency margining areprovided in\nApplication andImplementation .\n500 \r\x03\nCon-chip Con-chipSECREF_P SECREF_N\nLMK03318\nCrystal Input Control\nGPIO5\nLow Pass \nFilterPWM\nDSP\n40LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFigure 57.Crystal Load Capacitance Compensation Using PWM Signal\nThe incremental load capacitance foreach step should beprogrammed toR88, R89, R90, R91, R92, R93, R94,\nR95, R96, R97, R98, R99, R100, R101, R102, and R103 according tothechosen crystal\'s trim sensitivity\nspecifications. The least-significant bitprogrammed toany oftheXOoffset register corresponds toaload\ncapacitance delta ofabout 0.02 pFonthecrystal input pins.\nGood layout practices arefundamental tothecorrect operation and reliability oftheoscillator. Itiscritical to\nlocate thecrystal components very close totheSECREF_P and SECREF_N pins tominimize routing distances.\nLong traces intheoscillator circuit areavery common source ofproblems. Don’troute other signals across the\noscillator circuit, and make sure power and high-frequency traces arerouted asfaraway aspossible toavoid\ncrosstalk andnoise coupling. Ifdrive level ofthecrystal should bereduced, adamping resistor (less than 500Ω)\nshould beaccommodated inthelayout between thecrystal legand SECREF_P pin.Vias intheoscillator circuit\narerecommended primarily forconnections totheground plane. Don’tshare ground connections; instead, make\naseparate connection toground foreach component that requires grounding. Ifpossible, place multiple vias in\nparallel foreach connection totheground plane. The layout must bedesigned tominimize stray capacitance\nacross thecrystal toless than 2pFtotal under allcircumstances toensure proper crystal oscillation.\n10.4.4 Reference Doubler\nThe primary and secondary references each have afrequency doubler that can beenabled byprogramming\nR57.4 =1fortheprimary reference and R72.4 =1forthesecondary reference. Enabling thedoubler allows a\nhigher comparison frequency forthePLL and results ina3-dB reduction inthein-band phase noise ofthe\nLMK03318 device ’soutputs. However, enabling thedoubler poses therequirement ofless than 0.5% duty cycle\ndistortion ofitsreference input tominimize high spurious signals intheLMK03318 ’soutputs. Ifthereference\ninput duty cycle isrequirement isnotmet, thehigher order loop filter components (R3andC3)ofthePLL canbe\nused tosuppress thereference input spurs.\n10.4.5 Reference Divider (R)\nThe reference (R)divider isacontinuous 3-bcounter that ispresent ontheprimary reference before thesmart\ninput MUX ofthePLL. The output oftheRdivider sets theinput frequency forthesmart input MUX andtheauto\nswitch capability ofthesmart input MUX canthen beemployed aslong asthesecondary input frequency isno\nmore than 2000 ppm different from theoutput oftheRdivider, which isprogrammed inR52 forthePLL.\n41LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.4.6 Input Divider (M)\nThe input (M)divider isacontinuous 5-bcounter thatispresent after thesmart input MUX ofthePLL. The output\noftheMdivider sets thePFD frequency tothePLL and should beintherange of1MHz to150 MHz. The M\ndivider isprogrammed inR53 forthePLL.\n10.4.7 Feedback Divider (N)\nThe Ndivider ofthePLL includes fractional compensation and can achieve any fractional denominator (DEN)\nfrom 1to4,194,303. The integer portion, INT, isthewhole part oftheNdivider value and thefractional portion,\nNUM /DEN, istheremaining fraction. N,NUM, and DEN areprogrammed inR58, R59, R60, R61, R62, R63,\nR64, and R65 forthePLL. The total programmed Ndivider value, N,isdetermined by:N=INT+NUM /DEN.\nThe output oftheNdivider sets thePFD frequency tothePLL andshould beintherange of1MHz to150MHz.\n10.4.8 Phase Frequency Detector (PFD)\nThe PFD ofthePLL takes inputs from theinput divider output and thefeedback divider output and produces an\noutput that isdependent onthephase and frequency difference between thetwoinputs. The allowable range of\nfrequencies attheinputs ofthePFD isfrom 1MHz to150MHz.\n10.4.9 Charge Pump\nThe PLL has charge pump slices of0.4mA, 0.8mA, 1.6mA, or6.4mA. These slices can beselected inthe\nfollowing combinations tovary thecharge pump current from 0.4mAto6.4mAbyprogramming R57[3-0] forthe\nPLL.\n10.4.10 Loop Filter\nThe PLL supports programmable loop bandwidth from 200Hzto1MHz. The loop filter components, R2,C1,R3,\nand C3,canbeconfigured byprogramming R67, R68, R69, and R70 forthePLL. C2forthePLL isanexternal\ncomponent that isadded ontheLFpin.When thePLL isconfigured inthefractional mode, R69.0 should beset\nto1and R118[2-0] should besetto0x7. When thePLL isconfigured ininteger mode, R69.0 should besetto0\nand R118[2-0] should besetto0x3 forsecond-order (NOTE: R69 should besetto0x0) or0x7 forthird-order,\nrespectively. When thePLL\'s loop bandwidth isdesired tobesetto200Hz,R120.0 should besetto0.Figure 58\nshows theloop filter structure ofthePLL.\nItisimportant tosetthePLL tobest possible bandwidth tominimize output jitter. Ahigh bandwidth (≥100 kHz)\nprovides best input signal tracking and istherefore desired with aclean input reference (clock generator mode).\nAlowbandwidth (≤1kHz) isdesired iftheinput signal quality isunknown (jitter cleaner mode). TIprovides the\nWEBENCH Clock Architect thatmakes iteasy toselect theright loop filter components.\nR2\nC1R3\nC3From PFD / \nCharge Pump>> >>LF\nLMK03318\nR67R68R69R70Loop Filter ControlC2\n42LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFigure 58.Loop Filter Structure ofPLL\n10.4.11 VCO Calibration\nThe PLL oftheLMK03318 includes anLCVCO that isdesigned using high-Q monolithic inductor tooscillate\nbetween 4.8GHz and 5.4GHz and haslowphase-noise characteristics. The VCO must becalibrated toensure\nthattheclock outputs deliver optimal phase noise performance. Fundamentally, aVCO calibration establishes an\noptimal operating point within thetuning range oftheVCO. While transparent totheuser, theLMK03318 andthe\nhost system perform thefollowing steps comprising aVCO calibration sequence:\n1.Normal Operation -When theLMK03318 isinnormal (operational) mode, thestate ofthepower-down pin\n(PDN) ishigh.\n2.Entering thereset state -Iftheuser wishes toinitialize theselected pinmode default settings (from ROM,\nEEPROM, orregister default) and initiate aVCO calibration sequence, then thehost system must place the\ndevice inreset through thePDN pin, orthrough software reset (R12.7) through I2C,orbyremoving and\nrestoring device power. Pulling thePDN pinlowloworsetting R12.7 =0places thedevice inthereset state.\n3.Exiting thereset state –The device calibrates theVCO either byexiting thedevice reset state orthrough\nthedevice reset command initiated through thehost interface. Exiting thereset state occurs automatically\nafter power isapplied and/or thesystem restores thestate ofthePDN orR12.7 from thelowtohigh state.\nExiting thereset state using thePDN pincauses theselected pinmode defaults tobeloaded/reloaded into\nthedevice register bank. Invoking software reset through R12.7 does notreinitialize theregisters; rather, the\ndevice retains settings related tothecurrent clock frequency plan. Using this method allows foraVCO\ncalibration forafrequency plan other than thedefault state (that is,.thedevice calibrates theVCO based on\nthesettings current register settings). The nominal state ofthisbitishigh. Writing thisbittoalowstate and\nthen returning ittothehigh state invokes adevice reset without restoring thepinmode.\n4.Device stabilization –After exiting thereset state asdescribed inStep 3,thedevice monitors internal\nvoltages and starts areset timer. Only after internal voltages areatthecorrect level and thereset time has\nexpired willthedevice initiate aVCO calibration. This ensures that thedevice power supplies and reference\ninputs have stabilized prior tocalibrating theVCO.\n5.VCO Calibration -The LMK03318 calibrates theVCO. During thecalibration routine, thedevice mutes\noutput channels configured with their respective auto-mute control enabled, sothat they generate no\nspurious clock signals. After asuccessful calibration routine, thePLL willlock theVCO totheselected\nreference input.\n43LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.4.12 Fractional Circuitry\nThe delta-sigma modulator isakey component ofthefractional circuitry and isinvolved innoise shaping for\nbetter phase noise and spurs intheband ofinterest. The order ofthedelta sigma modulator isselectable from\ninteger mode tothird order and can beprogrammed inR66[1-0] forthePLL. There arealso several dithering\nmodes thatarealso programmed inR66[3-2] forthePLL.\n10.4.12.1 Programmable Dithering Levels\nIfused appropriately, dithering may beused toreduce sub-fractional spurs, butifused inappropriately, itcan\nactually create spurs andincrease phase noise. Table 5provides guidelines fortheuseofdithering based onthe\nfractional denominator, after thefraction isreduced tolowest terms.\nTable 5.Dithering Recommendations\nFRACTION RECOMMENDATION COMMENTS\nFractional Numerator =0 Disable Dithering This isoften theworst case forspurs, andcanactually beturned into\nthebest case bydisabling dithering. Performance isthen similar to\ninteger mode.\nEquivalent Denominator <20 Disable Dithering These fractions arenotwell randomized anddithering willlikely\ncreate phase noise andspurs.\nEquivalent denominator isnot\ndivisible by2or3Disable Dithering There willbenosub-fractional spurs, sodithering islikely nottobe\nvery effective.\nEquivalent denominator >200\nandisdivisible by2or3Consider Dithering Dithering may help reduce thesub-fractional spurs, butunderstand it\nmay degrade thePLL phase noise.\n10.4.12.2 Programmable Delta Sigma Modulator Order\nThe programmable fractional modulator order gives theopportunity tobetter optimize phase noise and spurs.\nTheoretically, higher order modulators push outphase noise tofarther offsets, asdescribed inTable 6.\nTable 6.Delta Sigma Modulator Order Recommendations\nORDER APPLICATIONS\nInteger Mode (Order =0) Ifthefractional numerator iszero, itisbest torunthePLL ininteger mode tominimize phase\nnoise andspurs.\nFirst Order Modulator When theequivalent fractional denominator is6orless, thefirstorder modulator theoretically\nhaslower phase noise andspurs, soitalways makes sense inthese situations. When the\nfractional denoninator isbetween 6andabout 20,consider using thefirstorder modulator\nbecause thespurs might befarenough outside theloop bandwidth thatthey willbefiltered.\nThe firstorder modulator also does notcreate anysub-fractional spurs orphase noise.\nSecond andThird Order Modulator The choice between 2ndand3rdorder modulator tends tobealittle more application\nspecific. Ifthefractional denominator isnotdivisible by3,then thesecond andthird order\nmodulators willhave spurs inthesame offsets, sothethird isgenerally better forspurs.\nHowever, ifstronger levels ofdithering isused, thethird order modulator willcreate more\nclose-in phase noise than thesecond order modulator.\nOffset (Hz)Theoretical Gain for Noise and Spurs (dB)\n1x1062x1065x1061x1072x1075x1071x1082x108-150-140-130-120-110-100-90-80-70-60-50\nFpd=10MHz\nFpd=100 MHz\nFpd=200 MHz\nOffset (Hz)Theoretical Gain for Noise and Spurs (dB)\n1x1062x1065x1061x1072x1075x1071x1082x108-150-140-130-120-110-100-90-80-70-60-50\n1st Order Modulator\n2nd Order Modulator\n3rd Order Modulator\n44LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFigure 59andFigure 60give anidea ofthetheoretical impact ofthedelta sigma modulator order ontheshaping\nofthephase noise and spurs. Interms ofphase noise, this iswhat one would theoretically expect ifstrong\ndithering was used forawell-randomized fraction. Dithering canbesettodifferent levels oreven disabled and\nthenoise can beeliminated. Interms ofspurs, they can change based onfraction, butthey willtheoretically\npushed out tohigher phase detector frequencies. However, one must beaware that these are just\nTHEORETICAL graphs and foroffsets that areless than 5%ofthephase detector frequency, other factors can\nimpact thenoise and spurs. InFigure 59,thecurves allcross at1/6th ofthephase detector frequency and that\nthistransfer function peaks athalfofthephase detector frequency, which isassumed tobewell outside theloop\nbandwidth. Figure 60shows theimpact ofthephase detector frequency onthemodulator noise.\nFigure 59.Theoretical Delta Sigma Noise Shaping fora100MHz Phase Detector Frequency\nFigure 60.Theoretical Delta Sigma Noise Shaping for3rdOrder Modulator\n10.4.13 Post Divider\nEach PLL has apost divider that supports divide-by 2,3,4,5,6,7,and 8from theVCO frequency and\ndistributed totheoutput section byprogramming R56[4-2] forPLL andR71[4-2] forPLL2.\nVCO Clock\nOutput 1 \n(output divider = 12)\nDelay from auto sync after new \ndivider (no glitch)Output 2 \n(original divider = 12\nnew devider = 13)\nUSER ACTION: \nOutput 2 divider change from \ndivide-by-12 to divide-by-13\nDelay from auto sync after new \ndivider (no glitch and completes \nactive pulse before change)\nUSER ACTION: \nOutput 3 divider change from \ndivide-by-12 to divide-by-13Output 3 \n(original divider = 12\nnew divider = 13)\n45LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.4.14 High-Speed Output MUX\nThe output section ismade upoffour high-speed output MUX ’s.Each ofthefour MUX able toselect between\nprimary reference, secondary reference orthedivided PLLclock byprogramming R37[7-6], R39[7-6], R41[7-6],\nandR43[7-6]. Each ofthefour MUX ’sdistributes individually tooutputs 4,5,6,and7.When reference doubler is\nenabled andanyoutput MUX selects thatreference input, theoutput frequency willbethesame asthereference\nfrequency (non-doubled) buttheoutput phase could bethesame orcomplementary ofthereference input.\n10.4.15 High-Speed Output Divider\nThere aresixhigh-speed output dividers and each supports divide values of1to256. Outputs 0and 1share an\noutput divider, aswell asoutputs 2and 3.Outputs 4,5,6,and 7have their own individual output dividers. The\ndivide values areprogrammed inR33, R36, R38, R40, R42, andR44. These output dividers also support coarse\nfrequency margining foralloutput divide values greater than 8and can beenabled onany output channel by\nsetting theappropriate bitinR24 toa1.Insuch ause case, adynamic change intheoutput divider value\nthrough I2Censures that there are noglitches attheoutput irrespective ofwhen thechange isinitiated.\nDepending ontheVCO frequency andoutput divide values, aslowasa5%change canbeinitiated intheoutput\nfrequency. Anexample case ofcoarse frequency margining onanoutput isshown inFigure 61.\nFigure 61.Simplified Diagram forCoarse Frequency Margining\n10.4.16 High-Speed Clock Outputs\nEach output can beconfigured asAC-LVPECL, AC-LVDS, AC-CML, HCSL orLVCMOS byprogramming R31,\nR32, R34, R35, R37, R39, R41, andR43. Each output hastheoption tobemuted ornot,incase thesource from\nwhich itisderived becomes invalid, byprogramming R22. Aninvalid source could beaprimary orsecondary\nreference that isnolonger present orany PLL that isunlocked. When outputs aretobemuted, R20 and R21\nmust each beprogrammed to0xFF. Outputs 0and 1share anoutput supply (VDDO_01), aswell asoutputs 2\nand 3(VDDO_23). Outputs 4,5,6,7have individual output supplies (VDDO_4, VDDO_5, VDDO_6, VDDO_7).\nEach output supply canbeindependently setto1.8V,2.5Vor3.3V.When aparticular output isdesired tobe\ndisabled, thebits[5:0] inthecorresponding output control register (R31, R32, R34, R35, R37, R39, R41 orR43)\nmust besetto0x00. Ifanyofoutputs 4,5,6,and 7and their output dividers aredisabled; their corresponding\nsupplies canbeconnected toGND.\nINP\nN\nP\nNP\nN\nP\nNOutput Current can be programmed \nto 4 mA, 6 mA, or 8 mA\n(I1 + I2)LDO\nINb1.8 V, 2.5 V, 3.3 V\n4 mA I 1\n0, 2, 4 mA I 2OUT\nOUTb\n46LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedThe AC-LVDS, AC-CML, and AC-LVPECL output structure isgiven inFigure 62where thetailcurrents canbe\nprogrammed toeither 4mA, 6mA, or8mAtogenerate output voltage swings that arecompatible with LVDS,\nCML orLVPECL, respectively. Because this output structure isGND referenced, theoutput supplies can be\noperated from 1.8V,2.5Vor3.3Vand offer lower power dissipation compared totraditional LVDS, CML, or\nLVPECL structures without any impact onjitter performance orother ACorDCspecifications. Interfacing to\nLVDS, CML orLVPECL receivers aredone with just anexternal AC-coupling capacitor foreach output. No\nsource termination isneeded since theon-chip termination isautomatically enabled when selecting AC-LVDS,\nAC-CML, orAC-LVPECL forgood impedance matching to50Ωinterconnects.\nFigure 62.Structure ofAC-LVDS, AC-CML, andAC-LVPECL Output Stage\nThe HCSL output structure isopen drain and can bedirect coupled orACcoupled toHCSL receivers with\nappropriate termination scheme. This output strcture supports either on-chip 50Ωtermination oroff-chip 50Ω\ntermination. The on-chip 50Ωtermination isprovided primarily forconvenience when driving short traces. Inthe\ncase ofdriving long traces possibly through aconnector, theon-chip termination should bedisabled and a50Ω\ntoGND termination atthereceiver should beimplemented. The output supplies canbeoperated from 1.8V,2.5\nVor3.3Vwithout anyimpact onjitter performance orother ACorDCspecifications.\nThe LVCMOS outputs oneach side (PandN)canbeconfigured individually tobecomplementary orin-phase or\ncanbeturned off(high output impedance). The LVCMOS outputs arealways at1.8Vlogic level irrespective of\ntheoutput supply. Incase 3.3-V LVCMOS outputs areneeded, STATUS1 and/or STATUS0 canbeconfigured as\n3.3-V LVCMOS outputs.\nFigure 63through Figure 68show recommendations forinterfacing between LMK03318 ’shigh-speed clock\noutputs andLVCMOS, LVPECL, LVDS, CML, andHCSL receivers, respectively.\nNOTE\nIf1.8-V LVCMOS signals from thehigh-speed clock outputs aredesired tobeinterfaced\nwith a3.3-V LVCMOS receiver, alevel-shifter likeLSF0101 must beused toconvert the\n1.8-V LVCMOS signal toa3.3-V LVCMOS signal.\nHCSLLMK03318\n50 \rHCSL \nReceiver\n50 \r33 \r\x03(optional)\n33 \r\x03(optional)\nAC-CMLLMK03318CML \nReceiver50 \r\n50 \r\nAC-LVDSLMK03318 LVDS \nReceiver100 \r\nAC-LVPECLLMK03318\n50 \rLVPECL \nReceiver\nVDD_IN - 250 \r\nLVCMOS\nLMK033183.3-V LVCMOS \nReceiverLSF0101VrefA = 1.8 V VrefB = 3.3 V\nLVCMOS\nLMK033181.8-V LVCMOS \nReceiver\n47LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFigure 63.Interfacing LMK03318 ’s1.8-V LVCMOS Output With 1.8-V LVCMOS Receiver\nFigure 64.Interfacing LMK03318 ’s1.8-V LVCMOS Output With 3.3-V LVCMOS Receiver\nFigure 65.Interfacing LMK03318 ’sAC-LVPECL Output With LVPECL Receiver\nFigure 66.Interfacing LMK03318 ’sAC-LVDS Output With LVDS Receiver\nFigure 67.Interfacing LMK03318 ’sAC-CML Output With CML Receiver\nFigure 68.Interfacing LMK03318 ’sOutput With HCSL Receiver\n1 2 3 4 5 6 7 8 9 10 11 12PLL Clock or \nReference Clock\nGPIO0 or \nR12.6\nOUT0\nPossibility (A)\nOUT0\nPossibility (B)One post-divider clock cycle \nuncertainty, of when the \noutput turns on for one \ndevice in one particular \nconfiguration\nOutput Low\nOutput Low\n48LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.4.17 Output Synchronization\nAlloutput dividers and thePLL post divider canbesynchronized using theactive-low SYNCN signal. This signal\ncan come from theGPIO0 pin(insoft pinmode only) orfrom R12.6. The most common way toexecute the\noutput synchronization istotoggle theGPIO0 pin.When R56.1 issetto1,toenable synchronization ofoutputs\nthat isderived from thePLL, and GPIO0 pinisasserted (VGPIO0≤VIL),thecorresponding output driver(s) are\nmuted anddivider isreset.\nNOTE\nOutput-to-output skew specification canonly beassured when PLL post divider isgreater\nthan 2andafter anoutput synchronization event.\nThe latency toreset VCO divider isasum of:\n1.2to3negative edge ofoutput clock cycles ofthelargest divided value +“x”nano seconds ofasynchronous\ndelay +2to3VCO clock cycle.\n2.IfSYNCN happens after rising butbefore negative edge, sync delay isless 3clock cycle and closer to2\nclock cycle.\n3.The latency isdeterministic and itsvariation isnomore than 1VCO clock cycle and anexample scenario is\nillustrated inFigure 62.\nTable 7.Output Channel Synchronization\nGPIO0 /R12.6 OUTPUT DIVIDER AND DRIVER STATE\n0 Output driver(s) istri-stated anddivider isreset\n1 Normal output driver/divider operation asconfigured\nMinimum SYNCN pulse width =3negative clock edge ofslowest output clock cycle +“x”nano second ofprop\ndelay +3VCO clock cycle. The synchronization feature isparticularly helpful insystems with multiple LMK03318\ndevices. IfSYNCN isreleased simultaneously foralldevices, thetotal remaining output delay variation is±1\nVCO clock cycles foralldevices configured toidentical output mux settings. Output enable/disable events are\nsynchronous tominimize glitch/runt pulses. InSoft PinMode, theSYNCN control can also beused todisable\nany outputs toprevent output clocks from being distributed todown-stream devices, such asDSPs orFPGAs,\nuntil they areconfigured andready toaccept theincoming clock.\nFigure 69.SYNCN toOutput Delay Variation\n10.4.18 Status Outputs\nThe device vitals such asinput signal quality, smart MUX input selection, PLL loss oflock canbemonitored by\nreading device registers orbymonitoring thestatus pins, STATUS1 and STATUS0. R27 and R28 allow\ncustomizing which ofthevitals aremapped outtothese twopins. Table 7lists theevents thatcanbemapped to\neach status pinandwhich canalso beread intheregister space. The polarity oftheevents mapped tothestatus\npins canbeselected byprogramming R15.\n49LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedAlogic-high interrupt output (INTR) can also beselected oneither status pins toindicate interrupt status from\nanyofthedevice vitals listed inR16. Tousethisfeature, R17.0 should besetto1,R14[4:2] must besetto0x7,\nand R14.0 must besetto1.The interrupts listed inR16 can becombined inanAND orORfunctionality by\nprogramming R17.1. Ifinterrupts stemming from particular device vitals aretobeignored, theappropriate bitsin\nR14 should beprogrammed asneeded. The contents ofR16 can beread back atany time irrespective of\nwhether theINTR function ischosen ineither status pins aslong asR17.0 =1andthecontents ofR16 areself-\ncleared once thereadback iscomplete. There also exists a“real-time ”interrupt register, R13, which indicate\ninterrupt status from thedevice vitals irrespective ofthestate ofR17.0. The contents ofR13 can bealso read\nback atanytime andareself-cleared once thereadback iscomplete.\n10.4.18.1 Loss ofReference\nThe primary and secondary references can bemonitored fortheir input signal quality and appropriate register\nbitsand status outputs, ifenabled, areflagged ifaloss ofsignal event isencountered. Fordifferential inputs, a\n“loss ofsignal ”event occurs when thedifferential input swing islower than thethreshold asprogrammed in\nR25[3-2] forsecondary reference and inR25[1-0] forprimary reference. ForLVCMOS inputs, aloss ofsignal\nevent canbetriggered based oneither aminimum threshold, programmed inR25[3-2] forsecondary reference\nand inR25[1-0] forprimary reference, oraminimum slew rate of0.3V/ns, rising edge orfalling edge orboth\nbeing monitored based onselections programmed inR25[7-6] forsecondary reference and inR25[5-4] for\nprimary reference.\n10.4.18.2 Loss ofLock\nThe PLL’sloss oflock detection circuit isadigital circuit that detects any frequency error, even asingle cycle\nslip. The PLL unlock isdetected when acertain number ofcycle slips have been exceeded, atwhich point the\ncounter isreset. Iftheloss oflock isintended totoggle asystem reset, anRCfilter onthestatus output, which is\nprogrammed toindicate loss oflock, isrecommended toavoid rare cycle slips from triggering anentire system\nreset.\nTable 8.Device Vitals Selection Matrix forSTATUS[1:0]\nNUMBER SIGNAL\n0 PRIREF Loss ofSignal (LOS)\n1 SECREF Loss ofSignal (LOS)\n2 PLL Loss ofLock (LOL)\n3 PLL RDivider, divided by2(when RDivider isnotbypassed)\n4 PLL NDivider, divided by2\n5 RESERVED\n6 RESERVED\n7 RESERVED\n8 PLL VCO Calibration Active (CAL)\n9 RESERVED\n10 Interrupt (INTR)\n11 PLL MDivider, divided by2(when MDivider isnotbypassed)\n12 RESERVED\n13 EEPROM Active\n14 PLL Secondary toPrimary Switch inAutomatic Mode\n15 RESERVED\nWhen thestatus pins areprogrammed as3.3-V LVCMOS PLL clock outputs with fastoutput rise/fall time setting,\nthey support upto200 MHz operation and each output can independently beprogrammed todifferent\nfrequencies. Each output hastheoption tobemuted ornot, incase thePLL from which itisderived loses lock,\nbyprogramming R23 and when muted, theoutput isheld atastatic state depending ontheprogrammed output\ntype/polarity. inaloss-of-lock event. Toreduce coupling onto thehigh-speed outputs, theoutput rise/fall time can\nbemodified inR49 tosupport slower slew rates.\n50LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedNOTE\nWhen either status pinissetasa3.3-V LVCMOS output, there isfairly significant mixing\nofthese output frequencies intothehigh-speed outputs, especially outputs 4,5,6,and 7.\nIf3.3-V LVCMOS outputs aredesired, proper care should betaken during frequency\nplanning with theLMK03318 toensure that theoutputs, required with low jitter, are\nselected from either output 0,1,2,or3.Forbest jitter performance, TIrecommends using\nboth status pins togenerate complementary 3.3-V LVCMOS outputs atanytime.\n10.5 Programming\nThe host (DSP, Microcontroller, FPGA, etc) configures and monitors theLMK03318 through theI2Cport. The\nhost reads and writes toacollection ofcontrol/status bits called theregister map. The device blocks can be\ncontrolled andmonitored through aspecific grouping ofbitslocated within theregister file.The host controls and\nmonitors certain device-wide critical parameters directly through register control/status bits. Intheabsence ofthe\nhost, theLMK03318 can beconfigured tooperate inpin-mode either from itson-chip ROM orEEPROM\ndepending onthestate ofHW_SW_CTRL pin. The EEPROM orROM arrays areautomatically copied tothe\ndevice registers upon powerup. The user hastheflexibility tore-write thecontents ofEEPROM from theSRAM\nuptoa100times butthecontents ofROM cannot bere-written.\nWithin thedevice registers, there arecertain bits that have read/write access. Other bits areread-only (an\nattempt towrite toaread only bitwillnotchange thestate ofthebit). Certain device registers and bits are\nreserved meaning that they must notbechanged from their default reset state. Figure 70shows interface and\ncontrol blocks within LMK03318 and thearrows refer toread access from and write access tothedifferent\nembedded memories (ROM, EEPROM, andSRAM).\n \nSTATUS0\nSTATUS1\nPDN\nHW_SW_CTRLSCL\nSDADevice\nHardware\nI2C\nPortControl/\nStatus Pins\nDevice\nControl\nAnd\nStatusGPIO5\nGPIO4\nGPIO3\nGPIO2\nGPIO1\nGPIO0\nEEPROM (soft pin mode)\n1 of 6 imagesROM (hard pin mode)\n1 of 64 images\nSRAM (soft pin mode)\n1 of 6 images \n  \n  \n  \n  \n  \n  \n  \n  \n   \n  \n  \n \n76543210Reg 076543210Reg176543210Reg276543210Reg376543210Reg8676543210Reg8776543210Reg8876543210Reg89\n \n76543210Reg 076543210Reg176543210Reg276543210Reg376543210Reg8676543210Reg8776543210Reg8876543210Reg89 \n76543210Reg 076543210Reg176543210Reg276543210Reg376543210Reg8676543210Reg8776543210Reg8876543210Reg89\n \n76543210Reg 076543210Reg176543210Reg276543210Reg376543210Reg2876543210Reg2976543210Reg19976543210Reg200Device Registers\n51LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedProgramming (continued)\nFigure 70.LMK03318 Interface andControl Block\n8 8\nREGISTER ADDRESS DATA BYTEI2C PROTOCOL\n1\nW/R7\nA6A5A4A3A2A1A0\nI2C ADDRESS\nSTOP~~START STOP\n~~\n~~~~~~tBUStSU(START)\nSDASCL\nth(START)\ntr(SM)tSU(SDATA)tW(SCLL) tW(SCLH)\nth(SDATA)tr(SM) tf(SM)\ntf(SM) tSU(STOP)VIH(SM)\nVIL(SM)\nVIH(SM)\nVIL(SM)ACK\n52LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedProgramming (continued)\n10.5.1 I2CSerial Interface\nThe I2Cport ontheLMK03318 works asaslave device and supports both the100 kHz standard mode and 400\nkHz fast-mode operations. Fast mode imposes aglitch tolerance requirement onthecontrol signals. Therefore,\ntheinput receivers ignore pulses ofless than 50-ns duration. The I2Ctiming isgiven inI2C-Compatible Interface\nCharacteristics (SDA, SCL) I2C-Compatible Interface Characteristics (SDA, SCL) .The timing diagram isgiven in\nFigure 71.\nFigure 71.I2CTiming Diagram\nInanI2Cbussystem, theLMK03318 acts asaslave device and isconnected totheserial bus(data busSDA\nandclock busSCL). These areaccessed through a7-bit slave address transmitted aspart ofanI2Cpacket. Only\nthedevice with amatching slave address responds tosubsequent I2Ccommands. Insoft pinmode, the\nLMK03318 allows uptothree unique slave devices tooccupy theI2Cbusbased onthepinstrapping ofGPIO1\n(tied toVDD_DIG, GND orVIM).The device slave address is10100xx (the two LSBs aredetermined bythe\nGPIO1 pin).\nNOTE\nThe PDN pinofLMK03318 should behigh before anyI2Ccommunication onthebus. The\nfirstI2Ctransaction after power cycling LMK03318 should beignored.\nDuring thedata transfer through theI2Cinterface, oneclock pulse isgenerated foreach data bittransferred. The\ndata ontheSDA linemust bestable during thehigh period oftheclock. The high orlowstate ofthedata linecan\nchange only when theclock signal ontheSCL lineislow. The start data transfer condition ischaracterized bya\nhigh-to-low transition ontheSDA linewhile SCL ishigh. The stop data transfer condition ischaracterized bya\nlow-to-high transition ontheSDA linewhile SCL ishigh. The start andstop conditions arealways initiated bythe\nmaster. Every byte ontheSDA linemust beeight bitslong. Each byte must befollowed byanacknowledge bit\nandbytes aresent MSB first. The I2Cregister structure oftheLMK03318 isshown inFigure 72.\nFigure 72.I2CRegister Structure\nSlave Address S R/WA Data Byte AP1 7 1 1 8 1 1\nMSB LSB MSB LSB\nS\nSr\nAR/W\nPStart Condition\nRepeated Start Condition\n1 = Read (Rd) from slave; 0 = Write (Wr) to slave\nAcknowledge (ACK = 0 and NACK = 1)\nStop Condition\nMaster to Slave Transmission\nSlave to Master Transmission\n53LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedProgramming (continued)\nThe acknowledge bit(A)ornon-acknowledge bit(A’)isthe9thbitattached toany8-bit data byte and isalways\ngenerated bythereceiver toinform thetransmitter thatthebyte hasbeen received (when A=0)ornot(when A’\n=0).A=0isdone bypulling theSDA linelowduring the9thclock pulse andA’=0isdone byleaving theSDA\nlinehigh during the9thclock pulse.\nThe I2Cmaster initiates thedata transfer byasserting astart condition which initiates aresponse from allslave\ndevices connected totheserial bus. Based onthe8-bit address byte sent bythemaster over theSDA line\n(consisting ofthe7-bit slave address (MSB first) and anR/W’bit),thedevice whose address corresponds tothe\ntransmitted address responds bysending anacknowledge bit.Allother devices onthebusremain idlewhile the\nselected device waits fordata transfer with themaster.\nAfter thedata transfer has occurred, stop conditions areestablished. Inwrite mode, themaster asserts astop\ncondition toend data transfer during the10th clock pulse following theacknowledge bitforthelastdata byte\nfrom theslave. Inread mode, themaster receives thelastdata byte from theslave butdoes notpullSDA low\nduring the9thclock pulse. This isknown asanon-acknowledge bit.Byreceiving thenon-acknowledge bit,the\nslave knows thedata transfer isfinished and enters theidle mode. The master then takes thedata line low\nduring thelowperiod before the10th clock pulse, andhigh during the10th clock pulse toassert astop condition.\nAgeneric transation isshown inFigure 73.\nFigure 73.Generic Programming Sequence\nThe LMK03318 I2Cinterface supports “Block Register Write/Read ”,“Read/Write SRAM ”,and “Read/Write\nEEPROM ”operations. For “Block Register Write/Read ”operations, theI2Cmaster can individually access\naddressed registers thataremade ofan8-bit data byte. The offset oftheindexed register isencoded inR10 and\npart oftheEEPROM, asdescribed inTable 9below. Tochange themost significant 5bits oftheI2Cslave\naddress from itsdefault value, theEEPROM byte 11canbere-written with thedesired value andR10 provides a\nread-back ofthenew slave address.\nTable 9.I2CSlave Address\nOperating\nModeR10.7 R10.6 R10.5 R10.4 R10.3 R10.2 R10.1\nHard pin 1 0 1 0 0 0 0\nSoft pin 1 0 1 0 0 Controlled byGPIO1 state.\nGPIO1 R10[2-1]\n0 0x0\nVIM 0x1\n1 0x3\nSlave Address S WrA CommandCode ASr Slave Address RdA\n... P A Data Byte 0 A Data Byte N-11 7 1 1 8 1 1 7 1 1\n1 1 8 8 1\nSlave Address S WrA CommandCode A\nA Data Byte 0 ... AP Data Byte N-11 7\n81 1 8 1\n1 8 1 1\n54LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.5.2 Block Register Write\nThe I2CBlock Register Write transaction isillustrated inFigure 74andconsists ofthefollowing sequence:\n1.Master issues aStart Condition.\n2.Master writes the7-bit Slave Address following byaWrite bit.\n3.Master writes the8-bit Register address astheCommandCode oftheprogramming sequence.\n4.Master writes one ormore Data Bytes each ofwhich should beacknowledged bytheslave. The slave\nincrements theinternal register address after each byte.\n5.Master issues aStop Condition toterminate thetransaction.\nFigure 74.Block Register Write Programming Sequence\n10.5.3 Block Register Read\nThe I2CBlock Register Read transaction isillustrated inFigure 75andconsists ofthefollowing sequence:\n1.Master issues aStart Condition.\n2.Master writes the7-bit Slave Address followed byaWrite bit.\n3.Master writes the8-bit Register address astheCommandCode oftheprogramming sequence.\n4.Master issues aRepeated Start Condition.\n5.Master writes the7-bit Slave Address following byaRead bit.\n6.Slave returns one ormore Data Bytes aslong astheMaster continues toacknowledge them. The slave\nincrements theinternal register address after each byte.\n7.Master issues aStop Condition toterminate thetransaction.\nFigure 75.Block Register Read Programming Sequence\n10.5.4 Write SRAM\nThe on-chip SRAM isavolatile, shadow memory array used totemporarily store register data, and isintended\nonly forprogramming thenon Volatile EEPROM array with one ormore device start-up configuration settings\n(pages). The SRAM hastheidentical data format astheEEPROM map. The register configuration data canbe\ntransferred totheSRAM array through special memory access registers intheregister map.\nThe SRAM ismade upofabase memory array and 6pages ofidentical memory arrays. Tosuccessfully\nprogram theSRAM, thecomplete base array andatleast onepage should bewritten.\nThe following details theprogramming sequence totransfer thedevice registers into theappropriate SRAM\npage.\n1.Program thedevice registers tomatch adesired setting.\n2.Write R145[3:0] with avalid SRAM page (0to5)tocommit thecurrent register data.\n3.Write a1toR137.6. This ensures thatthedevice registers arecopied tothedesired SRAM page.\n4.Ifanother device setting isdesired tobewritten toadifferent SRAM page, repeat steps 1-3and select an\nunused SRAM page.\n55LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedThe SRAM canalso bewritten with particular values according tothefollowing programming sequence.\n1.Write themost significant 8thbitoftheSRAM address inR139.0 and write theleast significant 8bitsin\nR140.\n2.Write thedesired data byte inR142 inthesame I2Ctransaction and thisdata byte willbewritten tothe\naddress specified inthestep above. Any additional access thatispart ofthesame transaction willcause the\nSRAM address tobeincremented and awrite willtake place tothenext SRAM address. Access toSRAM\nwillterminate attheendofcurrent I2Ctransaction.\n3.Steps 1and 2need tobefollowed tochange EEPROM bytes 11and 12.Byte 11denotes theI2Cslave\naddress ofLMK03318 andByte 12denotes an8-buser space thatcanbeused asadevice identifier among\nmultiple LMK03318 instances with different EEPROM images.\nNOTE\nItispossible toincrement SRAM address incorrectly when 2successive accesses are\nmade toR140.\n10.5.5 Write EEPROM\nThe on-chip EEPROM isanon-volatile memory array used topermanently store register data forone ormore\ndevice start-up configuration settings (pages), which can beselected toinitialize registers upon power-up or\nPOR. There areatotal of6independent EEPROM pages ofwhich each page isselected bythe3-level\nGPIO[3:2] pins, and each page iscomprised ofbitsshown intheEEPROM Map.The transfer must firsthappen\ntothecorresponding SRAM page and then totheEEPROM page. During “EEPROM write ”,R137.2 isa1and\ntheEEPROM contents cannot beaccessed. The following details theprogramming sequence totransfer the\nentire contents ofSRAM toEEPROM:\n1.Make sure theWrite SRAM procedure (Write SRAM )was done tocommit theregister settings totheSRAM\npage(s) with start-up configurations intended forprogramming totheEEPROM array.\n2.Write 0xEA toR144. This provides basic protection from inadvertent programming ofEEPROM.\n3.Write a1toR137.0. This programs theentire SRAM contents toEEPROM. Once completed, thecontents in\nR136 willincrement by1.R136 contains thetotal number ofEEPROM programming cycles that are\nsuccessfully completed.\n4.Write 0x00 toR144 toprotect against inadvertent programming ofEEPROM.\n5.IfanEEPROM write isunsuccessful, areadback ofR137.5 results ina1.Inthiscase, thedevice willnot\nfunction correctly and willbelocked up.Tounlock thedevice forcorrect operation, anew EEPROM write\nsequence should beinitiated andsuccessfully completed.\n10.5.6 Read SRAM\nThe contents oftheSRAM canberead out, one word atatime, starting with that oftherequested address. The\nfollowing details theprogramming sequence foranSRAM read byaddress.\n1.Write themost significant 9thbitoftheSRAM address inR139.0 and write theleast significant 8bitsofthe\nSRAM address inR140.\n2.The SRAM data located attheaddress specified inthestep above canbeobtained byreading R142 inthe\nsame I2Ctransaction. Any additional access that ispart ofthesame transaction willcause theSRAM\naddress tobeincremented and aread willtake place ofthenext SRAM address. Access toSRAM will\nterminate attheendofcurrent I2Ctransaction.\nNOTE\nItispossible toincrement SRAM address incorrectly when 2successive accesses are\nmade toR140.\n56LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.5.7 Read EEPROM\nThe contents oftheEEPROM canberead out, one word atatime, starting with that oftherequested address.\nThe following details theprogramming sequence foranEEPROM read byaddress.\n1.Write themost significant 9thbitoftheEEPROM address inR139.0 and write theleast significant 8bitsof\ntheEEPROM address inR140.\n2.The EEPROM data located attheaddress specified inthestep above canbeobtained byreading R141 in\nthesame I2Ctransaction. Any additional access that ispart ofthesame transaction willcause theEEPROM\naddress tobeincremented andaread willtake place ofthenext EEPROM address. Access toEEPROM will\nterminate attheendofcurrent I2Ctransaction.\nNOTE\nItispossible toincrement EEPROM address incorrectly when 2successive accesses are\nmade toR140.\n10.5.8 Read ROM\nThe contents oftheROM canberead out, one word atatime, starting with that oftherequested address. The\nfollowing details theprogramming sequence ofaROM read byaddress.\n1.Write themost significant 11th, 10th, 9th, and 8thbitoftheROM address inR139[3-0] and write theleast\nsignificant 8bitsoftheROM address inR140.\n2.The ROM data located attheaddress specified inthestep above canbeobtained byreading R143 inthe\nsame I2Ctransaction. Any additional access thatispart ofthesame transaction willcause theROM address\ntobeincremented and aread willtake place ofthenext ROM address. Access toROM willterminate atthe\nendofcurrent I2Ctransaction.\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n57\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.5.9 Default Device Configurations inEEPROM andROM\nTable 10through Table 13show thedevice default configurations stored intheon-chip EEPROM. Table 14through Table 18show thedevice default\nconfigurations stored intheon-chip ROM.\n(1) 100-Ωinternal termination enabled (ifapplicable)\n(2) Internal ACbiasing enabled (ifapplicable)Table 10.Default EEPROM Contents (HW_SW_CTRL =0)–Input andStatus Configuration(1)(2)\nGPIO\n[3:2]PRI\nINPUT\n(MHz)PRITYPEPRI\nDOUBLERSEC\nINPUT\n(MHz)SEC TYPEXOINT\nLOAD (pF)SEC\nDOUBLERSTATUS1\nMUXSTATUS0\nMUXPREDIV DIVSTATUS1 /\nSTATUS0\nFREQ\n(MHz)STATUS1 /\nSTATUS0\nRISE /\nFALL TIME\n(ns)\nVIM,VIM 25 DIFF Enabled 25 XTAL 9 Enabled LOL Disable n/a n/a n/a n/a\n00 25 DIFF Enabled 25 XTAL 9 Enabled LOL PLL 4 25 n/a/50 n/a/2.1\n01 25 LVCMOS Enabled 25 XTAL 9 Enabled LOL PLL 4 25 n/a/50 n/a/2.1\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n58\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) When PLL issetasaninteger-based clock generator, external loop filter component, C2,should be3.3nFandloop bandwidth isaround 400kHz. When PLL issetasafractional-based\nclock generator, external loop filter component, C2,should be33nFandloop bandwidth isaround 400kHz.Table 11.Default EEPROM Contents (HW_SW_CTRL =0)–PLL Configuration(1)\nGPIO\n[3:2]PLL INPUT\nMUXPLL INPUT\n(MHz)PLL TYPE PLL RDIV PLL MDIV PLL NDIVPLL NDIV\nINTPLL NDIV\nNUMPLL NDIV\nDENPLL FRAC\nORDERPLL FRAC\nDITHERPLL VCO\n(MHz)PLL PDIV\nVIM,VIM REFSEL 50Clock Gen\nInteger1 1 102 102 0 1 n/a Disabled 5100 8\n00 REFSEL 50Clock Gen\nInteger1 1 100 100 0 4000000 n/a Disabled 5000 2\n01 REFSEL 50Clock Gen\nInteger1 1 100 100 0 4000000 n/a Disabled 5000 2\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n59\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 12.Default EEPROM Contents (HW_SW_CTRL =0)–Outputs [0-3] Configuration\nGPIO [3:2] OUT0-1 DIVIDEROUT0-1 FREQ\n(MHz)OUT0 TYPE OUT1 TYPE OUT2-3 DIVIDEROUT2-3 FREQ\n(MHz)OUT2 TYPE OUT3 TYPE\nVIM,VIM n/a n/a Disable Disable n/a n/a Disable Disable\n00 25 100 LVPECL LVCMOS (+/-) 25 100 LVCMOS (+/-) LVCMOS (+/-)\n01 25 100 LVCMOS (+/-) LVCMOS (+/-) 25 100 LVCMOS (+/-) LVCMOS (+/-)\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n60\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 13.Default EEPROM Contents (HW_SW_CTRL =0)–Outputs [4-7] Configuration\nGPIO\n[3:2]OUT4\nDIVOUT4\nFREQ\n(MHz)OUT4\nMUX\nSELECTOUT4\nTYPEOUT5\nDIVOUT5\nFREQ\n(MHz)OUT5\nMUX\nSELECTOUT5\nTYPEOUT6\nDIVOUT6\nFREQ\n(MHz)OUT6\nMUX\nSELECTOUT6\nTYPEOUT7\nDIVOUT7\nFREQ\n(MHz)OUT7\nMUX\nSELECTOUT7\nTYPE\nVIM,VIM 3 212.5 PLL LVPECL 3 212.5 PLL LVPECL 6 106.25 PLL LVPECL 6 106.25 PLL LVPECL\n00 16 156.25 PLL LVPECL 20 125 PLL LVPECL 20 125 PLL LVDS 100 25 PLL LVPECL\n01 25 100 PLLLVCMOS\n(+/-)20 125 PLL LVDS 20 125 PLL LVDS 20 125 PLL LVDS\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n61\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 14.Default ROM Contents (HW_SW_CTRL =1)-Input Configuration\nGPIO[5:0] (decimal) PRIINPUT (MHz) PRITYPE PRIDOUBLER SEC INPUT (MHz) SEC TYPE XOINTLOAD (pF) SEC DOUBLER\n0 50 LVCMOS Enabled 50 XTAL 9 Enabled\n1 50 LVCMOS Enabled 50 XTAL 9 Enabled\n2 50 LVCMOS Enabled 50 XTAL 9 Enabled\n3 50 LVCMOS Enabled 50 XTAL 9 Enabled\n4 50 LVCMOS Enabled 50 XTAL 9 Enabled\n5 50 LVCMOS Enabled 50 XTAL 9 Enabled\n6 30.72 LVCMOS Disabled 30.72 XTAL 9 Disabled\n7 19.2 LVCMOS Disabled 19.2 XTAL 9 Disabled\n8 10 LVCMOS Disabled 10 XTAL 9 Disabled\n9 25 LVCMOS Enabled 25 XTAL 9 Enabled\n10 50 LVCMOS Enabled 50 XTAL 9 Enabled\n11 25 LVCMOS Enabled 25 XTAL 9 Enabled\n12 50 LVCMOS Enabled 50 XTAL 9 Enabled\n13 25 LVCMOS Enabled 25 XTAL 9 Enabled\n14 50 LVCMOS Enabled 50 XTAL 9 Enabled\n15 25 LVCMOS Enabled 25 XTAL 9 Enabled\n16 50 LVCMOS Enabled 50 XTAL 9 Enabled\n17 25 LVCMOS Enabled 25 XTAL 9 Enabled\n18 50 LVCMOS Enabled 50 XTAL 9 Enabled\n19 25 LVCMOS Enabled 25 XTAL 9 Enabled\n20 50 LVCMOS Enabled 50 XTAL 9 Enabled\n21 19.44 LVCMOS Disabled 19.44 XTAL 9 Disabled\n22 38.88 LVCMOS Disabled 38.88 XTAL 9 Disabled\n23 25 LVCMOS Enabled 25 XTAL 9 Enabled\n24 50 LVCMOS Enabled 50 XTAL 9 Enabled\n25 19.44 LVCMOS Disabled 19.44 XTAL 9 Disabled\n26 38.88 LVCMOS Disabled 38.88 XTAL 9 Disabled\n27 25 LVCMOS Enabled 25 XTAL n/a Enabled\n28 25 LVCMOS Enabled 25 XTAL n/a Enabled\n29 25 LVCMOS Enabled 25 XTAL 9 Enabled\n30 50 LVCMOS Enabled 50 XTAL 9 Enabled\n31 25 LVCMOS Enabled 25 XTAL n/a Enabled\n32 25 LVCMOS Enabled 25 LVCMOS n/a Enabled\n33 25 LVCMOS Enabled 25 XTAL 9 Enabled\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n62\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 14.Default ROM Contents (HW_SW_CTRL =1)-Input Configuration (continued)\nGPIO[5:0] (decimal) PRIINPUT (MHz) PRITYPE PRIDOUBLER SEC INPUT (MHz) SEC TYPE XOINTLOAD (pF) SEC DOUBLER\n34 50 LVCMOS Enabled 50 XTAL 9 Enabled\n35 19.44 LVCMOS Disabled 19.44 XTAL 9 Disabled\n36 38.88 LVCMOS Disabled 38.88 XTAL 9 Disabled\n37 25 LVCMOS Enabled 25 XTAL 9 Enabled\n38 50 LVCMOS Enabled 50 XTAL 9 Enabled\n39 19.44 LVCMOS Disabled 19.44 XTAL 9 Disabled\n40 38.88 LVCMOS Disabled 38.88 XTAL 9 Disabled\n41 19.44 LVCMOS Disabled 19.44 XTAL 9 Disabled\n42 38.88 LVCMOS Disabled 38.88 XTAL 9 Disabled\n43 19.44 LVCMOS Disabled 19.44 XTAL 9 Disabled\n44 38.88 LVCMOS Disabled 38.88 XTAL 9 Disabled\n45 25 LVCMOS Enabled 25 XTAL 9 Enabled\n46 50 LVCMOS Enabled 50 XTAL 9 Enabled\n47 25 LVCMOS Enabled 25 XTAL 9 Enabled\n48 50 LVCMOS Enabled 50 XTAL 9 Enabled\n49 25 LVCMOS Enabled 25 XTAL 9 Enabled\n50 50 LVCMOS Enabled 50 XTAL 9 Enabled\n51 25 LVCMOS Enabled 25 XTAL 9 Enabled\n52 50 LVCMOS Enabled 50 XTAL 9 Enabled\n53 25 LVCMOS Enabled 25 XTAL 9 Enabled\n54 50 LVCMOS Enabled 50 XTAL 9 Enabled\n55 19.44 LVCMOS Disabled 19.44 XTAL 9 Disabled\n56 38.88 LVCMOS Disabled 38.88 XTAL 9 Disabled\n57 25 LVCMOS Enabled 25 XTAL 9 Enabled\n58 25 LVCMOS Enabled 25 XTAL 9 Enabled\n59 25 LVCMOS Enabled 25 XTAL 9 Enabled\n60 50 LVCMOS Enabled 50 XTAL 9 Enabled\n61 25 LVCMOS Enabled 25 XTAL 9 Enabled\n62 50 LVCMOS Enabled 50 XTAL 9 Enabled\n63 25 LVCMOS Enabled 25 XTAL 9 Enabled\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n63\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 15.Default ROM Contents (HW_SW_CTRL =1)-Status Configuration\nGPIO[5:0]\n(decimal)STATUS1\nMUXSTATUS0\nMUXSTATUS1\nPREDIVSTATUS1 DIVSTATUS1\nFREQ (MHz)STATUS1\nRISE/FALL\nTIME (ns)STATUS0\nPREDIVSTATUS0 DIVSTATUS0\nFREQ (MHz)STATUS0\nRISE/FALL\nTIME (ns)\n0 LOL PLL n/a n/a n/a n/a 5 20 50 2.1\n1 LOL PLL n/a n/a n/a n/a 5 40 25 2.1\n2 LOL LOR_PRI n/a n/a n/a n/a n/a n/a n/a n/a\n3 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n4 LOL LOR_PRI n/a n/a n/a n/a n/a n/a n/a n/a\n5 PLL PLL 5 40 25 2.1 5 40 25 2.1\n6 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n7 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n8 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n9 PLL LOL 4 51 25 2.1 n/a n/a n/a n/a\n10 PLL LOL 4 51 25 2.1 n/a n/a n/a n/a\n11 PLL LOL 5 30 33.3333 2.1 n/a n/a n/a n/a\n12 PLL LOL 5 30 33.3333 2.1 n/a n/a n/a n/a\n13 PLL LOL 4 51 25 2.1 n/a n/a n/a n/a\n14 PLL LOL 4 51 25 2.1 n/a n/a n/a n/a\n15 PLL LOL 4 51 25 2.1 n/a n/a n/a n/a\n16 PLL LOL 4 51 25 2.1 n/a n/a n/a n/a\n17 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n18 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n19 PLL LOL 5 40 25 2.1 n/a n/a n/a n/a\n20 PLL LOL 5 40 25 2.1 n/a n/a n/a n/a\n21 PLL LOL 5 40 25 2.1 n/a n/a n/a n/a\n22 PLL LOL 5 40 25 2.1 n/a n/a n/a n/a\n23 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n24 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n25 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n26 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n27 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n28 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n29 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n30 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n31 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n64\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 15.Default ROM Contents (HW_SW_CTRL =1)-Status Configuration (continued)\nGPIO[5:0]\n(decimal)STATUS1\nMUXSTATUS0\nMUXSTATUS1\nPREDIVSTATUS1 DIVSTATUS1\nFREQ (MHz)STATUS1\nRISE/FALL\nTIME (ns)STATUS0\nPREDIVSTATUS0 DIVSTATUS0\nFREQ (MHz)STATUS0\nRISE/FALL\nTIME (ns)\n32 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n33 PLL LOL 5 15 66.6666 2.1 n/a n/a n/a n/a\n34 PLL LOL 5 15 66.6666 2.1 n/a n/a n/a n/a\n35 PLL LOL 5 15 66.6666 2.1 n/a n/a n/a n/a\n36 PLL LOL 5 15 66.6666 2.1 n/a n/a n/a n/a\n37 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n38 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n39 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n40 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n41 PLL LOL 4 32 38.88 2.1 n/a n/a n/a n/a\n42 PLL LOL 4 32 38.88 2.1 n/a n/a n/a n/a\n43 PLL LOL 4 32 38.88 2.1 n/a n/a n/a n/a\n44 PLL LOL 4 32 38.88 2.1 n/a n/a n/a n/a\n45 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n46 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n47 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n48 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n49 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n50 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n51 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n52 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n53 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n54 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n55 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n56 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n57 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n58 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n59 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n60 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n61 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n62 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\n63 LOR_PRI LOL n/a n/a n/a n/a n/a n/a n/a n/a\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n65\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) When PLL issetasaninteger-based clock generator, external loop filter component, C2,should be3.3nF andloop bandwidth isaround 400kHz. When PLL issetasafractional-based\nclock generator, external loop filter component, C2,should be33nF andloop bandwidth isaround 400kHz.Table 16.Default ROM Contents (HW_SW_CTRL =1)–PLL Configuration(1)\nGPIO[5:0]\n(decimal)PLL IN\nMUXPLL IN\n(MHz)PLL TYPEPLL R\nDIVPLL M\nDIVPLL NDIVPLL N\nDIVINTPLL NDIV\nNUMPLL N\nDIVDENPLL FRAC\nORDERPLL FRAC\nDITHERPLL VCO\n(MHz)PLL PDIV\n0 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 5\n1 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 5\n2 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 5\n3 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 4\n4 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 2\n5 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 2\n6 REFSEL 30.72 Jitter Cleaner Integer 1 24 3840 3840 0 1 n/a Disabled 4915.2 4\n7 REFSEL 19.2 Clock Gen Integer 1 1 256 256 0 1 n/a Disabled 4915.2 4\n8 REFSEL 10 Clock Gen Integer 1 1 491.52 491 1300000 2500000 Third Enabled 4915.2 4\n9 REFSEL 25 Clock Gen Fractional 1 1 102 102 0 1 n/a Disabled 5100 8\n10 REFSEL 50 Clock Gen Integer 1 1 51 51 0 1 n/a Disabled 5100 8\n11 REFSEL 25 Clock Gen Fractional 1 1 100 100 0 1 n/a Disabled 5000 2\n12 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 2\n13 REFSEL 25 Clock Gen Integer 1 1 102 102 0 1 n/a Disabled 5100 3\n14 REFSEL 50 Clock Gen Integer 1 1 51 51 0 1 n/a Disabled 5100 3\n15 REFSEL 25 Clock Gen Integer 1 1 102 102 0 1 n/a Disabled 5100 3\n16 REFSEL 50 Clock Gen Integer 1 1 51 51 0 1 n/a Disabled 5100 3\n17 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 8\n18 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 8\n19 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 8\n20 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 8\n21 REFSEL 19.44 Clock Gen Integer 1 1 257.2016461 257 157536 781250 Third Enabled 5000 8\n22 REFSEL 38.88 Clock Gen Integer 1 1 128.600823 128 469393 781250 Third Enabled 5000 8\n23 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 2\n24 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 2\n25 REFSEL 19.44 Clock Gen Integer 1 1 257.2016461 257 157536 781250 Third Enabled 5000 2\n26 REFSEL 38.88 Clock Gen Integer 1 1 128.600823 128 469393 781250 Third Enabled 5000 2\n27 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 2\n28 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 8\n29 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 8\n30 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 2\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n66\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 16.Default ROM Contents (HW_SW_CTRL =1)–PLL Configuration(1)(continued)\nGPIO[5:0]\n(decimal)PLL IN\nMUXPLL IN\n(MHz)PLL TYPEPLL R\nDIVPLL M\nDIVPLL NDIVPLL N\nDIVINTPLL NDIV\nNUMPLL N\nDIVDENPLL FRAC\nORDERPLL FRAC\nDITHERPLL VCO\n(MHz)PLL PDIV\n31 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 2\n32 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 2\n33 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 8\n34 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 8\n35 REFSEL 19.44 Clock Gen Integer 1 1 257.2016461 257 157536 781250 Third Enabled 5000 8\n36 REFSEL 38.88 Clock Gen Fractional 1 1 128.600823 128 469393 781250 Third Enabled 5000 8\n37 REFSEL 25 Clock Gen Fractional 1 1 100 100 0 1 n/a Disabled 5000 8\n38 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 8\n39 REFSEL 19.44 Clock Gen Integer 1 1 257.2016461 257 157536 781250 Third Enabled 5000 8\n40 REFSEL 38.88 Clock Gen Fractional 1 1 128.600823 128 469393 781250 Third Enabled 5000 8\n41 REFSEL 19.44 Clock Gen Integer 1 1 256 256 0 1 n/a Disabled 4976.64 8\n42 REFSEL 38.88 Clock Gen Fractional 1 1 128 128 0 1 n/a Disabled 4976.64 8\n43 REFSEL 19.44 Clock Gen Integer 1 1 256 256 0 1 n/a Disabled 4976.64 8\n44 REFSEL 38.88 Clock Gen Fractional 1 1 128 128 0 1 n/a Disabled 4976.64 8\n45 REFSEL 25 Clock Gen Fractional 1 1 100 100 0 1 n/a Disabled 5000 5\n46 REFSEL 50 Clock Gen Fractional 1 1 50 50 0 1 n/a Disabled 5000 5\n47 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 8\n48 REFSEL 50 Clock Gen Fractional 1 1 50 50 0 1 n/a Disabled 5000 8\n49 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 8\n50 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 8\n51 REFSEL 25 Clock Gen Fractional 1 1 106.25 106 1000000 4000000 First Enabled 5312.5 2\n52 REFSEL 50 Clock Gen Fractional 1 1 53.125 53 500000 4000000 First Enabled 5312.5 2\n53 REFSEL 25 Clock Gen Integer 1 1 103.125 103 500000 4000000 First Enabled 5156.25 8\n54 REFSEL 50 Clock Gen Fractional 1 1 51.5625 51 2250000 4000000 First Enabled 5156.25 8\n55 REFSEL 19.44 Clock Gen Fractional 1 1 265.2391976 265 597994 2500000 Third Enabled 5156.25 8\n56 REFSEL 38.88 Clock Gen Integer 1 1 132.6195988 132 1548997 2500000 Third Enabled 5156.25 8\n57 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 2\n58 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 2\n59 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 8\n60 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 8\n61 REFSEL 25 Clock Gen Integer 1 1 100 100 0 1 n/a Disabled 5000 8\n62 REFSEL 50 Clock Gen Integer 1 1 50 50 0 1 n/a Disabled 5000 8\n63 REFSEL 25 Clock Gen Fractional 1 1 100 100 0 1 n/a Disabled 5000 8\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n67\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 17.Default ROM Contents (HW_SW_CTRL =1)-Outputs [0-4] Configuration\nGPIO[5:0]\n(decimal)OUT0-1\nDIVIDEROUT0-1 FREQ\n(MHz)OUT0\nTYPEOUT1 TYPEOUT2-3\nDIVIDEROUT2-3 FREQ\n(MHz)OUT2\nTYPEOUT3 TYPE OUT4 DIVOUT4 FREQ\n(MHz)OUT4 MUX\nSELECTOUT4 TYPE\n0 5 200 LVDS LVDS 10 100 LVDS LVDS 1 n/a n/a Disable\n1 5 200 LVDS LVDS 10 100 LVDS LVDS 1 n/a n/a Disable\n2 10 100 LVDS LVDS 10 100 LVDS LVDS 8 125 PLL LVDS\n3 4 312.5 LVDS LVDS 8 156.25 LVPECL LVPECL 10 125 PLL LVDS\n4 20 125 LVPECL LVPECL 16 156.25 LVPECL LVPECL 25 100 PLL LVPECL\n5 16 156.25 LVPECL LVPECL 16 156.25 LVPECL LVPECL 16 156.25 PLL LVPECL\n6 4 307.2 LVPECL LVPECL 5 245.76 LVDS LVDS 8 153.6 PLL LVDS\n7 4 307.2 LVPECL LVPECL 5 245.76 LVPECL LVPECL 8 153.6 PLL LVDS\n8 4 307.2 LVPECL LVPECL 5 245.76 LVDS LVDS 8 153.6 PLL LVDS\n9 6 106.25 LVPECL LVPECL 6 106.25 LVPECL LVPECL 3 212.5 PLL LVPECL\n10 6 106.25 LVDS LVDS 6 106.25 LVDS LVDS 3 212.5 PLL LVDS\n11 16 156.25 LVPECL LVPECL 20 125 LVPECL LVPECL 25 100 PLL HCSL\n12 16 156.25 LVDS LVDS 20 125 LVDS LVDS 25 100 PLL HCSL\n13 16 106.25 LVPECL LVPECL 16 106.25 LVPECL LVPECL 17 100 PLL HCSL\n14 16 106.25 LVDS LVDS 16 106.25 LVDS LVDS 17 100 PLL HCSL\n15 4 425 LVPECL LVPECL 8 212.5 LVPECL LVPECL 17 100 PLL HCSL\n16 4 425 LVDS LVDS 8 212.5 LVDS LVDS 17 100 PLL HCSL\n17 4 156.25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n18 4 156.25 LVDS LVDS 4 156.25 LVDS LVDS 4 156.25 PLL LVDS\n19 4 156.25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n20 4 156.25 LVDS LVDS 4 156.25 LVDS LVDS 4 156.25 PLL LVDS\n21 4 156.25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n22 4 156.25 LVDS LVDS 4 156.25 LVDS LVDS 4 156.25 PLL LVDS\n23 16 156.25 LVPECL LVPECL 16 156.25 LVPECL LVPECL 25 100 PLL LVDS\n24 16 156.25 LVDS LVDS 16 156.25 LVDS LVDS 25 100 PLL LVDS\n25 16 156.25 LVPECL LVPECL 16 156.25 LVPECL LVPECL 25 100 PLL LVDS\n26 16 156.25 LVDS LVDS 16 156.25 LVDS LVDS 25 100 PLL LVDS\n27 16 156.25 LVPECL LVPECL 25 100 LVPECL LVPECL 50 50 PLL LVPECL\n28 4 156.25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n29 4 156.25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n30 8 312.5 LVDS LVDS 16 156.25 LVPECL LVPECL 16 156.25 PLL LVDS\n31 16 156.25 LVPECL LVPECL 16 156.25 LVPECL LVPECL 16 156.25 PLL LVPECL\n32 4 625 LVDS LVDS 4 625 LVPECL LVPECL 25 100 PLL LVDS\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n68\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 17.Default ROM Contents (HW_SW_CTRL =1)-Outputs [0-4] Configuration (continued)\nGPIO[5:0]\n(decimal)OUT0-1\nDIVIDEROUT0-1 FREQ\n(MHz)OUT0\nTYPEOUT1 TYPEOUT2-3\nDIVIDEROUT2-3 FREQ\n(MHz)OUT2\nTYPEOUT3 TYPE OUT4 DIVOUT4 FREQ\n(MHz)OUT4 MUX\nSELECTOUT4 TYPE\n33 4 156.25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n34 4 156.25 LVDS LVDS 4 156.25 LVPECL LVPECL 4 156.25 PLL LVDS\n35 4 156.25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n36 4 156.25 LVDS LVDS 4 156.25 LVPECL LVPECL 4 156.25 PLL LVDS\n37 4 156.25 LVPECL LVPECL 5 125 LVDS LVDS 5 125 PLL LVDS\n38 4 156.25 LVDS LVDS 5 125 LVDS LVDS 5 125 PLL LVDS\n39 4 156.25 LVPECL LVPECL 5 125 HCSL HCSL 5 125 PLL LVDS\n40 4 156.25 LVDS LVDS 5 125 LVDS LVDS 5 125 PLL LVDS\n41 2 311.04 LVPECL LVPECL 4 155.52 LVDS LVDS 4 155.52 PLL LVPECL\n42 2 311.04 LVDS LVDS 4 155.52 LVPECL LVPECL 4 155.52 PLL LVDS\n43 1 622.08 LVPECL LVPECL 1 622.08 LVPECL LVPECL 4 155.52 PLL LVDS\n44 1 622.08 LVDS LVDS 1 622.08 LVPECL LVPECL 4 155.52 PLL LVDS\n45 10 100 LVPECL LVPECL 10 100 LVPECL LVPECL 4 250 PLL LVPECL\n46 10 100 LVDS LVDS 10 100 LVPECL LVPECL 4 250 PLL LVDS\n47 25 25 LVPECL LVPECL 2 312.5 LVPECL LVPECL 4 156.25 PLL LVPECL\n48 25 25 LVDS LVDS 2 312.5 LVDS LVDS 4 156.25 PLL LVDS\n49 25 25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n50 25 25 LVDS LVDS 4 156.25 LVDS LVDS 4 156.25 PLL LVDS\n51 25 106.25 LVPECL LVPECL 25 106.25 LVPECL LVPECL 17 156.25 PLL LVPECL\n52 25 106.25 LVDS LVDS 25 106.25 LVDS LVDS 17 156.25 PLL LVDS\n53 4 161.1328125 LVPECL LVPECL 4 161.1328125 LVPECL LVPECL 2 322.265625 PLL LVPECL\n54 4 161.1328125 LVDS LVDS 4 161.1328125 LVPECL LVPECL 2 322.265625 PLL LVDS\n55 4 161.1328125 LVPECL LVPECL 4 161.1328125 LVPECL LVPECL 2 322.265625 PLL LVPECL\n56 4 161.1328125 LVDS LVDS 4 161.1328125 LVPECL LVPECL 2 322.265625 PLL LVDS\n57 16 156.25 LVPECL LVPECL 16 156.25 LVPECL LVPECL 25 100 PLL HCSL\n58 16 156.25 LVDS LVDS 16 156.25 LVDS LVDS 25 100 PLL HCSL\n59 2 312.5 LVPECL LVPECL 2 312.5 LVPECL LVPECL 2 312.5 PLL LVPECL\n60 2 312.5 LVPECL LVPECL 2 312.5 LVPECL LVPECL 2 312.5 PLL LVPECL\n61 4 156.25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n62 4 156.25 LVPECL LVPECL 4 156.25 LVPECL LVPECL 4 156.25 PLL LVPECL\n63 5 125 LVPECL LVPECL 5 125 LVPECL LVPECL 5 125 PLL LVPECL\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n69\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 18.Default ROM Contents (HW_SW_CTRL =1)-Outputs [5-7] Configuration\nGPIO[5:0]\n(decimal)OUT5 DIVOUT5 FREQ\n(MHz)OUT5\nMUX\nSELECTOUT5\nTYPEOUT6 DIVOUT6 FREQ\n(MHz)OUT6 MUX\nSELECTOUT6 TYPE OUT7 DIVOUT7 FREQ\n(MHz)OUT7 MUX\nSELECTOUT7\nTYPE\n0 1 n/a n/a Disable 1 n/a n/a Disable 1 n/a n/a Disable\n1 1 n/a n/a Disable 1 n/a n/a Disable 1 n/a n/a Disable\n2 8 125 PLL LVDS 8 125 PLL LVDS 8 125 PLL LVDS\n3 10 125 PLL LVDS 25 50 PLL LVDS 25 50 PLL LVDS\n4 20 125 PLL LVPECL 16 156.25 PLL LVPECL 16 156.25 PLL LVPECL\n5 20 125 PLL LVPECL 20 125 PLL LVPECL 20 125 PLL LVPECL\n6 8 153.6 PLL LVDS 10 122.88 PLL LVDS 10 122.88 PLL LVDS\n7 8 153.6 PLL LVDS 10 122.88 PLL LVDS 10 122.88 PLL LVDS\n8 8 153.6 PLL LVDS 10 122.88 PLL LVDS 10 122.88 PLL LVDS\n9 3 212.5 PLL LVPECL 3 212.5 PLL LVPECL 3 212.5 PLL LVPECL\n10 3 212.5 PLL LVDS 3 212.5 PLL LVDS 3 212.5 PLL LVDS\n11 25 100 PLL HCSL 100 25 PLL LVDS 100 25 PLL LVCMOS\n12 25 100 PLL HCSL 100 25 PLL LVDS 100 25 PLL LVCMOS\n13 17 100 PLL HCSL 17 100 PLL HCSL 17 100 PLL HCSL\n14 17 100 PLL HCSL 17 100 PLL HCSL 17 100 PLL HCSL\n15 34 50 PLL LVDS 3 566.67 PLL LVPECL 16 106.25 PLL LVDS\n16 34 50 PLL LVDS 3 566.67 PLL LVPECL 16 106.25 PLL LVDS\n17 4 156.25 PLL LVPECL 5 125 PLL LVPECL 5 125 PLL LVPECL\n18 4 156.25 PLL LVDS 5 125 PLL LVDS 5 125 PLL LVDS\n19 5 125 PLL LVPECL 5 125 PLL LVPECL 5 125 PLL LVPECL\n20 5 125 PLL LVDS 5 125 PLL LVDS 5 125 PLL LVDS\n21 5 125 PLL LVPECL 5 125 PLL LVPECL 5 125 PLL LVPECL\n22 5 125 PLL LVDS 5 125 PLL LVDS 5 125 PLL LVDS\n23 25 100 PLL LVDS 20 125 PLL LVDS 20 125 PLL LVDS\n24 25 100 PLL LVDS 20 125 PLL LVDS 20 125 PLL LVDS\n25 25 100 PLL LVDS 20 125 PLL LVDS 20 125 PLL LVDS\n26 25 100 PLL LVDS 20 125 PLL LVDS 20 125 PLL LVDS\n27 20 125 PLL LVPECL 25 100 PLL LVCMOS 100 25 PLL LVCMOS\n28 4 156.25 PLL LVPECL 4 156.25 PLL LVPECL 25 25 PLL LVCMOS\n29 25 25 PLL LVCMOS 25 25 PLL LVCMOS 25 25 PLL LVCMOS\n30 8 312.5 PLL LVDS 25 100 PLL LVDS 20 125 PLL LVDS\n31 25 100 PLL HCSL 25 100 PLL HCSL 100 25 PLL LVPECL\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n70\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable 18.Default ROM Contents (HW_SW_CTRL =1)-Outputs [5-7] Configuration (continued)\nGPIO[5:0]\n(decimal)OUT5 DIVOUT5 FREQ\n(MHz)OUT5\nMUX\nSELECTOUT5\nTYPEOUT6 DIVOUT6 FREQ\n(MHz)OUT6 MUX\nSELECTOUT6 TYPE OUT7 DIVOUT7 FREQ\n(MHz)OUT7 MUX\nSELECTOUT7\nTYPE\n32 25 100 PLL LVDS 25 100 PLL LVDS 25 100 PLL LVDS\n33 4 156.25 PLL LVPECL 5 125 PLL LVDS 5 125 PLL LVCMOS\n34 4 156.25 PLL LVDS 5 125 PLL LVDS 5 125 PLL LVCMOS\n35 4 156.25 PLL LVPECL 5 125 PLL LVDS 5 125 PLL LVCMOS\n36 4 156.25 PLL LVDS 5 125 PLL LVDS 5 125 PLL LVCMOS\n37 4 156.25 PLL LVPECL 5 125 PLL LVDS 5 125 PLL LVCMOS\n38 4 156.25 PLL LVDS 5 125 PLL LVDS 5 125 PLL LVCMOS\n39 4 156.25 PLL LVPECL 5 125 PLL LVDS 5 125 PLL LVCMOS\n40 4 156.25 PLL LVDS 5 125 PLL LVDS 5 125 PLL LVCMOS\n41 4 155.52 PLL LVPECL 8 77.76 PLL LVDS 8 77.76 PLL LVDS\n42 4 155.52 PLL LVDS 8 77.76 PLL LVDS 8 77.76 PLL LVDS\n43 4 155.52 PLL LVDS 8 77.76 PLL LVDS 8 77.76 PLL LVDS\n44 4 155.52 PLL LVDS 8 77.76 PLL LVDS 8 77.76 PLL LVDS\n45 4 250 PLL LVPECL 40 25 PLL LVCMOS 15 66.67 PLL LVCMOS\n46 4 250 PLL LVDS 40 25 PLL LVCMOS 15 66.67 PLL LVCMOS\n47 10 62.5 PLL LVPECL 5 125 PLL LVPECL 2 312.5 PLL LVPECL\n48 10 62.5 PLL LVDS 5 125 PLL LVDS 2 312.5 PLL LVDS\n49 5 125 PLL LVPECL 5 125 PLL LVPECL 5 125 PLL LVPECL\n50 5 125 PLL LVDS 5 125 PLL LVDS 5 125 PLL LVDS\n51 17 156.25 PLL LVPECL 17 156.25 PLL LVPECL 17 156.25 PLL LVPECL\n52 17 156.25 PLL LVDS 17 156.25 PLL LVDS 17 156.25 PLL LVDS\n53 2 322.265625 PLL LVPECL 2 322.265625 PLL LVPECL 2 322.265625 PLL LVPECL\n54 2 322.265625 PLL LVDS 2 322.265625 PLL LVDS 2 322.265625 PLL LVDS\n55 2 322.265625 PLL LVPECL 2 322.265625 PLL LVPECL 2 322.265625 PLL LVPECL\n56 2 322.265625 PLL LVDS 2 322.265625 PLL LVDS 2 322.265625 PLL LVDS\n57 25 100 PLL HCSL 25 100 PLL HCSL 25 100 PLL HCSL\n58 25 100 PLL HCSL 25 100 PLL HCSL 25 100 PLL HCSL\n59 2 312.5 PLL LVPECL 2 312.5 PLL LVPECL 2 312.5 PLL LVPECL\n60 2 312.5 PLL LVPECL 2 312.5 PLL LVPECL 2 312.5 PLL LVPECL\n61 4 156.25 PLL LVPECL 4 156.25 PLL LVPECL 4 156.25 PLL LVPECL\n62 4 156.25 PLL LVPECL 4 156.25 PLL LVPECL 4 156.25 PLL LVPECL\n63 5 125 PLL LVPECL 5 125 PLL LVPECL 5 125 PLL LVPECL\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n71\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6 Register Maps\nThe register map isshown inthetable below. The registers occupy asingle unified address space andallregisters areaccessible atanytime. Atotal of\n103registers arepresent intheLMK03318.\nName Address Reset Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nVNDRID_BY1 0 0x10 VNDRID[15:8]\nVNDRID_BY0 1 0x0B VNDRID[7:0]\nPRODID 2 0x33 PRODID[7:0]\nREVID 3 0x02 REVID[7:0]\nPARTID 4 0x01 PRTID[7:0]\nPINMODE_SW 8 0x00 HW_SW_CTR\nL_MODEGPIO32_SW_MODE[2:0] RSRVD\nPINMODE_HW 9 0x00 GPIO_HW_MODE[5:0] RSRVD\nSLAVEADR 10 0x50 SLAVEADR_GPIO1_SW[7:1] RSRVD\nEEREV 11 0x00 EEREV[7:0]\nDEV_CTL 12 0xD9 RESETN_SW SYNCN_SW RSRVD SYNC_AUTO SYNC_MUTE AONAFTER\nLOCKPLLSTRTMODE AUTOSTRT\nINT_LIVE 13 0x00 LOL LOS CAL RSRVD SECTOPRI RSRVD\nINT_MASK 14 0x00 LOL_MASK LOS_MASK CAL_MASK RSRVD SECTOPRI_\nMASKRSRVD\nINT_FLAG_POL 15 0x00 LOL_POL LOS_POL CAL_POL RSRVD SECTOPRI_\nPOLRSRVD\nINT_FLAG 16 0x00 LOL_INTR LOS_INTR CAL_INTR RSRVD SECTOPRI_\nINTRRSRVD\nINTCTL 17 0x00 RSRVD INT_AND_OR INT_EN\nOSCCTL2 18 0x00 RISE_VALID_\nSECFALL_VALID_\nSECRISE_VALID_\nPRIFALL_VALID_\nPRIRSRVD\nSTATCTL 19 0x00 RSRVD STAT1_SHOOT_\nTHRU_LIMITSTAT0_SHOOT_\nTHRU_LIMITRSRVD STAT1_OPEND STAT0_OPEND\nMUTELVL1 20 0x55 CH3_MUTE_LVL[1:0] CH2_MUTE_LVL[1:0] CH1_MUTE_LVL[1:0] CH0_MUTE_LVL[1:0]\nMUTELVL2 21 0x55 CH7_MUTE_LVL[1:0] CH6_MUTE_LVL[1:0] CH5_MUTE_LVL[1:0] CH4_MUTE_LVL[1:0]\nOUT_MUTE 22 0xFF CH_7_MUTE CH_6_MUTE CH_5_MUTE CH_4_MUTE CH_3_MUTE CH_2_MUTE CH_1_MUTE CH_0_MUTE\nSTATUS_MUTE 23 0x02 RSRVD STATUS1_\nMUTESTATUS0_\nMUTE\nDYN_DLY 24 0x00 RSRVD DIV_7_DYN_\nDLYDIV_6_DYN_\nDLYDIV_5_DYN_\nDLYDIV_4_DYN_\nDLYDIV_23_DYN_\nDLYDIV_01_DYN_\nDLY\nREFDETCTL 25 0x55 DETECT_MODE_SEC[1:0] DETECT_MODE_PRI[1:0] LVL_SEL_SEC[1:0] LVL_SEL_PRI[1:0]\nSTAT0_INT 27 0x58 STAT0_SEL[3:0] STAT0_POL RSRVD\nSTAT1 28 0x28 STAT1_SEL[3:0] STAT1_POL RSRVD\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n72\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedRegister Maps (continued)\nName Address Reset Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nOSCCTL1 29 0x06 DETECT_BYP RSRVD TERM2GND_\nSECTERM2GND_\nPRIDIFFTERM_SEC DIFFTERM_PRI AC_MODE_SEC AC_MODE_PRI\nPWDN 30 0x00 RSRVD CMOSCHPWDN CH7PWDN CH6PWDN CH5PWDN CH4PWDN CH23PWDN CH01PWDN\nOUTCTL_0 31 0xB0 RSRVD OUT_0_SEL[1:0] OUT_0_MODE1[1:0] OUT_0_MODE2[1:0] RSRVD\nOUTCTL_1 32 0x30 RSRVD OUT_1_SEL[1:0] OUT_1_MODE1[1:0] OUT_1_MODE2[1:0] RSRVD\nOUTDIV_0_1 33 0x01 OUT_0_1_DIV[7:0]\nOUTCTL_2 34 0xB0 RSRVD OUT_2_SEL[1:0] OUT_2_MODE1[1:0] OUT_2_MODE2[1:0] RSRVD\nOUTCTL_3 35 0x30 RSRVD OUT_3_SEL[1:0] OUT_3_MODE1[1:0] OUT_3_MODE2[1:0] RSRVD\nOUTDIV_2_3 36 0x03 OUT_2_3_DIV[7:0]\nOUTCTL_4 37 0x18 CH_4_MUX[1:0] OUT_4_SEL[1:0] OUT_4_MODE1[1:0] OUT_4_MODE2[1:0]\nOUTDIV_4 38 0x02 OUT_4_DIV[7:0]\nOUTCTL_5 39 0x18 CH_5_MUX[1:0] OUT_5_SEL[1:0] OUT_5_MODE1[1:0] OUT_5_MODE2[1:0]\nOUTDIV_5 40 0x02 OUT_5_DIV[7:0]\nOUTCTL_6 41 0x18 CH_6_MUX[1:0] OUT_6_SEL[1:0] OUT_6_MODE1[1:0] OUT_6_MODE2[1:0]\nOUTDIV_6 42 0x05 OUT_6_DIV[7:0]\nOUTCTL_7 43 0x18 CH_7_MUX[1:0] OUT_7_SEL[1:0] OUT_7_MODE1[1:0] OUT_7_MODE2[1:0]\nOUTDIV_7 44 0x05 OUT_7_DIV[7:0]\nCMOSDIVCTRL 45 0x0A RSRVD PLLCMOSPREDIV[1:0] STATUS1MUX[1:0] STATUS0MUX[1:0]\nCMOSDIV0 46 0x00 CMOSDIV0[7:0]\nSTATUS_SLEW 49 0x00 RSRVD STATUS1SLEW[1:0] STATUS0SLEW[1:0]\nIPCLKSEL 50 0x95 SECBUFSEL[1:0] PRIBUFSEL[1:0] RSRVD INSEL_PLL[1:0]\nIPCLKCTL 51 0x03 CLKMUX_\nBYPASSRSRVD SECONSWITCH SECBUFGAIN PRIBUFGAIN\nPLL_RDIV 52 0x00 RSRVD PLLRDIV[2:0]\nPLL_MDIV 53 0x00 RSRVD PLLMDIV[4:0]\nPLL_CTRL0 56 0x1E RSRVD PLL_P[2:0] PLL_SYNC_EN PLL_PDN\nPLL_CTRL1 57 0x18 RSRVD PRI_D PLL_CP[3:0]\nPLL_NDIV_BY1 58 0x00 RSRVD PLL_NDIV[11:8]\nPLL_NDIV_BY0 59 0x66 PLL_NDIV[7:0]\nPLL_\nFRACNUM_BY260 0x00 RSRVD PLL_NUM[21:16]\nPLL_\nFRACNUM_BY161 0x00 PLL_NUM[15:8]\nPLL_\nFRACNUM_BY062 0x00 PLL_NUM[7:0]\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n73\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedRegister Maps (continued)\nName Address Reset Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nPLL_\nFRACDEN_BY263 0x00 RSRVD PLL_DEN[21:16]\nPLL_\nFRACDEN_BY164 0x00 PLL_DEN[15:8]\nPLL_\nFRACDEN_BY065 0x00 PLL_DEN[7:0]\nPLL_\nMASHCTRL66 0x0C RSRVD PLL_DTHRMODE[1:0] PLL_ORDER[1:0]\nPLL_LF_R2 67 0x24 RSRVD PLL_LF_R2[5:0]\nPLL_LF_C1 68 0x00 RSRVD PLL_LF_C1[2:0]\nPLL_LF_R3 69 0x00 RSRVD PLL_LF_R3[5:0] PLL_LF_INT_FR\nAC\nPLL_LF_C3 70 0x00 RSRVD PLL_LF_C3[2:0]\nSEC_CTRL 72 0x18 RSRVD SEC_D RSRVD\nXO_MARGINING 86 0x00 RSRVD MARGIN_DIG_STEP[2:0] MARGIN_OPTION[1:0] RSRVD RSRVD\nXO_OFFSET_\nGPIO5_STEP_1\n_BY188 0x00 RSRVD XOOFFSET_STEP1[9:8]\nXO_OFFSET_\nGPIO5_STEP_1\n_BY089 0xDE XOOFFSET_STEP1[7:0]\nXO_OFFSET_\nGPIO5_STEP_2\n_BY190 0x01 RSRVD XOOFFSET_STEP2[9:8]\nXO_OFFSET_\nGPIO5_STEP_2\n_BY091 0x18 XOOFFSET_STEP2[7:0]\nXO_OFFSET_\nGPIO5_STEP_3\n_BY192 0x01 RSRVD XOOFFSET_STEP3[9:8]\nXO_OFFSET_\nGPIO5_STEP_3\n_BY093 0x4B XOOFFSET_STEP3[7:0]\nXO_OFFSET_\nGPIO5_STEP_4\n_BY194 0x01 RSRVD XOOFFSET_STEP4[9:8]\nXO_OFFSET_\nGPIO5_STEP_4\n_BY095 0x86 XOOFFSET_STEP4[7:0]\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n74\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedRegister Maps (continued)\nName Address Reset Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nXO_OFFSET_\nGPIO5_STEP_5\n_BY196 0x01 RSRVD XOOFFSET_STEP5[9:8]\nXO_OFFSET_\nGPIO5_STEP_5\n_BY097 0xBE XOOFFSET_STEP5[7:0]\nXO_OFFSET_\nGPIO5_STEP_6\n_BY198 0x01 RSRVD XOOFFSET_STEP6[9:8]\nXO_OFFSET_\nGPIO5_STEP_6\n_BY099 0xFE XOOFFSET_STEP6[7:0]\nXO_OFFSET_\nGPIO5_STEP_7\n_BY1100 0x02 RSRVD XOOFFSET_STEP7[9:8]\nXO_OFFSET_\nGPIO5_STEP_7\n_BY0101 0x47 XOOFFSET_STEP7[7:0]\nXO_OFFSET_\nGPIO5_STEP_8\n_BY1102 0x02 RSRVD XOOFFSET_STEP8[9:8]\nXO_OFFSET_\nGPIO5_STEP_8\n_BY0103 0x9E XOOFFSET_STEP8[7:0]\nXO_OFFSET_\nSW_BY1104 0x00 RSRVD XOOFFSET_SW[9:8]\nXO_OFFSET_\nSW_BY0105 0x00 XOOFFSET_SW[7:0]\nPLL_CTRL2 117 0x00 PLL_STRETC\nHRSRVD\nPLL_CTRL3 118 0x03 RSRVD PLL_DISABLE_4TH[2:0]\nPLL_\nCALCTRL0119 0x01 RSRVD PLL_CLSDWAIT[1:0] PLL_VCOWAIT[1:0]\nPLL_\nCALCTRL1120 0x00 RSRVD PLL_LOOPBW\nNVMSCRC 135 0x00 NVMSCRC[7:0]\nNVMCNT 136 0x00 NVMCNT[7:0]\nNVMCTL 137 0x10 RSRVD REGCOMMIT NVMCRCERR NVMAUTOCRC NVMCOMMIT NVMBUSY RSRVD NVMPROG\nNVMLCRC 138 0x00 NVMLCRC[7:0]\nMEMADR_BY1 139 0x00 RSRVD MEMADR[11:8]\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n75\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedRegister Maps (continued)\nName Address Reset Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nMEMADR_BY0 140 0x00 MEMADR[7:0]\nNVMDAT 141 0x00 NVMDAT[7:0]\nRAMDAT 142 0x00 RAMDAT[7:0]\nROMDAT 143 0x00 ROMDAT[7:0]\nNVMUNLK 144 0x00 NVMUNLK[7:0]\nREGCOMMIT_\nPAGE145 0x00 RSRVD REGCOMMIT_PG[3:0]\nXOCAPCTRL_\nBY1199 0x00 RSRVD XO_CAP_CTRL[9:8]\nXOCAPCTRL_\nBY0200 0x00 XO_CAP_CTRL[7:0]\n76LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.1 VNDRID_BY1 Register; R0\nThe VNDRID_BY1 and VNDRID_BY0 registers areused tostore theunique 16-bit Vendor Identification number\nassigned toI2Cvendors.\nBit#Field Type Reset EEPRO\nMDescription\n[7:0] VNDRID[15:8] R 0x10 N Vendor Identification Number Byte 1.The Vendor Identification Number isa\nunique 16-bit identification number assigned toI2Cvendors.\n10.6.2 VNDRID_BY0 Register; R1\nThe VNDRID_BY0 register isdescribed inthefollowing table.\nBit#Field Type Reset EEPROM Description\n[7:0] VNDRID[7:0] R 0x0B N Vendor Identification Number Byte 0.\n10.6.3 PRODID Register; R2\nThe PRODID register isused toidentify theLMK03318 device.\nBit#Field Type Reset EEPROM Description\n[7:0] PRODID[7:0] R 0x33 N Product Identification Number. The Product Identification Number isaunique 8-\nbitidentification number used toidentify theLMK03318.\n10.6.4 REVID Register; R3\nThe REVID register isused toidentify theLMK03318 mask revision.\nBit#Field Type Reset EEPROM Description\n[7:0] REVID[7:0] R 0x02 N Device Revision Number. The Device Revision Number isused toidentify the\nLMK03318 dierevision\n10.6.5 PARTID Register; R4\nEach LMK03318 device canbeidentified byaunique 8-bit number stored inthePARTID register. This register is\nalways initialized from on-chip EEPROM.\nBit#Field Type Reset EEPROM Description\n[7:0] PRTID[7:0] R 0x01 Y Part Identification Number. The Part Identification Number isaunique 8-bit\nnumber which isused toserialize individual LMK03318 devices. The Part\nIdentification Number isfactory programmed andcannot bemodified bytheuser.\n77LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.6 PINMODE_SW Register; R8\nThe PINMODE_SW register records thedevice configuration setting. The configuration setting isregistered when\nthereset isdeasserted.\nBit#Field Type Reset EEPROM Description\n[7] HW_SW_CTRL_M\nODER 0 N HW_SW_CTRL PinConfiguration. The HW_SW_CTRL_MODE field reflects the\nvalues sampled ontheHW_SW_CTRL pinonthemost recent device reset.\nHW_SW_CTRL_MOD\nEHW_SW_CTRL\n0 Soft PinMode\n1 Hard PinMode\n[6:4] GPIO32_SW_MO\nDE[2:0]R 0x0 N GPIO32_SW PinConfiguration Mode. The GPIO_SW_MODE field reflects the\nvalues sampled ontheGPIO[3:2] pins when HW_SW_CTRL is0onthemost\nrecent device reset. When HW_SW_CTRL is1thisfield reads back 0x0.\nGPIO_SW_MODE GPIO[3] GPIO[2]\n0(0x0) 0 0\n1(0x1) 0 Z\n2(0x2) 0 1\n3(0x3) 1 0\n4(0x4) 1 Z\n5(0x5) 1 1\n[3:0] RSRVD - - N Reserved.\n10.6.7 PINMODE_HW Register; R9\nThe PINMODE_HW register records thedevice configuration setting. The configuration setting isregistered when\nthereset isdeasserted.\nBit#Field Type Reset EEPROM Description\n[7:2] GPIO_HW_MOD\nE[5:0]R 0x00 N GPIO_HW[5:0] PinConfiguration Mode. The GPIO_HW_MODE field reflects the\nvalues sampled onpins GPIO[5:0] when HW_SW_CTRL is1onthemost recent\ndevice reset. When HW_SW_CTRL is0thisfield reads back 0x0.\nGPIO_HW_MODE GPIO[5:0]\n0(0x00) 0x00\n1(0x01) 0x01\n2(0x02) 0x02\n.. ..\n.. ..\n61(0x3D) 0x3D\n62(0x3E) 0x3E\n63(0x3F) 0x3F\n[1:0] RSRVD - - N Reserved.\n10.6.8 SLAVEADR Register; R10\nThe SLAVEADR register reflects the7-bit I2CSlave Address value initialized from on-chip EEPROM.\nBit#Field Type Reset EEPROM Description\n[7:1] SLAVEADR_GPI\nO1_SW[7:1]R 0x50 Y I2CSlave Address. This field holds the7-bit Slave Address used toidentify this\ndevice during I2Ctransactions. When HW_SW_CTRL is0thetwoleast significant\nbitsoftheaddress canbeconfigured using GPIO[1] asshown. When\nHW_SW_CTRL is1then thetwoleast significant bitsare00.\nSLAVEADR_GPIO1_SW[2:1] GPIO[1]\n0(0x0) 0\n1(0x1) VIM\n3(0x3) 1\n[0] RSRVD - - N Reserved.\n78LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.9 EEREV Register; R11\nThe EEREV register provides EEPROM/ROM image revision record andisinitialized from EEPROM orROM.\nBit#Field Type Reset EEPROM Description\n[7:0] EEREV[7:0] R 0x0 Y EEPROM Image Revision ID.EEPROM Image Revision isautomatically retrieved\nfrom EEPROM andstored intheEEREV register after areset orafter aEEPROM\ncommit operation.\n10.6.10 DEV_CTL Register; R12\nThe DEV_CTL register holds thecontrol functions described inthefollowing table.\nBit\n#Field Type Reset EEPROM Description\n[7] RESETN_SW RW 1 N Software Reset ALL functions (active low). Writing a0willcause thedevice toreturn\ntoitspower-up state apart from theI2Cregisters andtheconfiguration controller.\nThe configuration controller isexcluded toprevent are-transfer ofEEPROM data to\non-chip registers.\n[6] SYNCN_SW RW 1 N Software SYNC Assertion (active low). Writing a0tothisbitisequivalent to\nasserting theGPIO0 pin.\n[5] RSRVD - - N Reserved.\n[4] SYNC_AUTO RW 1 Y Automatic Synchronization atstartup. When SYNC_AUTO is1atdevice startup a\nsynchronization sequence isinitiated automatically after PLL lock hasbeen\nachieved.\n[3] SYNC_MUTE RW 1 Y Synchronization Mute Control. The SYNC_MUTE field determines whether ornot\ntheoutput drivers aremuted during aSynchronization event.\nSYNC_MUTE SYNC Mute Behaviour\n0 Donotmute anyoutputs during SYNC\n1 Mute alloutputs during SYNC\n[2] AONAFTERLOCK RW 0 Y Always OnClock behaviour after Lock. IfAONAFTERLOCK is0then thesystem\nclock isswitched from theAlways OnClock totheVCO Clock after lock andthe\nAlways OnClock oscillator isdisabled. IfAONAFTERLOCK is1then theAlways on\nClock willremain asthedigital system clock regardless ofthePLL Lock state. TI\nrecommends setting theAONAFTERLOCK to1.\n[1] RSRVD RW 0 Y Reserved.\n[0] AUTOSTRT RW 1 Y Autostart. IfAUTOSTRT issetto1thedevice willautomatically attempt toachieve\nlock andenable outputs after adevice reset. Adevice reset canbetriggered bythe\npower-on-reset, RESETn pinorbywriting totheRESETN_SW bit.IfAUTOSTRT is\n0then thedevice willhaltafter theconfiguration phase, asubsequent write toset\ntheAUTOSTRT bitto1willtrigger thePLL Lock sequence.\n10.6.11 INT_LIVE Register; R13\nThe INT_LIVE register reflects thecurrent status oftheinterrupt sources, regardless ofthestate oftheINT_EN\nbit.\nBit#Field Type Reset EEPROM Description\n[7] LOL R 0 N Loss oflock onPLL.\n[6] LOS R 0 N Loss ofinput signal toPLL. Ifinput signal toPLL islostandasaresult PLL is\nunlocked, LOS willtake precedence over LOL andonly LOS willbesetto1.\n[5] CAL R 0 N VCO calibration active onPLL.\n[4:2] RSRVD - - N Reserved.\n[1] SECTOPRI R 0 N Switch from secondary reference toprimary reference inautomatic mode forPLL.\n[0] RSRVD - - N Reserved.\n79LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.12 INT_MASK Register; R14\nThe INT_MASK register allows masking oftheinterrupt sources.\nBit#Field Type Reset EEPROM Description\n[7] LOL_MASK RW 0 Y Mask loss oflock onPLL. When LOL_MASK is1then theLOL interrupt source is\nmasked andwillnotcause theinterrupt signal tobeactivated.\n[6] LOS_MASK RW 0 Y Mask loss ofinput signal toPLL. When LOS_MASK is1then theLOS interrupt\nsource ismasked andwillnotcause theinterrupt signal tobeactivated.\n[5] CAL_MASK RW 0 Y Mask VCO calibration active onPLL. When CAL_MASK is1then theCAL interrupt\nsource ismasked andwillnotcause theinterrupt signal tobeactivated.\n[4:2] RSRVD RW 0 Y Reserved.\n[1] SECTOPRI_MAS\nKRW 0 Y Mask switch from secondary reference toprimary reference forPLL. When\nSECTOPRI_MASK is1then theSECTOPRI interrupt source ismasked andwillnot\ncause theinterrupt signal tobeactivated.\n[0] RSRVD RW 0 Y Reserved.\n10.6.13 INT_FLAG_POL Register; R15\nThe INT_FLAG_POL register controls thesignal polarity thatsets theInterrupt Flags.\nBit#Field Type Reset EEPRO\nMDescription\n[7] LOL_POL RW 0 Y LOL Flag Polarity. When LOL_POL is1then arising edge onLOL willsetthe\nLOL_INTR bitoftheINTERRUPT_FLAG register. When LOL_POL is0then afalling\nedge onLOL willsettheLOL_INTR bit.\n[6] LOS_POL RW 0 Y LOS Flag Polarity. When LOS_POL is1then arising edge onLOS willsetthe\nLOS_INTR bitoftheINTERRUPT_FLAG register. When LOS_POL is0then afalling\nedge onLOS willsettheLOS_INTR bit.\n[5] CAL_POL RW 0 Y CAL Flag Polarity. When CAL_POL is1then arising edge onCAL willsetthe\nCAL_INTR bitoftheINTERRUPT_FLAG register. When CAL_POL is0then afalling\nedge onCAL1 willsettheCAL_INTR bit.\n[4:2] RSRVD RW 0 Y Reserved.\n[1] SECTOPRI_POL RW 0 Y SECTOPRI Flag Polarity. When SECTOPRI_POL is1then arising edge on\nSECTOPRI willsettheSECTOPRI_INTR bitoftheINTERRUPT_FLAG register.\nWhen SECTOPRI_POL is0then afalling edge onSECTOPRI willsetthe\nSECTOPRI_INTR bit.\n[0] RSRVD RW 0 Y Reserved.\n10.6.14 INT_FLAG Register; R16\nThe INT_FLAG register records rising orfalling edges ontheinterrupt sources. The polarity iscontrolled bythe\nINT_FLAG_POL register. This register isonly updated iftheINT_EN register bitissetto1.\nBit#Field Type Reset EEPRO\nMDescription\n[7] LOL_INTR R 0 N LOL Interrupt. The LOL_INTR bitissetwhen anedge ofthecorrect polarity is\ndetected ontheLOL interrupt source. The LOL_INTR bitiscleared bywriting a0.\n[6] LOS_INTR R 0 N LOS Interrupt. The LOS_INTR bitissetwhen anedge ofthecorrect polarity is\ndetected ontheLOS interrupt source. The LOS_INTR bitiscleared bywriting a0.\n[5] CAL_INTR R 0 N CAL Interrupt. The CAL_INTR bitissetwhen anedge ofthecorrect polarity is\ndetected ontheCAL interrupt source. The CAL_INTR bitiscleared bywriting a0.\n[4:2] RSRVD R 0 N Reserved.\n[1] SECTOPRI_INTR R 0 N SECTOPRI Interrupt. The SECTOPRI_INTR bitissetwhen anedge ofthecorrect\npolarity isdetected ontheSECTOPRI interrupt source. The SECTOPRI_INTR bitis\ncleared bywriting a0.\n[0] RSRVD R 0 N Reserved.\n80LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.15 INTCTL Register; R17\nThe INTCTL register allows configuration oftheInterrupt operation.\nBit#Field Type Reset EEPROM Description\n[7:2] RSRVD - - N Reserved.\n[1] INT_AND_OR RW 0 Y Interrupt AND/OR Combination. IfINT_AND_OR is1then theinterrupts are\ncombined inanAND structure. Inwhich case ALL unmAsked interrupt flags must be\nactive togenerate theinterrupt. IfINT_AND_OR is0then theinterrupts are\ncombined inanORstructure. Inwhich case ANY unmAsked interrupt flags can\ngenerate theinterrupt\nINT_AND_OR Interrupt Function\n0 OR\n1 AND\n[0] INT_EN RW 0 Y Interrupt Enable. IfINT_EN is1then theinterrupt circuit isenabled, ifINT_EN is0\ntheinterrupt circuit isdisabled. When INT_EN is0,interrupts cannot besignalled on\ntheSTATUS pins andtheINT_FLAG registers willnotbeupdated, however the\nINT_LIVE register willstillreflect thecurrent state oftheinternal interrupt signals.\n10.6.16 OSCCTL2 Register; R18\nThe OSCCTL2 register provides access toinput reference status signals\nBit\n#Field Type Rese\ntEEPROM Description\n[7] RISE_VALID_SEC R 0 N Secondary Input Rising Valid Indicator from Slew Rate Detector.\n[6] FALL_VALID_SEC R 0 N Secondary Input Falling Valid Indicator from Slew Rate Detector.\n[5] RISE_VALID_PRI R 0 N Primary Input Rising Valid Indicator from Slew Rate Detector.\n[4] FALL_VALID_PRI R 0 N Primary Input Falling Valid Indicator from Slew Rate Detector.\n[3:0\n]RSRVD - - N Reserved.\n10.6.17 STATCTL Register; R19\nThe STATCTL register provides toSTATUS0/1 output driver control signals.\nBit#Field Type Reset EEPROM Description\n[7:6] RSRVD - - N Reserved.\n[5] STAT1_SHOOT_\nTHRU_LIMITRW 0 Y STATUS1 Output Shoot Through Current Limit. When\nSTAT1_SHOOT_THRU_LIMIT is1then thetransient current spikes areminimized,\ntheperformance oftheSTATUS1 output isdegraded inthismode.\n[4] STAT0_SHOOT_\nTHRU_LIMITRW 0 Y STATUS0 Output Shoot Through Current Limit. When\nSTAT0_SHOOT_THRU_LIMIT is1then thetransient current spikes areminimized,\ntheperformance oftheSTATUS0 output isdegraded inthismode.\n[3:2] RSRVD RW 0x0 Y Reserved.\n[1] STAT1_OPEND RW 0 Y STATUS1 Open Drain Enable. When STAT1_OPEND is1theSTATUS1 output is\nconfigured asanopen drain output driver.\n[0] STAT0_OPEND RW 0 Y STATUS0 Open Drain Enable. When STAT0_OPEND is1theSTATUS0 output is\nconfigured asanopen drain output driver.\n81LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.18 MUTELVL1 Register; R20\nThe MUTELVL1 register determines theOutput Driver during mute foroutput drivers 0to3.\nBit#Field Type Res\netEEPROM Description\n[7:6] CH3_MUTE_LVL\n[1:0]RW 0x1 Y Channel 3Output Driver Mute Level. CH3_MUTE_LVL determines theconfiguration of\ntheCH3 Output Driver during mute asshown inthefollowing table andis\nrecommended tobesetto0x3. CH3_MUTE_LVL does notdetermine whether the\nCH3 driver ismuted ornot,instead thisisdetermined bytheCH_3_MUTE register bit.\nCH3_MUTE_LVL DIFF MODE CMOS MODE\n0(0x0) CH3 Mute Bypass CH3 Mute Bypass\n1(0x1) Powerdown, output goes to\nVcmOut_P Normal Operation,\nOut_N Force Output Low\n2(0x2) Force output High Out_P Force Output Low,\nOut_N Normal Operation\n3(0x3) Force thepositive output\nnode totheinternal\nregulator output voltage rail\n(when ACcoupled toload)\nandthenegative output\nnode totheGND railOut_P Force Output Low,\nOut_N Force Output Low\n[5:4] CH2_MUTE_LVL\n[1:0]RW 0x1 Y Channel 2Output Driver Mute Level. CH2_MUTE_LVL determines theconfiguration of\ntheCH2 Output Driver during mute asshown inthefollowing table andis\nrecommended tobesetto0x3. CH2_MUTE_LVL does notdetermine whether the\nCH2 driver ismuted ornot,instead thisisdetermined bytheCH_2_MUTE register bit.\nCH2_MUTE_LVL DIFF MODE CMOS MODE\n0(0x0) CH2 Mute Bypass CH2 Mute Bypass\n1(0x1) Powerdown, output goes to\nVcmOut_P Normal Operation,\nOut_N Force Output Low\n2(0x2) Force output High Out_P Force Output Low,\nOut_N Normal Operation\n3(0x3) Force thepositive output\nnode totheinternal\nregulator output voltage rail\n(when ACcoupled toload)\nandthenegative output\nnode totheGND railOut_P Force Output Low,\nOut_N Force Output Low\n[3:2] CH1_MUTE_LVL\n[1:0]RW 0x1 Y Channel 1Output Driver Mute Level. CH1_MUTE_LVL determines theconfiguration of\ntheCH1 Output Driver during mute asshown inthefollowing table andis\nrecommended tobesetto0x3. CH1_MUTE_LVL does notdetermine whether the\nCH1 driver ismuted ornot,instead thisisdetermined bytheCH_1_MUTE register bit.\nCH1_MUTE_LVL DIFF MODE CMOS MODE\n0(0x0) CH1 Mute Bypass CH1 Mute Bypass\n1(0x1) Powerdown, output goes to\nVcmOut_P Normal Operation,\nOut_N Force Output Low\n2(0x2) Force output High Out_P Force Output Low,\nOut_N Normal Operation\n3(0x3) Force thepositive output\nnode totheinternal\nregulator output voltage rail\n(when ACcoupled toload)\nandthenegative output\nnode totheGND railOut_P Force Output Low,\nOut_N Force Output Low\n82LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedBit#Field Type Res\netEEPROM Description\n[1:0] CH0_MUTE_LVL\n[1:0]RW 0x1 Y Channel 0Output Driver Mute Level. CH0_MUTE_LVL determines theconfiguration of\ntheCH0 Output Driver during mute asshown inthefollowing table andis\nrecommended tobesetto0x3. CH0_MUTE_LVL does notdetermine whether the\nCH0 driver ismuted ornot,instead thisisdetermined bytheCH_0_MUTE register bit.\nCH0_MUTE_LVL DIFF MODE CMOS MODE\n0(0x0) CH0 Mute Bypass CH0 Mute Bypass\n1(0x1) Powerdown, output goes to\nVcmOut_P Normal Operation,\nOut_N Force Output Low\n2(0x2) Force output High Out_P Force Output Low,\nOut_N Normal Operation\n3(0x3) Force thepositive output\nnode totheinternal\nregulator output voltage rail\n(when ACcoupled toload)\nandthenegative output\nnode totheGND railOut_P Force Output Low,\nOut_N Force Output Low\n10.6.19 MUTELVL2 Register; R21\nThe MUTELVL2 register determines theOutput Driver during mute foroutput drivers 4to7.\nBit#Field Type Reset EEPROM Description\n[7:6] CH7_MUTE_LV\nL[1:0]RW 0x1 Y Channel 7Output Driver Mute Level. CH7_MUTE_LVL determines theconfiguration\noftheCH7 Output Driver during mute asshown inthefollowing table andis\nrecommended tobesetto0x3. CH7_MUTE_LVL does notdetermine whether the\nCH7 driver ismuted ornot,instead thisisdetermined bytheCH_7_MUTE register\nbit.\nCH7_MUTE_LVL DIFF MODE CMOS MODE\n0(0x0) CH7 Mute Bypass CH7 Mute Bypass\n1(0x1) Powerdown, output goes to\nVcmOut_P Normal Operation,\nOut_N Force Output Low\n2(0x2) Force output High Out_P Force Output Low,\nOut_N Normal Operation\n3(0x3) Force thepositive output\nnode totheinternal\nregulator output voltage rail\n(when ACcoupled toload)\nandthenegative output\nnode totheGND railOut_P Force Output Low,\nOut_N Force Output Low\n[5:4] CH6_MUTE_LV\nL[1:0]RW 0x1 Y Channel 6Output Driver Mute Level. CH6_MUTE_LVL determines theconfiguration\noftheCH6 Output Driver during mute asshown inthefollowing table andis\nrecommended tobesetto0x3. CH6_MUTE_LVL does notdetermine whether the\nCH6 driver ismuted ornot,instead thisisdetermined bytheCH_6_MUTE register\nbit.\nCH6_MUTE_LVL DIFF MODE CMOS MODE\n0(0x0) CH6 Mute Bypass CH6 Mute Bypass\n1(0x1) Powerdown, output goes to\nVcmOut_P Normal Operation,\nOut_N Force Input Low\n2(0x2) Force output High Out_P Force Output Low,\nOut_N Normal Operation\n3(0x3) Force thepositive output\nnode totheinternal\nregulator output voltage rail\n(when ACcoupled toload)\nandthenegative output\nnode totheGND railOut_P Force Output Low,\nOut_N Force Output Low\n83LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedBit#Field Type Reset EEPROM Description\n[3:2] CH5_MUTE_LV\nL[1:0]RW 0x1 Y Channel 5Output Driver Mute Level. CH5_MUTE_LVL determines theconfiguration\noftheCH5 Output Driver during mute asshown inthefollowing table andis\nrecommended tobesetto0x3. CH5_MUTE_LVL does notdetermine whether the\nCH5 driver ismuted ornot,instead thisisdetermined bytheCH_5_MUTE register\nbit.\nCH5_MUTE_LVL DIFF MODE CMOS MODE\n0(0x0) CH5 Mute Bypass CH5 Mute Bypass\n1(0x1) Powerdown, output goes to\nVcmOut_P Normal Operation,\nOut_N Force Output Low\n2(0x2) Force output High Out_P Force Output Low,\nOut_N Normal Operation\n3(0x3) Force thepositive output\nnode totheinternal\nregulator output voltage rail\n(when ACcoupled toload)\nandthenegative output\nnode totheGND railOut_P Force Output Low,\nOut_N Force Output Low\n[1:0] CH4_MUTE_LV\nL[1:0]RW 0x1 Y Channel 4Output Driver Mute Level. CH4_MUTE_LVL determines theconfiguration\noftheCH4 Output Driver during mute asshown inthefollowing table andis\nrecommended tobesetto0x3. CH4_MUTE_LVL does notdetermine whether the\nCH4 driver ismuted ornot,instead thisisdetermined bytheCH_4_MUTE register\nbit.\nCH4_MUTE_LVL DIFF MODE CMOS MODE\n0(0x0) CH4 Mute Bypass CH4 Mute Bypass\n1(0x1) Powerdown, output goes to\nVcmOut_P Normal Operation,\nOut_N Force Output Low\n2(0x2) Force output High Out_P Force Output Low,\nOut_N Normal Operation\n3(0x3) Force thepositive output\nnode totheinternal\nregulator output voltage rail\n(when ACcoupled toload)\nandthenegative output\nnode totheGND railOut_P Force Output Low,\nOut_N Force Output Low\n84LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.20 OUT_MUTE Register; R22\nOutput Channel Mute Control\nBit#Field Type Reset EEPROM Description\n[7] CH_7_MUTE RW 1 Y Channel 7Mute Control. When CH_7_MUTE issetto1Output Channel 7is\nautomatically disabled when theselected clock source isinvalid. When\nCH_7_MUTE_7 is0Channel 7willcontinue tooperate regardless ofthestate ofthe\nselected clock source.\n[6] CH_6_MUTE RW 1 Y Channel 6Mute Control. When CH_6_MUTE issetto1Output Channel 6is\nautomatically disabled when theselected clock source isinvalid. When\nCH_6_MUTE_6 is0Channel 6willcontinue tooperate regardless ofthestate ofthe\nselected clock source.\n[5] CH_5_MUTE RW 1 Y Channel 5Mute Control. When CH_5_MUTE issetto1Output Channel 5is\nautomatically disabled when theselected clock source isinvalid. When\nCH_5_MUTE_5 is0Channel 5willcontinue tooperate regardless ofthestate ofthe\nselected clock source.\n[4] CH_4_MUTE RW 1 Y Channel 4Mute Control. When CH_4_MUTE issetto1Output Channel 4is\nautomatically disabled when theselected clock source isinvalid. When\nCH_4_MUTE_4 is0Channel 4willcontinue tooperate regardless ofthestate ofthe\nselected clock source.\n[3] CH_3_MUTE RW 1 Y Channel 3Mute Control. When CH_3_MUTE issetto1Output Channel 3is\nautomatically disabled when theselected clock source isinvalid. When CH_3_MUTE\nis0Channel 3willcontinue tooperate regardless ofthestate oftheselected clock\nsource.\n[2] CH_2_MUTE RW 1 Y Channel 2Mute Control. When CH_2_MUTE issetto1Output Channel 2is\nautomatically disabled when theselected clock source isinvalid. When CH_2_MUTE\nis0Channel 2willcontinue tooperate regardless ofthestate oftheselected clock\nsource.\n[1] CH_1_MUTE RW 1 Y Channel 1Mute Control. When CH_1_MUTE issetto1Output Channel 1is\nautomatically disabled when theselected clock source isinvalid. When CH_1_MUTE\nis0Channel 1willcontinue tooperate regardless ofthestate oftheselected clock\nsource.\n[0] CH_0_MUTE RW 1 Y Channel 0Mute Control. When CH_0_MUTE issetto1Output Channel 0is\nautomatically disabled when theselected clock source isinvalid. When CH_0_MUTE\nis0Channel 0willcontinue tooperate regardless ofthestate oftheselected clock\nsource.\n10.6.21 STATUS_MUTE Register; R23\nStatus CMOS Output Mute Control\nBit#Field Type Reset EEPROM Description\n[7:2] RSRVD - - N Reserved.\n[1] STATUS1_MUTE RW 1 Y STATUS 1Mute Control. When theSTATUS1 output isconfiguted toprovide a\nCMOS Clock andtheSTATUS1_MUTE bitissetto1then theSTATUS1 Output is\nautomatically disabled when theselected clock source isinvalid. When\nSTATUS1_MUTE is0theSTATUS1 Output willcontinue tooperate regardless ofthe\nstate oftheselected clock source. IftheSTATUS1 output isnotconfigured toprovide\naClock then itwillcontinue tooperate regardless oftheSTATUS1_MUTE bitvalue.\n[0] STATUS0_MUTE RW 0 Y STATUS 0Mute Control. When theSTATUS0 output isconfiguted toprovide a\nCMOS Clock andtheSTATUS0_MUTE bitissetto1then theSTATUS0 Output is\nautomatically disabled when theselected clock source isinvalid. When\nSTATUS0_MUTE is0theSTATUS0 Output willcontinue tooperate regardless ofthe\nstate oftheselected clock source. IftheSTATUS0 output isnotconfigured toprovide\naClock then itwillcontinue tooperate regardless oftheSTATUS0_MUTE bitvalue.\n85LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.22 DYN_DLY Register; R24\nOutput Divider Dynamic Delay Control\nBit#Field Type Reset EEPROM Description\n[7:6] RSRVD - - N Reserved.\n[5] DIV_7_DYN_DL\nYRW 0 Y Channel 7Divider Dynamic Delay Control. Enables coarse frequency margining for\ndivide value >8\n[4] DIV_6_DYN_DL\nYRW 0 Y Channel 6Divider Dynamic Delay Control. Enables coarse frequency margining for\ndivide value >8\n[3] DIV_5_DYN_DL\nYRW 0 Y Channel 5Divider Dynamic Delay Control. Enables coarse frequency margining for\ndivide value >8\n[2] DIV_4_DYN_DL\nYRW 0 Y Channel 4Divider Dynamic Delay Control. Enables coarse frequency margining for\ndivide value >8\n[1] DIV_23_DYN_D\nLYRW 0 Y Channel 23Divider Dynamic Delay Control. Enables coarse frequency margining for\ndivide value >8\n[0] DIV_01_DYN_D\nLYRW 0 Y Channel 01Divider Dynamic Delay Control. Enables coarse frequency margining for\ndivide value >8\n86LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.23 REFDETCTL Register; R25\nThe REFDETCTL register provides control over input reference clock detect features.\nBit#Field Type Reset EEPROM Description\n[7:6] DETECT_MOD\nE_SEC[1:0]RW 0x1 Y Secondary Input Energy Detector Mode Control. The DETECT_MODE_SEC field\ndetermines themethod forEnergy Detection onasingle-ended signal onthe\nSecondary Input asfollows. When rising and/or falling slew rate detector isenabled,\nthereference input should meet thefollowing conditions forcorrect operation: VIH<\n1.7VandVIL>0.2V.When VIH/VIL level detector isenabled, thereference input\nshould meet thefollowing conditions forcorrect operation: VIH<1.5VandVIL>0.4\nV.\nDETECT_MODE_SEC Energy Detection Method\n0(0x0) Rising Slew Rate Detector\n1(0x1) Rising andFalling Slew Rate Detector\n2(0x2) Falling Slew Rate Detector\n3(0x3) VIH/VIL Level Detector\n[5:4] DETECT_MOD\nE_PRI[1:0]RW 0x1 Y Primary Input Energy Detector Mode Control. The DETECT_MODE_PRI field\ndetermines themethod forEnergy Detection onasingle-ended signal onthePrimary\nInput asfollows. When rising and/or falling slew rate detector isenabled, the\nreference input should meet thefollowing conditions forcorrect operation: VIH<1.7V\nandVIL>0.2V.When VIH/VIL level detector isenabled, thereference input should\nmeet thefollowing conditions forcorrect operation: VIH<1.5VandVIL>0.4V.\nDETECT_MODE_PRI Energy Detection Method\n0(0x0) Rising Slew Rate Detector\n1(0x1) Rising andFalling Slew Rate Detector\n2(0x2) Falling Slew Rate Detector\n3(0x3) VIH/VIL Level Detector\n[3:2] LVL_SEL_SEC[\n1:0]RW 0x1 Y Secondary Input Comparator Level Selection. The LVL_SEL_SEC fields determines\nthelevels onadifferential signal fortheSecondary Input Energy Detection block as\nfollows.\nLVL_SEL_SEC Comparator Levels\n0(0x0) 200mVDifferential\n1(0x1) 300mVDifferential\n2(0x2) 400mVDifferential\n3(0x3) RESERVED\n[1:0] LVL_SEL_PRI[1\n:0]RW 0x1 Y Primary Input Comparator Level Selection. The LVL_SEL_PRI field determines the\nlevels onadifferential signal forthePrimary Input Energy Detection block asfollows.\nLVL_SEL_PRI Comparator Levels\n0(0x0) 200mVDifferential\n1(0x1) 300mVDifferential\n2(0x2) 400mVDifferential\n3(0x3) RESERVED\n87LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.24 STAT0_INT Register; R27\nThe STAT0_INT register provides control oftheSTATUS0 output and Interrupt configuration. The STATUS0 pin\nisalso used fortestanddiagnostic functions. The testconfiguration registers override theSTAT0_INT register.\nBit#Field Type Reset EEPROM Description\n[7:4] STAT0_SEL[3:0] RW 0x5 Y STATUS0 Indicator Signal Select.\nSTAT0CFG STATUS0 Information\n0(0x0) PRIREF Loss ofSignal (LOS)\n1(0x1) SECREF Loss ofSignal (LOS)\n2(0x2) PLL Loss ofLock (LOL)\n3(0x3) PLL RDivider, divided by2(when RDivider is\nnotbypassed)\n4(0x4) PLL NDivider, divided by2\n5(0x5) Reserved\n6(0x6) Reserved\n7(0x7) Reserved\n8(0x8) PLL VCO Calibration Active (CAL)\n9(0x9) Reserved\n10(0xA) Interrupt (INTR). Derived from INT_FLAG\nregister bits.\n11(0xB) PLL MDivider, divided by2(when MDivider is\nnotbypassed)\n12(0xC) Reserved\n13(0xD) EEPROM Active\n14(0xE) PLL Secondary toPrimary Switch inAutomatic\nMode\n15(0xF) Reserved\nThe polarity ofSTATUS0 issetbytheSTAT0POL bit.\n88LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedBit#Field Type Reset EEPROM Description\n[3] STAT0_POL RW 1 Y STATUS0 Output Polarity. The STAT0_POL bitdefines thepolarity ofinformation\npresented ontheSTATUS0 output. IfSTAT0_POL issetto1then STATUS0 isactive\nhigh, ifSTAT0_POL is0then STATUS0 isactive low.\n[2:0] RSRVD - - N Reserved.\n10.6.25 STAT1 Register; R28\nThe STAT1_INT register provides control oftheSTATUS1 output. The STATUS1 pinisalso used fortest and\ndiagnostic functions. The testconfiguration registers override theSTAT0 register.\nBit#Field Type Reset EEPROM Description\n[7:4] STAT1_SEL[3:0] RW 0x2 Y STATUS1 Indicator Signal Select. The STAT1_SEL field determines what\ninformation ispresented ontheSTATUS1 output asfollows.\nSTAT1CFG STATUS1 Information\n0(0x0) PRIREF Loss ofSignal (LOS)\n1(0x1) SECREF Loss ofSignal (LOS)\n2(0x2) PLL Loss ofLock (LOL)\n3(0x3) PLL RDivider, divided by2(when RDivider is\nnotbypassed)\n4(0x4) PLL NDivider, divided by2\n5(0x5) Reserved\n6(0x6) Reserved\n7(0x7) Reserved\n8(0x8) PLL VCO Calibration Active (CAL)\n9(0x9) Reserved\n10(0xA) Interrupt (INTR)\n11(0xB) PLL MDivider, divided by2(when MDivider is\nnotbypassed)\n12(0xC) Reserved\n13(0xD) EEPROM Active\n14(0xE) PLL Secondary toPrimary Switch inAutomatic\nMode\n15(0xF) Reserved\nThe polarity ofSTATUS1 issetbytheSTAT1POL bit.\n[3] STAT1_POL RW 1 Y STATUS1 Output Polarity. The STAT1_POL bitdefines thepolarity ofinformation\npresented ontheSTATUS1 output. IfSTAT1_POL issetto1then STATUS1 is\nactive high, ifSTAT1_POL is0then STATUS1 isactive low.\n[2:0] RSRVD - - N Reserved.\n89LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.26 OSCCTL1 Register; R29\nThe OSCCTL1 register provides control over input reference clock features.\nBit#Field Type Reset EEPROM Description\n[7] DETECT_BYP RW 0 Y Signal Detector Bypass. When DETECT_BYP is1theoutput oftheSignal Detector\'s,\nboth Primary andSecondary areingored andtheinputs arealways considered tobe\nvalid bythePLL control state machines. The DETECT_BYP bithasnoeffect onthe\nInterrupt register orSTATUS output\'s.\n[6] RSRVD - - N Reserved.\n[5] TERM2GND_S\nECRW 0 Y Differential Termination toGND Control forSecondary Input. When\nTERM2GND_SEC is1aninternal 50Ωtermination toGND isselected onthe\nSecondary input indifferential mode.\n[4] TERM2GND_P\nRIRW 0 Y Differential Termination toGND Control forPrimary Input. When TERM2GND_PRI is\n1aninternal 50Ωtermination toGND isselected onthePrimary input indifferential\nmode.\n[3] DIFFTERM_SE\nCRW 0 Y Differential Termination Control forSecondary Input. When DIFFTERM_SEC is1an\ninternal 100Ωtermination isselected ontheSecondary input indifferential mode.\n[2] DIFFTERM_PRI RW 1 Y Differential Termination Control forPrimary Input. When DIFFTERM_PRI is1an\ninternal 100Ωtermination isselected onthePrimary input indifferential mode.\n[1] AC_MODE_SE\nCRW 1 Y ACCoupling Mode forSecondary Input. When AC_MODE_SEC is1,thisenables the\ninternal input biasing tosupport anexternally ACcoupled input signal onthe\nSECREF inputs. When AC_MODE_SEC is0,theinternal input bias isnotused.\n[0] AC_MODE_PRI RW 0 Y ACCoupling Mode forPrimary Input. When AC_MODE_PRI is1,thisenables the\ninternal input biasing tosupport anexternally ACcoupled input signal onthePRIREF\ninputs. When AC_MODE_PRI is0,theinternal input bias isnotused.\n10.6.27 PWDN Register; R30\nThe PWDN register isdescribed inthefollowing table.\nBit#Field Type Res\netEEPROM Description\n[7] RSRVD - - N Reserved.\n[6] CMOSCHPWD\nNRW 0 Y CMOS Output Channel Powerdown.\n[5] CH7PWDN RW 0 Y Output Channel 7Powerdown. When CH7PWDN is1,theMUX anddivider ofchannel\n7willbedisabled. Toshut down entire output path (output MUX, divider andbuffer),\nR43[5:4] should besetto0x0irrespective ofR30.5.\n[4] CH6PWDN RW 0 Y Output Channel 6Powerdown. When CH6PWDN is1,theMUX anddivider ofchannel\n6willbedisabled. Toshut down entire output path (output MUX, divider andbuffer),\nR41[5:4] should besetto0x0irrespective ofR30.4.\n[3] CH5PWDN RW 0 Y Output Channel 5Powerdown. When CH5PWDN is1,theMUX anddivider ofchannel\n5willbedisabled. Toshut down entire output path (output MUX, divider andbuffer),\nR39[5:4] should besetto0x0irrespective ofR30.3.\n[2] CH4PWDN RW 0 Y Output Channel 4Powerdown. When CH4PWDN is1,theMUX anddivider ofchannel\n4willbedisabled. Toshut down entire output path (output MUX, divider andbuffer),\nR37[5:4] should besetto0x0irrespective ofR30.2.\n[1] CH23PWDN RW 0 Y Output Channel 23Powerdown. When CH23PWDN is1,theMUX anddivider of\nchannels 2and3willbedisabled. Toshut down entire output paths (output MUX,\ndivider andbuffers), R35[6:5] andR34[6:5] should besetto0x0irrespective ofR30.1.\n[0] CH01PWDN RW 0 Y Output Channel 01Powerdown. When CH01PWDN is1,theMUX anddivider of\nchannels 0and1willbedisabled. Toshut down entire output paths (output MUX,\ndivider andbuffers), R32[6:5] andR31[6:5] should besetto0x0irrespective ofR30.0.\n90LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.28 OUTCTL_0 Register; R31\nThe OUTCTL_0 register provides control over Output 0.\nBit#Field Type Reset EEPROM Description\n[7] RSRVD RW 1 Y Reserved. TIrecommends setting itto"0".\n[6:5] OUT_0_SEL[1:0\n]RW 0x1 Y Channel 0Output Driver Format Select. The OUT_0_SEL field controls theChannel 0\nOutput Driver asshown below.\nOUT_0_SEL OUTPUT OPERATION\n0(0x0) Disabled\n1(0x1) AC-LVDS/AC-CML/AC-LVPECL\n2(0x2) HCSL\n3(0x3) LVCMOS\n[4:3] OUT_0_MODE1\n[1:0]RW 0x2 Y Channel 0Output Driver Mode1 Select.\nOUT_0_MODE1 Diff-Mode, Itail CMOS-Mode, Out_P\n0(0x0) 4mA(AC-LVDS) Powerdown, tristate\n1(0x1) 6mA(AC-CML) Powerdown, low\n2(0x2) 8mA(AC-LVPECL) Powerup, negative polarity\n3(0x3) 16mA(HCSL) or8mA\n(AC-LVPECL)Powerup, positive polarity\n[2:1] OUT_0_MODE2\n[1:0]RW 0x0 Y Channel 0Output Driver Mode2 Select.\nOUT_0_MODE2 Diff-Mode, RLOAD inHCSL\nmodeCMOS=Mode, Out_N\n0(0x0) Tristate Powerdown, tristate\n1(0x1) 50Ω Powerdown, low\n2(0x2) 100Ω Powerup, negative polarity\n3(0x3) 200Ω Powerup, positive polarity\n[0] RSRVD - - N Reserved.\n10.6.29 OUTCTL_1 Register; R32\nThe OUTCTL_1 register provides control over Output 1.\nBit#Field Type Reset EEPROM Description\n[7] RSRVD - - N Reserved.\n[6:5] OUT_1_SEL[1:\n0]RW 0x1 Y Channel 1Output Driver Format Select. The OUT_1_SEL field controls theChannel\n1Output Driver asshown below.\nOUT_1_SEL OUTPUT OPERATION\n0(0x0) Disabled\n1(0x1) AC-LVDS/AC-CML/AC-LVPECL\n2(0x2) HCSL\n3(0x3) LVCMOS\n[4:3] OUT_1_MODE\n1[1:0]RW 0x2 Y Channel 1Output Driver Mode1 Select.\nOUT_1_MODE1 Diff-Mode, Itail CMOS-Mode, Out_P\n0(0x0) 4mA(AC-LVDS) Powerdown, tristate\n1(0x1) 6mA(AC-CML) Powerdown, low\n2(0x2) 8mA(AC-LVPECL) Powerup, negative polarity\n3(0x3) 16mA(HCSL) or8mA\n(AC-LVPECL)Powerup, positive polarity\n[2:1] OUT_1_MODE\n2[1:0]RW 0x0 Y Channel 1Output Driver Mode2 Select.\nOUT_1_MODE2 Diff-Mode, Rload inHCSL\nmodeCMOS=Mode, Out_N\n0(0x0) Tristate Powerdown, tristate\n1(0x1) 50Ω Powerdown, low\n2(0x2) 100Ω Powerup, negative polarity\n3(0x3) 200Ω Powerup, positive polarity\n[0] RSRVD - - N Reserved.\n91LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.30 OUTDIV_0_1 Register; R33\nChannel [1:0] Output Divider\nBit#Field Type Reset EEPROM Description\n[7:0] OUT_0_1_DIV\n[7:0]RW 0x01 Y Channel\'s 0and1Output Divider. The Channel 0and1Divider, OUT_0_1_DIV, isa\n8-bit divider. The valid values forOUT_0_1_DIV range from 1to256asshown below.\nOUT_0_1_DIV DIVIDE RATIO\n0(0x00) 1\n1(0x01) 2\n2(0x02) 3\n...\n255(0xFF) 256\n10.6.31 OUTCTL_2 Register; R34\nThe OUTCTL_2 register provides control over Output 2.\nBit#Field Type Reset EEPROM Description\n[7] RSRVD RW 1 Y Reserved. TIrecommends setting itto0.\n[6:5] OUT_2_SEL[1:\n0]RW 0x1 Y Channel 2Output Driver Format Select. The OUT_2_SEL field controls theChannel 2\nOutput Driver asshown below.\nOUT_2_SEL OUTPUT OPERATION\n0(0x0) Disabled\n1(0x1) AC-LVDS/AC-CML/AC-LVPECL\n2(0x2) HCSL\n3(0x3) LVCMOS\n[4:3] OUT_2_MODE\n1[1:0]RW 0x2 Y Channel 2Output Driver Mode1 Select.\nOUT_2_MODE1 Diff-Mode, Itail CMOS-Mode, Out_P\n0(0x0) 4mA(AC-LVDS) Powerdown, tristate\n1(0x1) 6mA(AC-CML) Powerdown, low\n2(0x2) 8mA(AC-LVPECL) Powerup, negative polarity\n3(0x3) 16mA(HCSL) or8mA\n(AC-LVPECL)Powerup, positive polarity\n[2:1] OUT_2_MODE\n2[1:0]RW 0x0 Y Channel 2Output Driver Mode2 Select.\nOUT_2_MODE2 Diff-Mode, Rload inHCSL\nmodeCMOS=Mode, Out_N\n0(0x0) Tristate Powerdown, tristate\n1(0x1) 50Ω Powerdown, low\n2(0x2) 100Ω Powerup, negative polarity\n3(0x3) 200Ω Powerup, positive polarity\n[0] RSRVD - - N Reserved.\n92LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.32 OUTCTL_3 Register; R35\nThe OUTCTL_3 register provides control over Output 3.\nBit#Field Type Rese\ntEEPROM Description\n[7] RSRVD - - N Reserved.\n[6:5] OUT_3_SEL[1:\n0]RW 0x1 Y Channel 3Output Driver Format Select. The OUT_3_SEL field controls theChannel 3\nOutput Driver asshown below.\nOUT_3_SEL OUTPUT OPERATION\n0(0x0) Disabled\n1(0x1) AC-LVDS/AC-CML/AC-LVPECL\n2(0x2) HCSL\n3(0x3) LVCMOS\n[4:3] OUT_3_MODE\n1[1:0]RW 0x2 Y Channel 3Output Driver Mode1 Select.\nOUT_3_MODE1 Diff-Mode, Itail CMOS-Mode, Out_P\n0(0x0) 4mA(AC-LVDS) Powerdown, tristate\n1(0x1) 6mA(AC-CML) Powerdown, low\n2(0x2) 8mA(AC-LVPECL) Powerup, negative polarity\n3(0x3) 16mA(HCSL) or8mA\n(AC-LVPECL)Powerup, positive polarity\n[2:1] OUT_3_MODE\n2[1:0]RW 0x0 Y Channel 3Output Driver Mode2 Select.\nOUT_3_MODE2 Diff-Mode, Rload inHCSL\nmodeCMOS=Mode, Out_N\n0(0x0) Tristate Powerdown, tristate\n1(0x1) 50Ω Powerdown, low\n2(0x2) 100Ω Powerup, negative polarity\n3(0x3) 200Ω Powerup, positive polarity\n[0] RSRVD - - N Reserved.\n10.6.33 OUTDIV_2_3 Register; R36\nChannel [3:2] Output Divider\nBit#Field Type Reset EEPROM Description\n[7:0] OUT_2_3_DIV\n[7:0]RW 0x03 Y Channel\'s 2and3Output Divider. The Channel 2and3Divider, OUT_2_3_DIV, isa\n8-bit divider. The valid values forOUT_2_3_DIV range from 1to256asshown below.\nOUT_2_3_DIV DIVIDE RATIO\n0(0x00) 1\n1(0x01) 2\n2(0x02) 3\n...\n255(0xFF) 256\n93LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.34 OUTCTL_4 Register; R37\nThe OUTCTL_4 register provides control over Output 4\nBit#Field Type Reset EEPROM Description\n[7:6] CH_4_MUX[1:\n0]RW 0x0 Y Channel 4Clock Source Mux Control.\nCH_4_MUX CH4 Clock Source\n0(0x0) PLL\n1(0x1) Reserved\n2(0x2) PRIMARY REFERENCE\n3(0x3) SECONDARY REFERENCE\nWhen thedoubler isenabled thePrimary andSecondary Reference options will\nreflect thefrequency doubled reference. IfthePrimary orSecondary Reference\noptions areselected theoutput divider isby-passed.\n[5:4] OUT_4_SEL[1:\n0]RW 0x1 Y Channel 4Output Driver Format Select. The OUT_4_SEL field controls theChannel 4\nOutput Driver asshown below.\nOUT_1_SEL OUTPUT OPERATION\n0(0x0) Disabled\n1(0x1) AC-LVDS/AC-CML/AC-LVPECL\n2(0x2) HCSL\n3(0x3) LVCMOS\n[3:2] OUT_4_MODE\n1[1:0]RW 0x2 Y Channel 4Output Driver Mode1 Select.\nOUT_4_MODE1 Diff-Mode, Itail CMOS-Mode, Out_P\n0(0x0) 4mA(AC-LVDS) Powerdown, tristate\n1(0x1) 6mA(AC-CML) Powerdown, low\n2(0x2) 8mA(AC-LVPECL) Powerup, negative polarity\n3(0x3) 16mA(HCSL) or8mA\n(AC-LVPECL)Powerup, positive polarity\n[1:0] OUT_4_MODE\n2[1:0]RW 0x0 Y Channel 4Output Driver Mode2 Select.\nOUT_4_MODE2 Diff-Mode, Rload in\nHCSL modeCMOS=Mode, Out_N\n0(0x0) Tristate Powerdown, tristate\n1(0x1) 50Ω Powerdown, low\n2(0x2) 100Ω Powerup, negative polarity\n3(0x3) 200Ω Powerup, positive polarity\n10.6.35 OUTDIV_4 Register; R38\nChannel 4Output Divider\nBit#Field Type Reset EEPROM Description\n[7:0] OUT_4_DIV[7:\n0]RW 0x02 Y Channel 4Output Divider. The Channel 4Divider, OUT_4_DIV, isa8-bit divider. The\nvalid values forOUT_4_DIV range from 1to256asshown below. The divider only\noperates onChannel 4when theclock source isPLL orPLL2.\nOUT_4_DIV DIVIDE RATIO\n0(0x00) 1\n1(0x01) 2\n2(0x02) 3\n...\n255(0xFF) 256\n94LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.36 OUTCTL_5 Register; R39\nThe OUTCTL_5 register provides control over Output 5.\nBit#Field Type Reset EEPROM Description\n[7:6] CH_5_MUX[1\n:0]RW 0x0 Y Channel 5Clock Source Mux Control.\nCH_5_MUX CH5 Clock Source\n0(0x0) PLL\n1(0x1) Reserved\n2(0x2) PRIMARY REFERENCE\n3(0x3) SECONDARY REFERENCE\nWhen thedoubler isenabled thePrimary andSecondary Reference options will\nreflect thefrequency doubled reference. IfthePrimary orSecondary Reference\noptions areselected theoutput divider isby-passed.\n[5:4] OUT_5_SEL[\n1:0]RW 0x1 Y Channel 5Output Driver Format Select. The OUT_5_SEL field controls theChannel 5\nOutput Driver asshown below.\nOUT_1_SEL OUTPUT OPERATION\n0(0x0) Disabled\n1(0x1) AC-LVDS/AC-CML/AC-\nLVPECL\n2(0x2) HCSL\n3(0x3) LVCMOS\n[3:2] OUT_5_MOD\nE1[1:0]RW 0x2 Y Channel 5Output Driver Mode1 Select.\nOUT_5_MODE1 Diff-Mode, Itail CMOS-Mode, Out_P\n0(0x0) 4mA(AC-LVDS) Powerdown, tristate\n1(0x1) 6mA(AC-CML) Powerdown, low\n2(0x2) 8mA(AC-LVPECL) Powerup, negative polarity\n3(0x3) 16mA(HCSL) or8mA\n(AC-LVPECL)Powerup, positive polarity\n[1:0] OUT_5_MOD\nE2[1:0]RW 0x0 Y Channel 5Output Driver Mode2 Select.\nOUT_5_MODE2 Diff-Mode, Rload inHCSL\nmodeCMOS=Mode, Out_N\n0(0x0) Tristate Powerdown, tristate\n1(0x1) 50Ω Powerdown, low\n2(0x2) 100Ω Powerup, negative polarity\n3(0x3) 200Ω Powerup, positive polarity\n10.6.37 OUTDIV_5 Register; R40\nChannel 5Output Divider\nBit#Field Type Reset EEPROM Description\n[7:0] OUT_5_DIV[7:\n0]RW 0x02 Y Channel 5Output Divider. The Channel 5Divider, OUT_5_DIV, isa8-bit divider. The\nvalid values forOUT_5_DIV range from 1to256asshown below. The divider only\noperates onChannel 5when theclock source isPLL orPLL2.\nOUT_5_DIV DIVIDE RATIO\n0(0x00) 1\n1(0x01) 2\n2(0x02) 3\n...\n255(0xFF) 256\n95LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.38 OUTCTL_6 Register; R41\nThe OUTCTL_6 register provides control over Output 6.\nBit#Field Type Reset EEPROM Description\n[7:6] CH_6_MUX[1\n:0]RW 0x0 Y Channel 6Clock Source Mux Control.\nCH_6_MUX CH6 Clock Source\n0(0x0) PLL\n1(0x1) Reserved\n2(0x2) PRIMARY REFERENCE\n3(0x3) SECONDARY REFERENCE\nWhen thedoubler isenabled thePrimary andSecondary Reference options willreflect\nthefrequency doubled reference. IfthePrimary orSecondary Reference options are\nselected theoutput divider isby-passed.\n[5:4] OUT_6_SEL[\n1:0]RW 0x1 Y Channel 6Output Driver Format Select. The OUT_6_SEL field controls theChannel 6\nOutput Driver asshown below.\nOUT_1_SEL OUTPUT OPERATION\n0(0x0) Disabled\n1(0x1) AC-LVDS/AC-CML/AC-LVPECL\n2(0x2) HCSL\n3(0x3) LVCMOS\n[3:2] OUT_6_MOD\nE1[1:0]RW 0x2 Y Channel 6Output Driver Mode1 Select.\nOUT_6_MODE1 Diff-Mode, Itail CMOS-Mode, Out_P\n0(0x0) 4mA(AC-LVDS) Powerdown, tristate\n1(0x1) 6mA(AC-CML) Powerdown, low\n2(0x2) 8mA(AC-LVPECL) Powerup, negative polarity\n3(0x3) 16mA(HCSL) or8mA\n(AC-LVPECL)Powerup, positive polarity\n[1:0] OUT_6_MOD\nE2[1:0]RW 0x0 Y Channel 6Output Driver Mode2 Select.\nOUT_6_MODE2 Diff-Mode, Rload inHCSL\nmodeCMOS=Mode, Out_N\n0(0x0) Tristate Powerdown, tristate\n1(0x1) 50Ω Powerdown, low\n2(0x2) 100Ω Powerup, negative polarity\n3(0x3) 200Ω Powerup, positive polarity\n10.6.39 OUTDIV_6 Register; R42\nChannel 6Output Divider\nBit#Field Type Reset EEPROM Description\n[7:0] OUT_6_DIV[\n7:0]RW 0x05 Y Channel 6Output Divider. The Channel 6Divider, OUT_6_DIV, isa8-bit divider. The\nvalid values forOUT_6_DIV range from 1to256asshown below. The divider only\noperates onChannel 6when theclock source isPLL orPLL2.\nOUT_6_DIV DIVIDE RATIO\n0(0x00) 1\n1(0x01) 2\n2(0x02) 3\n...\n255(0xFF) 256\n96LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.40 OUTCTL_7 Register; R43\nThe OUTCTL_7 register provides control over Output 7.\nBit#Field Type Reset EEPROM Description\n[7:6] CH_7_MUX[\n1:0]RW 0x0 Y Channel 7Clock Source Mux Control.\nCH_7_MUX CH7 Clock Source\n0(0x0) PLL\n1(0x1) Reserved\n2(0x2) PRIMARY REFERENCE\n3(0x3) SECONDARY REFERENCE\nWhen thedoubler isenabled thePrimary andSecondary Reference options will\nreflect thefrequency doubled reference. IfthePrimary orSecondary Reference\noptions areselected theoutput divider isby-passed.\n[5:4] OUT_7_SEL[\n1:0]RW 0x1 Y Channel 7Output Driver Format Select. The OUT_7_SEL field controls theChannel\n7Output Driver asshown below.\nOUT_1_SEL OUTPUT OPERATION\n0(0x0) Disabled\n1(0x1) AC-LVDS/AC-CML/AC-\nLVPECL\n2(0x2) HCSL\n3(0x3) LVCMOS\n[3:2] OUT_7_MO\nDE1[1:0]RW 0x2 Y Channel 7Output Driver Mode1 Select.\nOUT_7_MODE1 Diff-Mode, Itail CMOS-Mode, Out_P\n0(0x0) 4mA(AC-LVDS) Powerdown, tristate\n1(0x1) 6mA(AC-CML) Powerdown, low\n2(0x2) 8mA(AC-LVPECL) Powerup, negative polarity\n3(0x3) 16mA(HCSL) or8mA(AC-\nLVPECL)Powerup, positive polarity\n[1:0] OUT_7_MO\nDE2[1:0]RW 0x0 Y Channel 7Output Driver Mode2 Select.\nOUT_7_MODE2 Diff-Mode, Rload inHCSL\nmodeCMOS=Mode, Out_N\n0(0x0) Tristate Powerdown, tristate\n1(0x1) 50Ω Powerdown, low\n2(0x2) 100Ω Powerup, negative polarity\n3(0x3) 200Ω Powerup, positive polarity\n10.6.41 OUTDIV_7 Register; R44\nChannel 7Output Divider\nBit#Field Type Reset EEPROM Description\n[7:0] OUT_7_DIV[\n7:0]RW 0x05 Y Channel 7Output Divider. The Channel 7Divider, OUT_7_DIV, isa8-bit divider. The\nvalid values forOUT_7_DIV range from 1to256asshown below. The divider only\noperates onChannel 7when theclock source isPLL orPLL2.\nOUT_7_DIV DIVIDE RATIO\n0(0x00) 1\n1(0x01) 2\n2(0x02) 3\n...\n255(0xFF) 256\n97LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.42 CMOSDIVCTRL Register; R45\nCMOS Output Divider Control. The CMOS Clock Outputs provided onSTATUS0 and STATUS1 cancome from\neither CMOS Divider0 orCMOS Divider1. Additionally theclock source routed totheCMOS Dividers cancome\nfrom either thePLL LVCMOS Pre-Divider orthePLL2 LVCMOS Pre-Divider.\nBit#Field Type Reset EEPROM Description\n[7:6] RSRVD RW 0x0 Y Reserved.\n[5:4] PLLCMOSPR\nEDIV[1:0]RW 0x0 Y PLL LVCMOS Pre-Divider Selection. The PLLCMOSPREDIV field selects thedivider\nvalue forthePLL pre-divider thatdrives theCMOS Dividers.\nPLLCMOSPREDIV Divider Value\n0(0x0) Disabled\n1(0x1) 4\n2(0x2) 5\n3(0x3) Reserved\n[3:2] STATUS1MU\nX[1:0]RW 0x2 Y STATUS1 Mux Selection. The STATUS1MUX field controls thesignal source forthe\nSTATUS1 Pinasdescribed below.\nSTATUS1MUX STATUS1 OPERATION\n0(0x0) LVCMOS Clock, from STATUS0 Divider\n1(0x1) LVCMOS Clock, from STATUS1 Divider\n2(0x2) Normal Status Operation\n3(0x3) STATUS1 Disabled\n[1:0] STATUS0MU\nX[1:0]RW 0x2 Y STATUS0 Mux Selection. The STATUS0MUX field controls thesignal source forthe\nSTATUS0 Pinasdescribed below.\nSTATUS0MUX STATUS0 OPERATION\n0(0x0) LVCMOS Clock, from STATUS0 Divider\n1(0x1) LVCMOS Clock, from STATUS1 Divider\n2(0x2) Normal Status Operation\n3(0x3) STATUS0 Disabled\n10.6.43 CMOSDIV0 Register; R46\nCMOS Output Divider 0\nBit#Field Type Reset EEPROM Description\n[7:0] CMOSDIV0[7\n:0]RW 0x00 Y CMOS Output Divider 0.The CMOS Divider0, CMOSDIV0, isa8-bit divider that\ndivides theclock source from thePLL LVCMOS Pre-Divider output. The valid values\nforCMOSDIV0 range from 1to256asshown below.\nCMOSDIV0 DIVIDE RATIO\n0(0x00) Disabled\n1(0x01), 2(0x02), 3(0x03), 4\n(0x04), 5(0x05)6\n6(0x06) 7\n7(0x07) 8\n...\n255(0xFF) 256\n98LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.44 STATUS_SLEW Register; R49\nStatus CMOS Output Slew Control\nBit#Field Type Reset EEPROM Description\n[7:4] RSRVD - - N Reserved.\n[3:2] STATUS1SL\nEW[1:0]RW 0x0 Y STATUS1 Slew Control. The STATUS1SLEW field controls theslew rate ofthe\nSTATUS1 output asshown below.\nSTATUS1SLEW STATUS1 Rise/Fall Time\n0(0x0) Fast (0.35 ns)\n1(0x1) RESERVED\n2(0x2) Slow (2.1 ns)\n3(0x3) RESERVED\n[1:0] STATUS0SL\nEW[1:0]RW 0x0 Y STATUS0 Slew Control. The STATUS0SLEW field controls theslew rate ofthe\nSTATUS0 output asshown below.\nSTATUS0SLEW STATUS0 Rise/Fall Time\n0(0x0) Fast (0.35 ns)\n1(0x1) RESERVED\n2(0x2) Slow (2.1 ns)\n3(0x3) RESERVED\n10.6.45 IPCLKSEL Register; R50\nInput Clock Select\nBit#Field Type Reset EEPROM Description\n[7:6] SECBUFSEL\n[1:0]RW 0x2 Y Secondary Input Buffer Selection. SECBUFSEL configures theSecondary Input Buffer\nasfollows.\nSECBUFSEL Mode\n0(0x0) Single-ended Input\n1(0x1) Differential Input\n2(0x2) Crystal Input\n3(0x3) Disabled\n[5:4] PRIBUFSEL[\n1:0]RW 0x1 Y Primary Input Buffer Selection. PRIBUFSEL configures thePrimary Input Buffer as\nfollows.\nPRIBUFSEL Mode\n0(0x0) Single-ended Input\n1(0x1) Differential Input\n2(0x2) Disabled\n3(0x3) Disabled\n[3:2] RSRVD RW 0x1 Y Reserved.\n[1:0] INSEL_PLL[1\n:0]RW 0x1 Y Reference Input Selection forPLL. INSEL_PLL Determines theinput select forPLL as\nfollows.\nINSEL_PLL Input Mode\n0(0x0) Automatic, Primary ispreferred.\n1(0x1) Determined byexternal pin,REFSEL.\n2(0x2) Primary Input Selected.\n3(0x3) Secondary Input Selected.\nWhen INSEL_PLL isequal tob01theREFSEL pindetermines thereference clock\nsource forPLL asfollows.\nREFSEL PLL Reference Clock\n0 PLL Reference isPrimary input\nVIM PLL Reference isSecondary input\n1 PLL Input MUX issettoAutomatic Mode\n99LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.46 IPCLKCTL Register; R51\nInput Clock Control\nBit#Field Type Reset EEPROM Description\n[7] CLKMUX_BY\nPASSRW 0 Y Clock Mux Bypass. Controls whether theglitch-less clock mux onthethePrimary and\nSecondary Reference paths isenabled. When CLKMUX_BYPASS is1then theclock\nmux isby-passed.\n[6:3] RSRVD RW 0x0 Y Reserved.\n[2] SECONSWIT\nCHRW 0 Y Secondary Crystal Input Buffer Onafter Switch. Determines whether theSecondary\nCrystal Input Buffer remains onafter aswitch back tothePrimary Input. If\nSECONSWITCH is0then theSecomdary Crystal Input Buffer isdisabled after a\nswitch back tothePrimary input. IfSECONSWITCH is1then theSecondary Crystal\nInput Buffer remains active after aswitch back tothePrimary input.\n[1] SECBUFGAI\nNRW 1 Y Secondary Input Buffer Gain.\nSECBUFGAIN GAIN\n0 Minimum\n1 Maximum\n[0] PRIBUFGAI\nNRW 1 Y Primary Input Buffer Gain.\nPRIBUFGAIN GAIN\n0 Minimum\n1 Maximum\n10.6.47 PLL_RDIV Register; R52\nRDivider forPLL\nBit#Field Type Reset EEPROM Description\n[7:3] RSRVD - - N Reserved.\n[2:0] PLLRDIV[2:0\n]RW 0x0 Y PLL RDivider. PLL RDivider ratio issetbyPLLRDIV.\nPLLRDIV PLL R-Divider Value\n0(0x0) Bypass\n1(0x1) 2\n... ...\n7(0x7) 8\n10.6.48 PLL_MDIV Register; R53\nMDivider forPLL\nBit#Field Type Reset EEPROM Description\n[7:5] RSRVD - - N Reserved.\n[4:0] PLLMDIV[4:0\n]RW 0x00 Y PLL MDivider. PLL MDivider ratio issetbyPLLMDIV.\nPLLMDIV PLL M-Divider Value\n0(0x00) Bypass\n1(0x01) 2\n... ...\n31(0x1F) 32\n100LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.49 PLL_CTRL0 Register; R56\nThe PLL_CTRL0 register provides control ofPLL. The PLL_CTRL0 register fields aredescribed inthefollowing\ntable.\nBit#Field Type Reset EEPROM Description\n[7:5] RSRVD - - N Reserved.\n[4:2] PLL_P[2:0] RW 0x7 Y PLL Post-Divider. The PLL_P field selects thePLL post-divider value asfollows.\nPLL_P Post Divider Value\n0(0x0) 2\n1(0x1) 2\n2(0x2) 3\n3(0x3) 4\n4(0x4) 5\n5(0x5) 6\n6(0x6) 7\n7(0x7) 8\n[1] PLL_SYNC_\nENRW 1 Y PLL SYNC Enable. IfPLL_SYNC_EN is1then aSYNC event willcause allchannels\nwhich usePLL asaclock source tobere-synchronized.\n[0] PLL_PDN RW 0 Y PLL Powerdown. The PLL_PDN bitdetermines whether PLL isautomatically enabled\nandcalibrated after ahardware reset. IfthePLL_PDN bitissetto1during normal\noperation then PLL isdisabled andthecalibration circuit isreset. When PLL_PDN is\nthen cleared to0PLL isre-enabled andthecalibration sequence isautomatically\nrestarted.\nPLL_PDN PLL STATE\n0 PLL Enabled\n1 PLL Disabled\n10.6.50 PLL_CTRL1 Register; R57\nThe PLL_CTRL1 register provides control ofPLL. The PLL_CTRL1 register fields aredescribed inthefollowing\ntable.\nBit#Field Type Reset EEPROM Description\n[7:6] RSRVD - - N Reserved.\n[5] RSRVD RW 0 Y Reserved.\n[4] PRI_D RW 1 Y Primary Reference Doubler Enable. IfPRI_D is1thePrimary Input Frequency Doubler\nisenabled.\n[3:0] PLL_CP[3:0\n]RW 0x8 Y PLL Charge Pump Gain. The PLL_CP sets thechargepump current asfollows.\nPLL_CP Icp(mA)\n1(0x1) 0.4\n2(0x2) 0.8\n3(0x3) 1.2\n4(0x4) 1.6\n5(0x5) 2.0\n6(0x6) 2.4\n7(0x7) 2.8\n8(0x8) 6.4\n101LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.51 PLL_NDIV_BY1 Register; R58\nThe 12-bit Ninteger divider value forPLL issetbythePLL_NDIV_BY1 andPLL_NDIV_BY0 registers.\nBit#Field Type Res\netEEPROM Description\n[7:4] RSRVD - - N Reserved.\n[3:0] PLL_NDIV[\n11:8]RW 0x0 Y PLL NDivider Byte 1.PLL Integer NDivider bits11to8.\nPLL_NDIV DIVIDER RATIO\n0(0x000) 1\n1(0x001) 1\n... ...\n4095 (0xFFF) 4095\n10.6.52 PLL_NDIV_BY0 Register; R59\nThe PLL_NDIV_BY0 register isdescribed inthefollowing table.\nBit\n#Field Type Reset EEPROM Description\n[7:0\n]PLL_NDIV[7\n:0]RW 0x66 Y PLL NDivider Byte 0.PLL Integer NDivider bits7to0.\n10.6.53 PLL_FRACNUM_BY2 Register; R60\nThe Fractional Divider Numerator value forPLL issetbyregisters PLL_FRACNUM_BY2, PLL_FRACNUM_BY1\nandPLL_FRACNUM_BY0.\nBit\n#Field Type Reset EEPROM Description\n[7:6\n]RSRVD - - N Reserved.\n[5:0\n]PLL_NUM[2\n1:16]RW 0x00 Y PLL Fractional Divider Numerator Byte 2.Bits21to16.\n10.6.54 PLL_FRACNUM_BY1 Register; R61\nThe PLL_FRACNUM_BY1 register isdescribed inthefollowing table.\nBit\n#Field Type Reset EEPROM Description\n[7:0\n]PLL_NUM[15\n:8]RW 0x00 Y PLL Fractional Divider Numerator Byte 1.Bits15to8.\n10.6.55 PLL_FRACNUM_BY0 Register; R62\nThe PLL_FRACNUM_BY0 register isdescribed inthefollowing table.\nBit\n#Field Type Reset EEPROM Description\n[7:0\n]PLL_NUM[7:\n0]RW 0x00 Y PLL Fractional Divider Numerator Byte 0.Bits7to0.\n10.6.56 PLL_FRACDEN_BY2 Register; R63\nThe Fractional Divider Denominator value forPLL issetbyregisters PLL_FRACDEN_BY2, PLL_FRACDEN_BY1\nandPLL_FRACDEN_BY0.\nBit#Field Type Reset EEPROM Description\n[7:6] RSRVD - - N Reserved.\n[5:0] PLL_DEN[2\n1:16]RW 0x00 Y PLL Fractional Divider Denominator Byte 2.Bits21to16.\n102LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.57 PLL_FRACDEN_BY1 Register; R64\nThe PLL_FRACDEN_BY1 register isdescribed inthefollowing table.\nBit#Field Type Reset EEPROM Description\n[7:0] PLL_DEN[1\n5:8]RW 0x00 Y PLL Fractional Divider Denominator Byte 1.Bits15to8.\n10.6.58 PLL_FRACDEN_BY0 Register; R65\nThe PLL_FRACDEN_BY0 register isdescribed inthefollowing table.\nBit#Field Type Reset EEPROM Description\n[7:0] PLL_DEN[7\n:0]RW 0x00 Y PLL Fractional Divider Denominator Byte 0.Bits7to0.\n10.6.59 PLL_MASHCTRL Register; R66\nThe PLL_MASHCTRL register provides control ofthefractional divider forPLL.\nBit#Field Type Reset EEPROM Description\n[7:4] RSRVD - - N Reserved.\n[3:2] PLL_DTH\nRMODE[1:\n0]RW 0x3 Y Mash Engine dither mode control.\nDITHERMODE Dither Configuration\n0(0x0) Weak\n1(0x1) Medium\n2(0x2) Strong\n3(0x3) Dither Disabled\n[1:0] PLL_ORD\nER[1:0]RW 0x0 Y Mash Engine Order.\nORDER Order Configuration\n0(0x0) Integer Mode Divider\n1(0x1) 1storder\n2(0x2) 2ndorder\n3(0x3) 3rdorder\n10.6.60 PLL_LF_R2 Register; R67\nThe PLL_LF_R2 register controls thevalue ofthePLL Loop Filter R2.\nBit#Field Type Reset EEPROM Description\n[7:6] RSRVD - - N Reserved.\n[5:0] PLL_LF_R2\n[5:0]RW 0x24 Y PLL Loop Filter R2.NOTE: Table below lists commonly used R2values butmore\nselections areavailable.\nPLL_LF_R2[5:0] R2(Ω)\n1(0x01) 236\n2(0x02) 336\n4(0x04) 536\n8(0x08) 735\n32(0x20) 1636\n48(0x30) 2418\n10.6.61 PLL_LF_C1 Register; R68\nThe PLL_LF_C1 register controls thevalue ofthePLL Loop Filter C1.\nBit#Field Type Reset EEPROM Description\n[7:3] RSRVD - - N Reserved.\n[2:0] PLL_LF_C\n1[2:0]RW 0x0 Y PLL Loop Filter C1.The value inpFisgiven by5+50*PLL_LF_C1 (inbinary).\n103LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.62 PLL_LF_R3 Register; R69\nThe PLL_LF_R3 register controls thevalue ofthePLL Loop Filter R3.\nBit#Field Type Reset EEPROM Description\n[7] RSRVD - - N Reserved.\n[6:1] PLL_LF_R\n3[5:0]RW 0x0 Y PLL Loop Filter R3.NOTE: Table below lists commonly used R3values butmore\nselections areavailable.\nPLL_LF_R3[5:0] R3(Ω)\n0(0x00) 18\n2(0x02) 318\n4(0x04) 518\n8(0x08) 717\n16(0x10) 854\n32(0x20) 1654\n64(0x40) 3254\n[0] PLL_LF_I\nNT_FRACRW 0 Y PLL Loop Filter Setting. Setto0forinteger PLL andto1forfractional PLL.\n10.6.63 PLL_LF_C3 Register; R70\nThe PLL_LF_C3 register controls thevalue ofthePLL Loop Filter C3.\nBit#Field Type Reset EEPROM Description\n[7:3] RSRVD - - N Reserved.\n[2:0] PLL_LF_C\n3[2:0]RW 0x0 Y PLL Loop Filter C3.The value inpFisgiven by5*PLL_LF_C3 (inbinary).\n10.6.64 SEC_CTRL Register; R72\nThe SEC_CTRL register controls thevalue oftheSecondary Reference Doubler.\nBit#Field Type Reset EEPROM Description\n[7:6] RSRVD - - N Reserved.\n[5] RSRVD RW 0 Y Reserved.\n[4] SEC_D RW 1 Y Secondary Reference Doubler Enable. IfSEC_D is1theSecondary Input Frequency\nDoubler isenabled.\n[3:0] RSRVD RW 0x8 Y Reserved.\n104LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.65 XO_MARGINING Register; R86\nMargin Control\nBit#Field Type Reset EEPROM Description\n[7] RSRVD - - N Reserved.\n[6:4] MARGIN\n_DIG_ST\nEP[2:0]R 0x0 N Margin Digital Step. MARGIN_DIG_STEP allows thecurrent level ofthemargin selection\npin(GPIO[5]) toberead.\nMARGIN_DIG_STEP Value\n0(0x0) STEP1\n1(0x1) STEP2\n2(0x2) STEP3\n3(0x3) STEP4. (Nominal loading forzero frequency offset\n4(0x4) STEP5\n5(0x5) STEP6\n6(0x6) STEP7\n7(0x7) STEP8\n[3:2] MARGIN\n_OPTIO\nN[1:0]RW 0x0 Y Margin Option Select. The MARGIN_OPTION field defines theoperation oftheFrequency\nMargining asfollows.\nMARGIN_OPTIONS MARGIN Mode\n0(0x0) Margining Enabled when GPIO4 pinislow. GPIO5 pin\nselects thefrequency offset setting (STEP1 toSTEP8).\nWhen GPIO4 pinishigh, STEP4 offset value isselected\ntousethenominal crystal loading.\n1(0x1) Margining Enabled. GPIO5 pinselects thefrequency\noffset setting (STEP1 toSTEP8). GPIO4 pinstate is\nignored.\n2(0x2) Margining Enabled. Frequency offset iscontrolled by\nXOOFFSET_SW register bits(R104 andR105).\n[1:0] RSRVD - - N Reserved.\n10.6.66 XO_OFFSET_GPIO5_STEP_1_BY1 Register; R88\nXOMargining Step 1Offset Value (bits 9-8)\nBit#Field Type Reset EEPROM Description\n[7:2] RSRVD - - N Reserved.\n[1:0] XOOFFSET_ST\nEP1[9:8]RW 0x00 Y XOMargining Step 1Offset Value.\n10.6.67 XO_OFFSET_GPIO5_STEP_1_BY0 Register; R89\nXOMargining Step 1Offset Value (bits 7-0)\nBit#Field Type Reset EEPROM Description\n[7:0] XOOFFSET_ST\nEP1[7:0]RW 0xDE Y XOMargining Step 1Offset Value.\n10.6.68 XO_OFFSET_GPIO5_STEP_2_BY1 Register; R90\nXOMargining Step 1Offset Value (bits 9-8)\nBit#Field Type Reset EEPROM Description\n[7:2] RSRVD - - N Reserved.\n[1:0] XOOFFSET_ST\nEP2[9:8]RW 0x01 Y XOMargining Step 2Offset Value.\n105LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.69 XO_OFFSET_GPIO5_STEP_2_BY0 Register; R91\nXOMargining Step 2Offset Value (bits 7-0)\nBit#Field Type Reset EEPROM Description\n[7:0] XOOFFSET_ST\nEP2[7:0]RW 0x18 Y XOMargining Step 2Offset Value.\n10.6.70 XO_OFFSET_GPIO5_STEP_3_BY1 Register; R92\nXOMargining Step 3Offset Value (bits 9-8)\nBit#Field Type Reset EEPROM Description\n[7:2] RSRVD - - N Reserved.\n[1:0] XOOFFSET_ST\nEP3[9:8]RW 0x01 Y XOMargining Step 3Offset Value.\n10.6.71 XO_OFFSET_GPIO5_STEP_3_BY0 Register; R93\nXOMargining Step 3Offset Value (bits 7-0)\nBit#Field Type Reset EEPROM Description\n[7:0] XOOFFSET_ST\nEP3[7:0]RW 0x4B Y XOMargining Step 3Offset Value.\n10.6.72 XO_OFFSET_GPIO5_STEP_4_BY1 Register; R94\nXOMargining Step 4Offset Value (bits 9-8)\nBit#Field Type Reset EEPROM Description\n[7:2] RSRVD - - N Reserved.\n[1:0] XOOFFSET_ST\nEP4[9:8]RW 0x1 Y XOMargining Step 4Offset Value.\n10.6.73 XO_OFFSET_GPIO5_STEP_4_BY0 Register; R95\nXOMargining Step 4Offset Value (bits 7-0)\nBit#Field Type Reset EEPROM Description\n[7:0] XOOFFSET_ST\nEP4[7:0]RW 0x86 Y XOMargining Step 4Offset Value.\n10.6.74 XO_OFFSET_GPIO5_STEP_5_BY1 Register; R96\nXOMargining Step 5Offset Value (bits 9-8)\nBit#Field Type Reset EEPROM Description\n[7:2] RSRVD - - N Reserved.\n[1:0] XOOFFSET_ST\nEP5[9:8]RW 0x1 Y XOMargining Step 5Offset Value.\n10.6.75 XO_OFFSET_GPIO5_STEP_5_BY0 Register; R97\nXOMargining Step 5Offset Value (bits 7-0)\nBit#Field Type Reset EEPROM Description\n[7:0] XOOFFSET_ST\nEP5[7:0]RW 0xBE Y XOMargining Step 5Offset Value.\n106LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.76 XO_OFFSET_GPIO5_STEP_6_BY1 Register; R98\nXOMargining Step 6Offset Value (bits 9-8)\nBit#Field Type Reset EEPROM Description\n[7:2] RSRVD - - N Reserved.\n[1:0] XOOFFSET_ST\nEP6[9:8]RW 0x1 Y XOMargining Step 6Offset Value.\n10.6.77 XO_OFFSET_GPIO5_STEP_6_BY0 Register; R99\nXOMargining Step 6Offset Value (bits 7-0)\nBit#Field Type Reset EEPROM Description\n[7:0] XOOFFSET_ST\nEP6[7:0]RW 0xFE Y XOMargining Step 6Offset Value.\n10.6.78 XO_OFFSET_GPIO5_STEP_7_BY1 Register; R100\nXOMargining Step 7Offset Value (bits 9-8)\nBit#Field Type Reset EEPROM Description\n[7:2] RSRVD - - N Reserved.\n[1:0] XOOFFSET_ST\nEP7[9:8]RW 0x2 Y XOMargining Step 7Offset Value.\n10.6.79 XO_OFFSET_GPIO5_STEP_7_BY0 Register; R101\nXOMargining Step 7Offset Value (bits 7-0)\nBit#Field Type Reset EEPROM Description\n[7:0] XOOFFSET_ST\nEP7[7:0]RW 0x47 Y XOMargining Step 7Offset Value.\n10.6.80 XO_OFFSET_GPIO5_STEP_8_BY1 Register; R102\nXOMargining Step 8Offset Value (bits 9-8)\nBit#Field Type Reset EEPRO\nMDescription\n[7:2] RSRVD - - N Reserved.\n[1:0] XOOFFSET_ST\nEP8[9:8]RW 0x2 Y XOMargining Step 8Offset Value.\n10.6.81 XO_OFFSET_GPIO5_STEP_8_BY0 Register; R103\nXOMargining Step 8Offset Value (bits 7-0)\nBit#Field Type Reset EEPRO\nMDescription\n[7:0] XOOFFSET_ST\nEP8[7:0]RW 0x9E Y XOMargining Step 8Offset Value.\n10.6.82 XO_OFFSET_SW_BY1 Register; R104\nSoftware Controlled XOMargining Offset Value (bits 9-8).\nBit#Field Type Reset EEPRO\nMDescription\n[7:2] RSRVD - - N Reserved.\n[1:0] XOOFFSET_S\nW[9:8]RW 0x0 Y XOMargining Software Controlled Offset Value.\n107LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.83 XO_OFFSET_SW_BY0 Register; R105\nSoftware Controlled XOMargining Offset Value (bits 7-0).\nBit#Field Type Reset EEPRO\nMDescription\n[7:0] XOOFFSET_S\nW[7:0]RW 0x00 Y XOMargining Software Controlled Offset Value.\n10.6.84 PLL_CTRL2 Register; R117\nThe PLL_CTRL2 register provides control ofPLL. The PLL_CTRL2 register fields aredescribed inthefollowing\ntable.\nBit#Field Type Reset EEPROM Description\n[7] PLL_STRET\nCHRW 0 Y Stretch PFD minimum pump width infractional mode. Avalue of0isrecommended for\nInteger-N PLL andsets thephase detector pulse width to200ps.Avalue of1is\nrecommended forFractional-N PLL andstretches thepulse width toroughly 600ps.\n[6:0] RSRVD - - N Reserved.\n10.6.85 PLL_CTRL3 Register; R118\nThe PLL_CTRL3 register provides control ofPLL. The PLL_CTRL3 register fields aredescribed inthefollowing\ntable.\nBit#Field Type Reset EEPROM Description\n[7:3] RSRVD - - N Reserved.\n[2:0] PLL_DISABL\nE_4TH[2:0]RW 0x3 Y PLL Loop Filter Settings.\nPLL_DISABLE_4TH[2:0] MODE\n0(0x0), 1(0x1), 2(0x2) RESERVED\n3(0x3) 2ndOrder Loop Filter Recommended Setting\nforInteger PLL Mode.\n4(0x4), 5(0x5), 6(0x6) RESERVED\n7(0x7) 3rdOrder Loop Filter Recommended Setting\nforFractional PLL Mode.\n10.6.86 PLL_CALCTRL0 Register; R119\nThe PLL_CALCTRL0 register isdescribed inthefollowing table.\nBit#Field Type Reset EEPROM Description\n[7:4] RSRVD - - N Reserved.\n[3:2] PLL_CLSDW\nAIT[1:0]RW 0x0 Y Closed Loop Wait Period. The CLSDWAIT field sets theclosed loop wait period, in\nperiods ofthealways onclock asfollows. Use 0x1forclock generator mode (>10kHz\nloop bandwidth) and0x3forjitter cleaner mode (<1kHz loop bandwidth).\nCLSDWAIT Analog closed loop VCO stabilization time\n0(0x0) 30µs\n1(0x1) 300µs\n2(0x2) 30ms\n3(0x3) 300ms\n[1:0] PLL_VCOWA\nIT[1:0]RW 0x1 Y VCO Wait Period. Use 0x1forallmodes.\nVCOWAIT VCO stabilization time\n0(0x0) 20µs\n1(0x1) 400µs\n2(0x2) 8000 µs\n3(0x3) 200000 µs\n108LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.87 PLL_CALCTRL1 Register; R120\nThe PLL_CALCTRL1 register isdescribed inthefollowing table.\nBit#Field Type Reset EEPROM Description\n[7:1] RSRVD - - N Reserved.\n[0] PLL_LOOPB\nWRW 0 Y PLL Loop bandwidth Control. When PLL_LOOPBW is1theloop bandwidth ofPLL is\nreduced to200Hz(jitter cleaner mode). When PLL_LOOPBW is0theloop bandwidth of\nPLL issettoitsnormal range (clock generator mode). NOTE: Proper PLL settings must\nbeused (PFD, charge pump, loop filter) with setting thedesired value for\nPLL_LOOPBW.\n10.6.88 NVMCNT Register; R136\nThe NVMCNT register isintended toreflect thenumber ofon-chip EEPROM Erase/Program cycles that have\ntaken place inEEPROM. The count isautomatically incremented byhardware andstored inEEPROM.\nBit#Field Type Reset EEPROM Description\n[7:0] NVMCNT[7:0\n]R 0x00 Y EEPROM Program Count. The NVMCNT increments automatically after every EEPROM\nErase/Program Cycle. The NVMCNT value isretreived automatically after reset, after a\nEEPROM Commit operation orafter aErase/Program cycle. The NVMCNT register will\nincrement until itreaches itsmaximum value of255after which nofurther increments will\ntake place.\n10.6.89 NVMCTL Register; R137\nThe NVMCTL register allows control oftheon-chip EEPROM Memories.\nBit#Field Type Reset EEPROM Description\n[7] RSRVD - - N Reserved.\n[6] REGCOMMI\nTRWS\nC0 N REG Commit toEEPROM SRAM Array. The REGCOMMIT bitisused toinitiate a\ntransfer from theon-chip registers back tothecorresponding location intheEEPROM\nSRAM Array. The REGCOMMIT bitisautomatically cleared to0when thetransfer is\ncomplete. The particular page ofSRAM used asthedestination forthetransfer is\nselected bytheREGCOMMIT_PAGE register.\n[5] NVMCRCE\nRRR 0 N EEPROM CRC Error Indication. The NVMCRCERR bitissetto1ifaCRC Error has\nbeen detected when reading back from on-chip EEPROM during device configuration.\n[4] NVMAUTO\nCRCRW 1 N EEPROM Automatic CRC. When NVMAUTOCRC is1then theEEPROM Stored CRC\nbyte isautomatically calculated whenever anEEPROM program takes place.\n[3] NVMCOMM\nITRWS\nC0 N EEPROM Commit toRegisters. The NVMCOMMIT bitisused toinitiate atransfer ofthe\non-chip EEPROM contents tointernal registers. The transfer happens automatically after\nreset orwhen NVMCOMMIT issetto1.The NVMCOMMIT bitisautomatically cleared to\n0.The I2Cregisters cannot beread while aEEPROM Commit operation istaking place.\nThe NVMCOMMIT operation canonly carried outwhen theAlways OnClock isactive.\nThe Always OnClock canbekept running after lock bysetting theAONAFTERLOCK bit.\n[2] NVMBUSY R 0 N EEPROM Program Busy Indication. The NVMBUSY bitis1during anon-chip EEPROM\nErase/Program cycle. While NVMBUSY is1theon-chip EEPROM cannot beaccessed.\n[1] RSRVD RWS\nC0 N Reserved.\n[0] NVMPROG RWS\nC0 N EEPROM Program Start. The NVMPROG bitisused tobegin anon-chip EEPROM\nErase/Program cycle. The Erase/Program cycle isonly initiated iftheimmediately\npreceding I2Ctransaction was awrite totheNVMUNLK register with theappropriate\ncode. The NVMPROG bitisautomatically cleared to0.The EEPROM Erase/Program\noperation takes around 230ms.\n10.6.90 NVMLCRC Register; R138\nThe NVMLCRC register holds theLive CRC byte thathasbeen calculated while reading on-chip EEPROM.\nBit#Field Type Reset EEPROM Description\n[7:0] NVMLCRC[\n7:0]R 0x00 N EEPROM Live CRC.\n109LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.91 MEMADR_BY1 Register; R139\nThe MEMADR_BY1 register holds theMSB ofthestarting address foron-chip SRAM orEEPROM access.\nBit#Field Type Reset EEPROM Description\n[7:4] RSRVD - - N Reserved.\n[3:0] MEMADR[1\n1:8]RW 0x0 N Memory Address. The MEMADR value determines thestarting address foraccess tothe\non-chip memories. The on-chip memories andthecorresponding address ranges are\nlisted below. The data from theselected address isthen accessed using oneofthedata\nregisters listed below.\nMEMORY MEMADR Range Data Register\nEEPROM EEPROM-\nArrayMEMADR[8:0] NVMDAT\nEEPROM SRAM-\nArrayMEMADR[8:0] RAMDAT\nROM-Array MEMADR[11:0] ROMDAT\n10.6.92 MEMADR_BY0 Register; R140\nThe MEMADR_BY0 register holds thelower 8-bits ofthestarting address foron-chip SRAM orEEPROM access.\nBit#Field Type Reset EEPROM Description\n[7:0] MEMADR[7:\n0]RW 0x00 N Memory Address.\n10.6.93 NVMDAT Register; R141\nThe NVMDAT register returns the on-chip EEPROM contents from the starting address specified bythe\nMEMADR register.\nBit#Field Type Reset EEPROM Description\n[7:0] NVMDAT[7:\n0]R 0x00 N EEPROM Read Data. The firsttime anI2Cread transaction accesses theNVMDAT\nregister address, either because itwas explicitly targeted orbecause theaddress was\nauto-incremented, theread transaction willreturn theEEPROM data located atthe\naddress specified bytheMEMADR register. Any additional read\'s which arepart ofthe\nsame transaction willcause theEEPROM address tobeincremented andthenext\nEEPROM data byte willbereturned. The I2Caddress willnolonger beauto-\nincremented, thatis,theI2Caddress willbelocked totheNVMDAT register after thefirst\naccess. Access totheNVMDAT register willterminate attheendofthecurrent I2C\ntransaction.\n10.6.94 RAMDAT Register; R142\nThe RAMDAT register provides read and write access totheSRAM that forms part oftheon-chip EEPROM\nmodule.\nBit#Field Type Reset EEPRO\nMDescription\n[7:0] RAMDAT[7:\n0]RW 0x00 N RAM Read/Write Data. The firsttime anI2Cread orwrite transaction accesses the\nRAMDAT register address, either because itwas explicitly targeted orbecause the\naddress was auto-incremented, aread transaction willreturn theRAM data located atthe\naddress specified bytheMEMADR register andawrite transaction willcause thecurrent\nI2Cdata tobewritten totheaddress specified bytheMEMADR register. Any additional\naccesses which arepart ofthesame transaction willcause theRAM address tobe\nincremented andaread orwrite access willtake place tothenext SRAM address. The\nI2Caddress willnolonger beauto-incremented, thatis,theI2Caddress willbelocked to\ntheRAMDAT register after thefirstaccess. Access totheRAMDAT register will\nterminate attheendofthecurrent I2Cstransaction.\n110LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.95 ROMDAT Register; R143\nThe romdat register provides read totheon-chip ROM module.\nBit#Field Type Reset EEPRO\nMDescription\n[7:0] ROMDAT[7:\n0]R 0x00 N ROM Read Data. The firsttime anI2Cread orwrite transaction accesses theromdat\nregister address, either because itwas explicitly targeted orbecause theaddress was\nauto-incremented, aread transaction willreturn theROM data located attheaddress\nspecified bytheMEMADR register. Any additional accesses which arepart ofthesame\ntransaction willcause theROM address tobeincremented andaread access willtake\nplace tothenext ROM address. The I2Caddress willnolonger beauto-incremented, that\nis,theI2Caddress willbelocked totheromdat register after thefirstaccess. Access to\ntheROMDAT register willterminate attheendofthecurrent I2Ctransaction.\n10.6.96 NVMUNLK Register; R144\nThe NVMUNLK register provides arudimentary level ofprotection toprevent inadvertent programming oftheon-\nchip EEPROM.\nBit#Field Type Reset EEPRO\nMDescription\n[7:0] NVMUNLK[\n7:0]RW 0x0 N EEPROM Prog Unlock. The NVMUNLK register must bewritten immediately prior to\nsetting theNVMPROG bitofregister NVMCTL, otherwise theErase/Program cycle will\nnotbetriggered. NVMUNLK must bewritten with avalue of0xEA.\n10.6.97 REGCOMMIT_PAGE Register; R145\nThe REGCOMMIT_PAGE register determines theregion oftheEEPROM/SRAM array that ispopulated bythe\nREGCOMMIT operation.\nBit#Field Type Reset EEPRO\nMDescription\n[7:4] RSRVD - - N Reserved.\n[3:0] REGCOMM\nIT_PG[3:0]RW 0x0 N Register Commit Page (1of6available pages thatcanbeselected bytheGPIO[3:2] pins\nfordefault powerup state. NOTE: Valid page values are0to5.Donotuseother values.)\n10.6.98 XOCAPCTRL_BY1 Register; R199\nThe XOCAPCTRL_BY1 and XOCAPCTRL_BY0 registers allow read-back ofthe XOCAPCTRL value that\ndisplays theon-chip load capacitance selected forthecrystal.\nBit# Field Type Reset EEPRO\nMDescription\n[7:2] RSRVD - - N Reserved.\n[1:0] XO_CAP_\nCTRL[9:8]R 0x0 N XOCAP CTRL register.\n10.6.99 XOCAPCTRL_BY0 Register; R200\nThe XOCAPCTRL_BY1 and XOCAPCTRL_BY0 registers allow read-back ofthe XOCAPCTRL value that\ndisplays theon-chip load capacitance selected forthecrystal.\nBit# Field Type Reset EEPRO\nMDescription\n[7:0] XO_CAP_C\nTRL[7:0]R 0x00 N XOCAP CTRL register.\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n111\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.6.100 EEPROM Map\nThe EEPROM map isshown inthetable below. There are6EEPROM pages and thecommon EEPROM bitsareshown first. Any bitthat islabeled as\n"RSRVD" should bewritten with a0.\nByte # Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n0 RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD 1\n1 RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n2 RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n3 RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n4 NVMSCRC[7] NVMSCRC[6] NVMSCRC[5] NVMSCRC[4] NVMSCRC[3] NVMSCRC[2] NVMSCRC[1] NVMSCRC[0]\n5 NVMCNT[7] NVMCNT[6] NVMCNT[5] NVMCNT[4] NVMCNT[3] NVMCNT[2] NVMCNT[1] NVMCNT[0]\n11 SLAVEADR_GPIO\n1_SW[7]SLAVEADR_GPIO1_\nSW[6]SLAVEADR_GPIO1_\nSW[5]SLAVEADR_GPIO1_\nSW[4]SLAVEADR_GPIO1_\nSW[3]RSRVD RSRVD RSRVD\n12 EEREV[7] EEREV[6] EEREV[5] EEREV[4] EEREV[3] EEREV[2] EEREV[1] EEREV[0]\n13 SYNC_AUTO SYNC_MUTE AONAFTERLOCK PLLSTRTMODE AUTOSTRT LOL_MASK LOS_MASK CAL_MASK\n14 1 1 1 SECTOPRI_MASK 1 LOL_POL LOS_POL CAL_POL\n15 RSRVD RSRVD RSRVD SECTOPRI_POL RSRVD INT_AND_OR INT_EN STAT1_SHOOT_T\nHRU_LIMIT\n16 STAT0_SHOOT_T\nHRU_LIMITRSRVD RSRVD STAT1_OPEND STAT0_OPEND CH3_MUTE_LVL[1] CH3_MUTE_LVL[0] CH2_MUTE_LVL[1\n]\n17 CH2_MUTE_LVL[0\n]CH1_MUTE_LVL[1] CH1_MUTE_LVL[0] CH0_MUTE_LVL[1] CH0_MUTE_LVL[0] CH7_MUTE_LVL[1] CH7_MUTE_LVL[0] CH6_MUTE_LVL[1\n]\n18 CH6_MUTE_LVL[0\n]CH5_MUTE_LVL[1] CH5_MUTE_LVL[0] CH4_MUTE_LVL[1] CH4_MUTE_LVL[0] CH_7_MUTE CH_6_MUTE CH_5_MUTE\n19 CH_4_MUTE CH_3_MUTE CH_2_MUTE CH_1_MUTE CH_0_MUTE STATUS1_MUTE STATUS0_MUTE DIV_7_DYN_DLY\n20 DIV_6_DYN_DLY DIV_5_DYN_DLY DIV_4_DYN_DLY DIV_23_DYN_DLY DIV_01_DYN_DLY DETECT_MODE_SE\nC[1]DETECT_MODE_SE\nC[0]DETECT_MODE_\nPRI[1]\n21 DETECT_MODE_\nPRI[0]LVL_SEL_SEC[1] LVL_SEL_SEC[0] LVL_SEL_PRI[1] LVL_SEL_PRI[0] RSRVD RSRVD RSRVD\n22 RSRVD RSRVD RSRVD XOOFFSET_STEP1[\n9]XOOFFSET_STEP1[\n8]XOOFFSET_STEP1[\n7]XOOFFSET_STEP1[\n6]XOOFFSET_STEP\n1[5]\n23 XOOFFSET_STEP\n1[4]XOOFFSET_STEP1[\n3]XOOFFSET_STEP1[\n2]XOOFFSET_STEP1[\n1]XOOFFSET_STEP1[\n0]XOOFFSET_STEP2[\n9]XOOFFSET_STEP2[\n8]XOOFFSET_STEP\n2[7]\n24 XOOFFSET_STEP\n2[6]XOOFFSET_STEP2[\n5]XOOFFSET_STEP2[\n4]XOOFFSET_STEP2[\n3]XOOFFSET_STEP2[\n2]XOOFFSET_STEP2[\n1]XOOFFSET_STEP2[\n0]XOOFFSET_STEP\n3[9]\n25 XOOFFSET_STEP\n3[8]XOOFFSET_STEP3[\n7]XOOFFSET_STEP3[\n6]XOOFFSET_STEP3[\n5]XOOFFSET_STEP3[\n4]XOOFFSET_STEP3[\n3]XOOFFSET_STEP3[\n2]XOOFFSET_STEP\n3[1]\n26 XOOFFSET_STEP\n3[0]XOOFFSET_STEP5[\n9]XOOFFSET_STEP5[\n8]XOOFFSET_STEP5[\n7]XOOFFSET_STEP5[\n6]XOOFFSET_STEP5[\n5]XOOFFSET_STEP5[\n4]XOOFFSET_STEP\n5[3]\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n112\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedByte # Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n27 XOOFFSET_STEP\n5[2]XOOFFSET_STEP5[\n1]XOOFFSET_STEP5[\n0]XOOFFSET_STEP6[\n9]XOOFFSET_STEP6[\n8]XOOFFSET_STEP6[\n7]XOOFFSET_STEP6[\n6]XOOFFSET_STEP\n6[5]\n28 XOOFFSET_STEP\n6[4]XOOFFSET_STEP6[\n3]XOOFFSET_STEP6[\n2]XOOFFSET_STEP6[\n1]XOOFFSET_STEP6[\n0]XOOFFSET_STEP7[\n9]XOOFFSET_STEP7[\n8]XOOFFSET_STEP\n7[7]\n29 XOOFFSET_STEP\n7[6]XOOFFSET_STEP7[\n5]XOOFFSET_STEP7[\n4]XOOFFSET_STEP7[\n3]XOOFFSET_STEP7[\n2]XOOFFSET_STEP7[\n1]XOOFFSET_STEP7[\n0]XOOFFSET_STEP\n8[9]\n30 XOOFFSET_STEP\n8[8]XOOFFSET_STEP8[\n7]XOOFFSET_STEP8[\n6]XOOFFSET_STEP8[\n5]XOOFFSET_STEP8[\n4]XOOFFSET_STEP8[\n3]XOOFFSET_STEP8[\n2]XOOFFSET_STEP\n8[1]\n31 XOOFFSET_STEP\n8[0]XOOFFSET_SW[9] XOOFFSET_SW[8] XOOFFSET_SW[7] XOOFFSET_SW[6] XOOFFSET_SW[5] XOOFFSET_SW[4] XOOFFSET_SW[3\n]\n32 XOOFFSET_SW[2\n]XOOFFSET_SW[1] XOOFFSET_SW[0] RSRVD RSRVD 1 RSRVD 1\n33 1 RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD 1\n34 1 RSRVD RSRVD 1 1 RSRVD RSRVD RSRVD\n35 RSRVD RSRVD RSRVD 1 1 RSRVD RSRVD 1\n36 RSRVD 1 RSRVD 1 RSRVD RSRVD 1 RSRVD\n37 RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n38 RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\nEEPROM_PAGE=0, 1,2,3,4,5\n39,90,\n141, 192,\n243, 294RSRVD OUT_0_SEL[1] OUT_0_SEL[0] OUT_0_MODE1[1] OUT_0_MODE1[0] OUT_0_MODE2[1] OUT_0_MODE2[0] OUT_1_SEL[1]\n40,91,\n142, 193,\n244, 295OUT_1_SEL[0] OUT_1_MODE1[1] OUT_1_MODE1[0] OUT_1_MODE2[1] OUT_1_MODE2[0] OUT_0_1_DIV[7] OUT_0_1_DIV[6] OUT_0_1_DIV[5]\n41,92,\n143, 194,\n245, 296OUT_0_1_DIV[4] OUT_0_1_DIV[3] OUT_0_1_DIV[2] OUT_0_1_DIV[1] OUT_0_1_DIV[0] RSRVD OUT_2_SEL[1] OUT_2_SEL[0]\n42,93,\n144, 195,\n246, 297OUT_2_MODE1[1] OUT_2_MODE1[0] OUT_2_MODE2[1] OUT_2_MODE2[0] OUT_3_SEL[1] OUT_3_SEL[0] OUT_3_MODE1[1] OUT_3_MODE1[0]\n43,94,\n145, 196,\n247, 298OUT_3_MODE2[1] OUT_3_MODE2[0] OUT_2_3_DIV[7] OUT_2_3_DIV[6] OUT_2_3_DIV[5] OUT_2_3_DIV[4] OUT_2_3_DIV[3] OUT_2_3_DIV[2]\n44,95,\n146, 197,\n248, 299OUT_2_3_DIV[1] OUT_2_3_DIV[0] CH_4_MUX[1] CH_4_MUX[0] OUT_4_SEL[1] OUT_4_SEL[0] OUT_4_MODE1[1] OUT_4_MODE1[0]\n45,96,\n147, 198,\n249, 300OUT_4_MODE2[1] OUT_4_MODE2[0] OUT_4_DIV[7] OUT_4_DIV[6] OUT_4_DIV[5] OUT_4_DIV[4] OUT_4_DIV[3] OUT_4_DIV[2]\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n113\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedByte # Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n46,97,\n148, 199,\n250, 301OUT_4_DIV[1] OUT_4_DIV[0] CH_5_MUX[1] CH_5_MUX[0] OUT_5_SEL[1] OUT_5_SEL[0] OUT_5_MODE1[1] OUT_5_MODE1[0]\n47,98,\n149, 200,\n251, 302OUT_5_MODE2[1] OUT_5_MODE2[0] OUT_5_DIV[7] OUT_5_DIV[6] OUT_5_DIV[5] OUT_5_DIV[4] OUT_5_DIV[3] OUT_5_DIV[2]\n48,99,\n150, 201,\n252, 303OUT_5_DIV[1] OUT_5_DIV[0] CH_6_MUX[1] CH_6_MUX[0] OUT_6_SEL[1] OUT_6_SEL[0] OUT_6_MODE1[1] OUT_6_MODE1[0]\n49,100,\n151, 202,\n253, 304OUT_6_MODE2[1] OUT_6_MODE2[0] OUT_6_DIV[7] OUT_6_DIV[6] OUT_6_DIV[5] OUT_6_DIV[4] OUT_6_DIV[3] OUT_6_DIV[2]\n50,101,\n152, 203,\n254, 305OUT_6_DIV[1] OUT_6_DIV[0] CH_7_MUX[1] CH_7_MUX[0] OUT_7_SEL[1] OUT_7_SEL[0] OUT_7_MODE1[1] OUT_7_MODE1[0]\n51,102,\n153, 204,\n255, 306OUT_7_MODE2[1] OUT_7_MODE2[0] OUT_7_DIV[7] OUT_7_DIV[6] OUT_7_DIV[5] OUT_7_DIV[4] OUT_7_DIV[3] OUT_7_DIV[2]\n52,103,\n154, 205,\n256, 307OUT_7_DIV[1] OUT_7_DIV[0] RSRVD RSRVD PLLCMOSPREDIV[1\n]PLLCMOSPREDIV[0\n]STATUS1MUX[1] STATUS1MUX[0]\n53,104,\n155, 206,\n257, 308STATUS0MUX[1] STATUS0MUX[0] CMOSDIV0[7] CMOSDIV0[6] CMOSDIV0[5] CMOSDIV0[4] CMOSDIV0[3] CMOSDIV0[2]\n54,105,\n156, 207,\n258, 309CMOSDIV0[1] CMOSDIV0[0] RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n55,106,\n157, 208,\n259, 310RSRVD RSRVD CH_7_PREDRVR CH_6_PREDRVR CH_5_PREDRVR CH_4_PREDRVR CH_3_PREDRVR CH_2_PREDRVR\n56,107,\n158, 209,\n260, 311CH_1_PREDRVR CH_0_PREDRVR STATUS1SLEW[1] STATUS1SLEW[0] STATUS0SLEW[1] STATUS0SLEW[0] SECBUFSEL[1] SECBUFSEL[0]\n57,108,\n159, 210,\n261, 312PRIBUFSEL[1] PRIBUFSEL[0] RSRVD RSRVD INSEL_PLL[1] INSEL_PLL[0] CLKMUX_BYPASS RSRVD\n58,109,\n160, 211,\n262, 313RSRVD RSRVD RSRVD SECBUFGAIN PRIBUFGAIN PLLRDIV[2] PLLRDIV[1] PLLRDIV[0]\n59,110,\n161, 212,\n263, 314PLLMDIV[4] PLLMDIV[3] PLLMDIV[2] PLLMDIV[1] PLLMDIV[0] RSRVD RSRVD RSRVD\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n114\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedByte # Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n60,111,\n162, 213,\n264, 315RSRVD RSRVD RSRVD RSRVD RSRVD PLL_P[2] PLL_P[1] PLL_P[0]\n61,112,\n163, 214,\n265, 316PLL_SYNC_EN PLL_PDN RSRVD PRI_D PLL_CP[3] PLL_CP[2] PLL_CP[1] PLL_CP[0]\n62,113,\n164, 215,\n266, 317PLL_NDIV[11] PLL_NDIV[10] PLL_NDIV[9] PLL_NDIV[8] PLL_NDIV[7] PLL_NDIV[6] PLL_NDIV[5] PLL_NDIV[4]\n63,114,\n165, 216,\n267, 318PLL_NDIV[3] PLL_NDIV[2] PLL_NDIV[1] PLL_NDIV[0] PLL_NUM[21] PLL_NUM[20] PLL_NUM[19] PLL_NUM[18]\n64,115,\n166, 217,\n268, 319PLL_NUM[17] PLL_NUM[16] PLL_NUM[15] PLL_NUM[14] PLL_NUM[13] PLL_NUM[12] PLL_NUM[11] PLL_NUM[10]\n65,116,\n167, 218,\n269, 320PLL_NUM[9] PLL_NUM[8] PLL_NUM[7] PLL_NUM[6] PLL_NUM[5] PLL_NUM[4] PLL_NUM[3] PLL_NUM[2]\n66,117,\n168, 219,\n270, 321PLL_NUM[1] PLL_NUM[0] PLL_DEN[21] PLL_DEN[20] PLL_DEN[19] PLL_DEN[18] PLL_DEN[17] PLL_DEN[16]\n67,118,\n169, 220,\n271, 322PLL_DEN[15] PLL_DEN[14] PLL_DEN[13] PLL_DEN[12] PLL_DEN[11] PLL_DEN[10] PLL_DEN[9] PLL_DEN[8]\n68,119,\n170, 221,\n272, 323PLL_DEN[7] PLL_DEN[6] PLL_DEN[5] PLL_DEN[4] PLL_DEN[3] PLL_DEN[2] PLL_DEN[1] PLL_DEN[0]\n69,120,\n171, 222,\n273, 324PLL_DTHRMODE[\n1]PLL_DTHRMODE[0] PLL_ORDER[1] PLL_ORDER[0] PLL_LF_R2[5] PLL_LF_R2[4] PLL_LF_R2[3] PLL_LF_R2[2]\n70,121,\n172, 223,\n274, 325PLL_LF_R2[1] PLL_LF_R2[0] PLL_LF_C1[2] PLL_LF_C1[1] PLL_LF_C1[0] PLL_LF_R3[6] PLL_LF_R3[5] PLL_LF_R3[4]\n71,122,\n173, 224,\n275, 326PLL_LF_R3[3] PLL_LF_R3[2] PLL_LF_R3[1] PLL_LF_R3[0] PLL_LF_C3[2] PLL_LF_C3[1] PLL_LF_C3[0] RSRVD\n72,123,\n174, 225,\n276, 327RSRVD RSRVD RSRVD 1 RSRVD SEC_D RSRVD RSRVD\n73,124,\n175, 226,\n277, 328RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\nLMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\n115\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedByte # Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n74,125,\n176, 227,\n278, 329RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n75,126,\n177, 228,\n279, 330RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n76,127,\n178, 229,\n280, 331RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n77,128,\n179, 230,\n281, 332RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n78,129,\n180, 231,\n282, 333RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n79,130,\n181, 232,\n283, 334RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n80,131,\n182, 233,\n284, 335RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n81,132,\n183, 234,\n285, 336RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n82,133,\n184, 235,\n286, 337RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD RSRVD\n83,134,\n185, 236,\n287, 338RSRVD MARGIN_OPTION[1] MARGIN_OPTION[0] STAT0_SEL[3] STAT0_SEL[2] STAT0_SEL[1] STAT0_SEL[0] STAT0_POL\n84,135,\n186, 237,\n288, 339STAT1_SEL[3] STAT1_SEL[2] STAT1_SEL[1] STAT1_SEL[0] STAT1_POL DETECT_BYP TERM2GND_SEC TERM2GND_PRI\n85,136,\n187, 238,\n289, 340DIFFTERM_SEC DIFFTERM_PRI AC_MODE_SEC AC_MODE_PRI CMOSCHPWDN CH7PWDN CH6PWDN CH5PWDN\n86,137,\n188, 239,\n290, 341CH4PWDN CH23PWDN CH01PWDN PLL_STRETCH PLL_DISABLE_4TH[\n2]PLL_DISABLE_4TH[\n1]PLL_DISABLE_4TH[\n0]PLL_CLSDWAIT[1]\n87,138,\n189, 240,\n291, 342PLL_CLSDWAIT[0] PLL_VCOWAIT[1] PLL_VCOWAIT[0] PLL_LOOPBW RSRVD RSRVD 1 1\nLMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\n116\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedByte # Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n88,139,\n190, 241,\n292, 343RSRVD RSRVD RSRVD RSRVD RSRVD XOOFFSET_STEP4[\n9]XOOFFSET_STEP4[\n8]XOOFFSET_STEP\n4[7]\n89,140,\n191, 242,\n293, 344XOOFFSET_STEP\n4[6]XOOFFSET_STEP4[\n5]XOOFFSET_STEP4[\n4]XOOFFSET_STEP4[\n3]XOOFFSET_STEP4[\n2]XOOFFSET_STEP4[\n1]XOOFFSET_STEP4[\n0]SECONSWITCH\n   \n 156.25 MHz (4x)\n25 MHzOsc25-MHz\ncrystal\n33 MHzLow-jitter PHY ref \nclocks\nUp to ±50 ppm \nfrequency \nmargining with \npullable crystalPLL\n5 GHzCLK \nDist.10G PHY\nCPLD\nCPU\n156.25 MHz\n125 MHz\n100 MHz\n33 MHzOscLow-jitter PHY \nref clocks\n25-MHz\ncrystal25 MHz (buffered)\nUp to ±50 ppm \nfrequency \nmargining with \npullable crystalPLL\n5 GHz10G \nPHY\n1G \nPHY\nPCIe\nCPU/\nNPUCPLD\nCLK \nDist.\n117LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated11Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n11.1 Application Information\nThe LMK03318 isanultra-low jitter clock generator that canbeused toprovide reference clocks forhigh-speed\nserial links resulting inimproved system performance. The LMK03318 also supports avariety offeatures that\naids thehardware designer during thesystem debug andvalidation phase.\n11.2 Typical Applications\n11.2.1 Application Block Diagram Examples\nFigure 76.10GbEthernet Switch/Router Line Card\nFigure 77.10-Gb Ethernet Switch\n 155.52 MHz (4x)Low-jitter PHY ref \nclocks\n19.44-MHz\nBackplane\nFrom DPLLPLL\n4.97664 GHzSTM-\n64CLK \nDist.\n16G\nFC8G\nFC  \n16G\nFC106.25 MHz (2x)\n132.8125 MHz (2x)\nLow-jitter PHY \nref clocksUp to ±50 ppm \nfrequency \nmargining with \npullable crystal25-MHz\ncrystalCPLD25 MHz\nPLL (Frac)\n5.3125 GHzOsc10G \nPHY156.25 MHz (2x) 10G \nPHY\n8G\nFCCLK \nDist.\n118LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 78.Storage Area Network With Fibre Channel Over Ethernet (FCoE)\nFigure 79.SDH Line Card\n11.2.2 Jitter Considerations inSerdes Systems\nJitter-sensitive applications such as10Gbps or100Gbps Ethernet, deploy aserial linkutilizing aserializer inthe\ntransmit section (TX) and aDe-serializer inthereceive section (RX). These SERDES blocks aretypically\nembedded inanASIC orFPGA. Estimating theclock jitter impact onthelinkbudget requires understanding of\ntheTXPLL bandwidth andtheRXCDR bandwidth.\nAscan beseen inFigure 80,thepass band region between theTXlowpass cutoff and RXhigh pass cutoff\nfrequencies istherange over which thereference clock jitter adds without anyattenuation tothejitter budget of\nthelink. Outside ofthese frequencies, theSERDES linkwillattenuate thereference clock jitter with a20dB/dec\noreven steeper roll-off. Modern ASIC orFPGA designs have some flexibility ondeciding theoptimal RXCDR\nbandwidth and TXPLL bandwidth. These bandwidths aretypically setbased onwhat isachievable intheASIC\norFPGA process node, without increasing design complexity, and onanyjitter tolerance orwander specification\nthatmust bemet, asrelated totheRXCDR bandwidth.\nThe overall allowable jitter inaserial link isdictated byIEEE orother relevant standards. For example,\nIEEE802.3ba states that themaximum transmit jitter (peak-peak) for10Gbps Ethernet should benomore than\n0.28 *UIandthisequates toa27.1516 ps,p-pfortheoverall allowable transmit jitter.\nThe jitter contributing elements aremade upofthereference clock, generated potentially from adevice like\nLMK03318, thetransmit medium, transmit driver etc. Only aportion oftheoverall allowable transmit jitter is\nallocated tothereference clock, typically 20% orlower. Therefore, theallowable reference clock jitter, fora20%\nclock jitter budget, is5.43 ps,p-p.\nJitter inareference clock ismade upofdeterministic jitter (arising from spurious signals due tosupply noise or\nmixing from other outputs orfrom thereference input) and random jitter (usually due tothermal noise and other\nuncorrelated noise sources). Atypical clock tree inaserial linksystem consists ofclock generators and fanout\nbuffers. The allowable reference clock jitter of5.43 ps,p-pisneeded attheoutput ofthefanout buffer. Modern\nfanout buffers have lowadditive random jitter (less than 100 fs,rms) with nosubstantial contribution tothe\ndeterministic jitter. Therefore, theclock generator and fanout buffer contribute totherandom jitter while the\nprimary contributor tothedeterministic jitter istheclock generator. Rule ofthumb, formodern clock generators, is\ntoallocate 25% ofallowable reference clock jitter tothedeterministic jitter and 75% totherandom jitter. This\n119LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Applications (continued)\namounts toanallowable deterministic jitter of1.36 ps,p-pand anallowable random jitter of4.07 ps,p-p. For\nserial linksystems that need tomeet aBER of10–12,theallowable random jitter inroot-mean-square is0.29 ps,\nrms. This iscalculated bydividing thep-pjitter by14foraBER of10–12.Accounting forrandom jitter from the\nfanout buffer, therandom jitter needed from theclock generator is0.27 ps,rms. This iscalculated bytheroot-\nmean-square subtraction from thedesired jitter atthefanout buffer\'s output assuming 100fs,rmsofadditive jitter\nfrom thefanout buffer.\nWith careful frequency planning techniques, likespur optimization (covered intheSpur Mitigation Techniques\nsection) and on-chip LDOs tosuppress supply noise, theLMK03318 isable togenerate clock outputs with\ndeterministic jitter that isbelow 1ps,p-pand random jitter that isbelow 0.2ps,rms. This gives theserial link\nsystem with additional margin ontheallowable transmit jitter resulting inaBER better than 10–12.\nRX\nDeserializerTX\nSerializer\nTX PLL\nRef ClkParallel \nData\nJitter Transfer (on clock)\nF1 = TX_PLL_BWmaxHTXPLL(f)Sampler\nCDRParallel \nData\nRecovered \nClockSerialized clock/data\nJitter Tolerance (on data)\nF2 = RX_CDR_BWminHRXCDR(f)Jitter Transfer (on clock)\nF2 = RX_CDR_BWminHRXCDR(f)\nJitter Tolerance (on data)H(f)\nF2\nSoC trend: \nIncrease stop band\nLess % of jitter budget\nJitter Transfer (on clock)\nF1H(f)\nF2\nSoC trend: \nDecrease stop band\nImproved LO design\n120LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 80.Dependence ofClock Jitter inSerial Links\nRX\nDeserializerTX\nSerializer\nTX PLL\nRef ClkParallel \nDataSampler\nCDRParallel \nDataRecovered \nClockSerialized clock/data\n+/- 100 ppmPost Processing\nw/ clock \ncompensation\nRef Clk\nWrite\nPointerRead\nPointerElastic Buffer\n(clock compensation)\nFIFO\ncircular\nLatency+/- 100 ppm\n121LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Applications (continued)\n11.2.3 Frequency Margining\n11.2.3.1 Fine Frequency Margining\nIEEE802.3 dictates that Ethernet frames stay compliant tothestandard specifications when clocked with a\nreference clock that iswithin ±100 ppm ofitsnominal frequency. Intheworst case, anRXnode with itslocal\nreference clock at–100 ppm from itsnominal frequency should beable towork seamlessly with aTXnode that\nhasitsown local reference clock at+100 ppm from itsnominal frequency. Without anyclock compensation on\ntheRXnode, theread pointer willseverely lagbehind thewrite pointer and cause FIFO overflow errors. Onthe\ncontrary, when theRXnode ’slocal clock operates at100 ppm from itsnominal frequency and theTXnode ’s\nlocal clock operates at–100 ppm from itsnominal frequency, FIFO underflow errors occur without any clock\ncompensation.\nToprevent such overflow and underflow errors from occuring, modern ASICs and FGPAs include aclock\ncompensation scheme thatintroduces elastic buffers. Such asystem, shown inFigure 80,isvalidated thoroughly\nduring thevalidation phase byinterfacing slower nodes with faster ones and ensuring compliance toIEEE802.3.\nThe LMK03318 provides theability tofinetune thefrequency ofitsoutputs based onchanging itson-chip load\ncapacitance when operated with acrystal input. This finetuning canbedone through I2Corthrough theGPIO5\npinasdescribed inCrystal Input Interface (SEC_REF) .Atotal of±50ppm frequency tuning isachievable when\nusing pullable crystals whose C0/C1 ratio isless than 250. The change inload capacitance isimplemented ina\nmanner such thattheoutputs oftheLMK03318 undergo asmooth monotic change infrequency.\nFigure 81.System Implementation with Clock Compensation forStandards Compliance\n11.2.3.2 Coarse Frequency Margining\nCertain systems require theprocessors tobetested atclock frequencies thatareslower orfaster by5%or10%.\nThe LMK03318 offers theability tochange itsoutput dividers forthedesired change from itsnominal output\nfrequency without resulting inanyglitches (asexplained inHigh-Speed Output Divider ).\n122LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Applications (continued)\n11.2.4 Design Requirements\nConsider atypical wired communications application, likeatop-of-rack switch, which needs toclock high data\nrate 10Gbps or100 Gbps Ethernet PHYs and other macros likePCI Express, Fast Ethernet and CPLD. For\nsuch asynchronous systems, thereference input canbeacrystal. Insuch systems, theclocks areexpected to\nbeavailable upon powerup without theneed forany device-level programming. Anexample oftheclock input\nandoutput requirements is:\n•Clock Input:\n–25-MHz crystal\n•Clock Outputs:\n–2x156.25-MHz clock foruplink 10.3125 Gbps, LVPECL\n–2x125-MHz clock fordownlink 3.125 Gbps, LVPECL\n–2x100-MHz clock forPCIExpress, HCSL\n–1x25-MHz clock forFast Ethernet, LVDS\n–2x33.3333-MHz clock forCPLD, 1.8-V LVCMOS\nThe section below describes thedetailed design procedure togenerate therequired output frequencies forthe\nabove scenario using LMK03318.\n11.2.4.1 Detailed Design Procedure\nDesign ofallaspects oftheLMK03318 isquite involved, and software support isavailable toassist inpart\nselection, part programming, loop filter design, and phase-noise simulation. This design procedure willgive a\nquick outline oftheprocess.\n1.Device Selection\n–The first step tocalculate thespecified VCO frequency given required output frequencies. The device\nmust beable toproduce theVCO frequency thatcanbedivided down totherequired output frequencies.\n–The WEBENCH Clock Architect Tool from TIwillaidintheselection oftheright device that meets the\ncustomer\'s output frequencies andformat requirements.\n2.Device Configuration\n–There aremany device configurations toachieve thedesired output frequencies from adevice. However\nthere aresome optimizations andtrade-offs tobeconsidered.\n–The WEBENCH Clock Architect Tool attempts tomaximize thephase detector frequency, use smallest\ndividers, andmaximizes PLL charge pump current.\n–These guidelines below may befollowed when configuring PLL related dividers orother related registers:\n–Forlowest possible in-band PLL flatnoise, maximize phase detector frequency tominimize Ndivide\nvalue.\n–Forlowest possible in-band PLL flatnoise, maximize charge pump current. The highest value charge\npump currents often have similar performance duetodiminishing returns.\n–Toreduce loop filter component sizes, increase Nvalue and/or reduce charge pump current.\n–Forfractional divider values, keep thedenominator athighest value possible tominimize spurs. Itis\nalso best tousehigher order modulator wherever possible forthesame reason.\n–Asarule ofthumb, keeping thephase detector frequency approximately between 10×PLL loop\nbandwidth and 100 ×PLL loop bandwidth. Aphase detector frequency less than 5*PLL bandwidth\nmay beunstable and aphase detector frequency >100 *loop bandwidth may experience increased\nlock time duetocycle slipping.\n3.PLL Loop Filter Design\n–TIrecommends using theWEBENCH Clock Architect Tool todesign your loop filter.\n–Optimal loop filter design and simulation can beachieved when custom reference phase noise profiles\nareloaded intothesoftware tool.\n–While designing theloop filter, adjusting thecharge pump current orNvalue can help with loop filter\ncomponent selection. Lower charge pump currents and larger Nvalues result insmaller component\nvalues butmay increase impacts ofleakage andreduce PLL phase noise performance.\n–For amore detailed understanding ofloop filter design can befound inDean Banerjee\'s PLL\n123LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Applications (continued)\nPerformance, Simulation, andDesign (www.ti.com/tool/pll_book ).\n4.Clock Output Assignment\n–Atthe time ofwriting this datasheet, the design software does not take into account frequency\nassignment tospecific outputs except toensure that theoutput frequencies canbeachieved. Itisbest to\nconsider proximity oftheclock outputs toeach other and other PLL circuitry when choosing final clock\noutput locations. Here aresome guidelines tohelp achieve optimal performance when assigning outputs\ntospecific clock output pins.\n–Group common frequencies together.\n–PLL charge pump circuitry cancause crosstalk atthecharge pump frequency. Place outputs sharing\ncharge pump frequency orlower priority outputs notsensitive tocharge pump frequency spurs\ntogether.\n–Clock output MUXes can create apath fornoise coupling. Factor infrequencies which may have\nsome bleedthrough from non-selected mux inputs.\n–Ifpossible, use outputs 0,1,2or3since they don’thave MUX intheclock path and have limited\nopportunity forcross coupled noise.\n5.Device Programming\n–The EVM programming software tool CodeLoader can beused toprogram thedevice with thedesired\nconfiguration.\n11.2.4.1.1 Device Selection\nUse theWEBENCH Clock Architect Tool. Enter therequired frequencies and formats into thetool. Touse this\ndevice, findasolution using theLMK03318.\n11.2.4.1.1.1 Calculation Using LCM\nInthisexample, theLCM (156.25 MHz, 125 MHz, 100 MHz, 33.3333 MHz, 25MHz) =2500 MHz. Valid VCO\nfrequency forLMK03318 is5GHz (2500 ×2).\n11.2.4.1.2 Device Configuration\nForthis example, when using theWEBENCH Clock Architect Tool, thereference would have been manually\nentered as25MHz according toinput frequency requirements. Enter thedesired output frequencies andclick on\n\'Generate Solutions\'. Select LMK03318 from thesolution list.\nFrom thesimulation page oftheWEBENCH Clock Architect Tool, itcanbeseen thattomaximize phase detector\nfrequencies, thePLL\'s Rand Mdividers aresetto1,doublers aredisabled and Ndivider issetto200. This\nresults inaVCO frequency of5GHz. The tool also tries toselect maximum possible value forthePLL post\ndivider and forthis example, itissetto2.Atthis point thedesign meets allinput and output frequency\nrequirements and itispossible todesign aloop filter forsystem and simulate performance ontheclock outputs.\nHowever, consider also thefollowing:\n•Atthe time ofrelease ofthis datasheet, the WEBENCH Clock Architect Tool doesn\'t assign outputs\nstrategically forminimizing cross-coupled spurs andjitter.\n11.2.4.1.3 PLL Loop Filter Design\nThe WEBENCH Clock Architect Tool allows loading acustom phase noise plot forreference inputs. For\nimproved accuracy insimulation and optimum loop filter design, besure toload these custom noise profiles.\nAfter loading aphase noise plot, user should recalculate therecommended loop filter design. The WEBENCH\nClock Architect Tool willreturn solutions with high reference orphase detector frequencies bydefault. Inthe\nWEBENCH Clock Architect Tool theuser may increase thereference divider toreduce thefrequency ifdesired.\nThe next section willdiscuss PLL loop filter design specific tothisexample using default phase noise profiles.\n124LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Applications (continued)\nNOTE\nThe WEBENCH Clock Architect Tool provides optimal loop filters upon selecting asolution\nfrom thesolution listtosimulate forthefirsttime. Anytime PLL related inputs change, like\ninput phase noise, charge pump current, divider values, and soforth, itisbest tousethe\ntooltore-calculate theoptimal loop filter component values.\n11.2.4.1.3.1 PLL Loop Filter Design\nInthe WEBENCH Clock Architect Tool simulator, click onthe PLL loop filter design button, then press\nrecommend design. ForthePLL loop filter, maximum phase detector frequency and maximum charge pump\ncurrent aretypically used. The tool recommends aloop filter that isdesigned tominimize jitter. The integrated\nloop filters ’components areminimized with this recommendation astoallow maximum flexibility inachieving\nwide loop bandwidths forlowPLL noise. With therecommended loop filter calculated, thisloop filter isready to\nbesimulated.\nThe PLL loop filter’sbode plot can additionally beviewed and adjustments can bemade totheintegrated\ncomponents. The effective loop bandwidth and phase margin with theupdated values isthen calculated. The\nintegrated loop filter components aregood tousewhen attempting toeliminate certain spurs. The recommended\nprocedure istoincrease C3capacitance, then R3resistance. Large R3resistance canresult indegraded VCO\nphase noise performance.\n11.2.4.1.4 Clock Output Assignment\nAtthistime theWEBENCH Clock Architect Tool does notassign output frequencies tospecific output ports on\nthedevice with theintention tominimize cross-coupled spurs and jitter. The user may wish tomake some\neducated re-assignment ofoutputs when using theEVM programming tool toconfigure thedevice registers\nappropriately.\nInaneffort tooptimize device configuration forbest jitter performance, consider thefollowing guidelines:\n•Because theclock outputs, intended tobeused toclock high data rates, areneeded with lowest possible\njitter, itisbest toassign 156.25 MHz tooutputs 0,1andassign 125MHz tooutputs 2,3.\n•Coupling between outputs atdifferent frequencies appear asspurs atoffsets that isatthefrequency\ndifference between theoutputs and itsharmonics. Typical SerDes reference clocks need tohave low\nintegrated jitter upto anoffset of20MHz andthus, tominimize cross coupling between output 3andoutput 4,\nitisbest toassign 100MHz tooutputs 4and5.\n•The 25MHz canthen beassigned tooutput 6.\n•The 1.8-V LVCMOS clock at33.3333 MHz isassigned tooutput 7and itisbest toselect complementary\nLVCMOS operation. This helps tominimize coupling from thisoutput channel toother outputs.\n11.2.4.2 Spur Mitigation Techniques\nThe LMK03318 offers several programmable features foroptimizing fractional spurs. Togetthebest outofthese\nfeatures, itmakes sense tounderstand thedifferent kinds ofspurs aswell astheir behaviors, causes, and\nremedies. Although optimizing spurs may involve some trialanderror, there areways tomake thisprocess more\nsystematic.\n11.2.4.2.1 Phase Detector Spurs\nThe phase detector spur occurs atanoffset from thecarrier equal tothephase detector frequency, fPD.To\nminimize this spur, alower phase detector frequency should beconsidered. Insome cases where theloop\nbandwidth isvery wide relative tothephase detector frequency, some benefit might begained from using a\nnarrower loop bandwidth oradding poles totheloop filter byusing R3andC3ifpreviously unused, butotherwise\ntheloop filter hasminimal impact. Bypassing atthesupply pins andboard layout canalso have animpact onthis\nspur, especially athigher phase detector frequencies.\n125LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Applications (continued)\n11.2.4.2.2 Integer Boundary Fractional Spurs\nThis spur occurs atanoffset equal tothedifference between theVCO frequency andtheclosest integer channel\nfortheVCO. Forinstance, ifthephase detector frequency is100 MHz and theVCO frequency is5003 MHz,\nthen theinteger boundary spur would beat3MHz offset. This spur canbeeither PLL orVCO dominated. Ifitis\nPLL dominated, decreasing theloop bandwidth and some oftheprogrammable fractional words may impact this\nspur. Ifthespur isVCO dominated, then reducing theloop filter willnothelp, butrather reducing thephase\ndetector andhaving good slew rate andsignal integrity attheselected reference input willhelp.\n11.2.4.2.3 Primary Fractional Spurs\nThese spurs occur atmultiples offPD/DEN and arenotinteger boundary spurs. For instance, ifthephase\ndetector frequency is100MHz andthefraction is3/100, theprimary fractional spurs would beat1MHz, 2MHz,\n4MHz, 5MHz, 6MHz etc. These areimpacted bytheloop filter bandwidth and modulator order. Ifasmall\nfrequency error isacceptable, then alarger equivalent fraction may improve these spurs. This larger\nunequivalent fraction pushes thefractional spur energy tomuch lower frequencies where they donotsignificantly\nimpact thesystem peformance.\n11.2.4.2.4 Sub-Fractional Spurs\nThese spurs appear atafraction offPD/DEN anddepend onmodulator order. With thefirstorder modulator, there\narenosub-fractional spurs. The second order modulator canproduce 1/2sub-fractional spurs ifthedenominator\niseven. Athird order modulator canproduce sub-fractional spurs at1/2,1/3,or1/6oftheoffset, depending ifitis\ndivisible by2or3.Forinstance, ifthephase detector frequency is100 MHz and thefraction is3/100, nosub-\nfractional spurs forafirst order modulator orsub-fractional spurs atmultiples of1.5MHz forasecond orthird\norder modulator would beexpected. Aside from strategically choosing thefractional denominator and using a\nlower order modulator, another tactic toeliminate these spurs istouse dithering and express thefraction in\nlarger equivalent terms. Since dithering also adds phase noise, itslevel must bemanaged toachieve acceptable\nphase noise andspurious performance.\nTable 19gives asummary ofthespurs discussed sofarandtechniques tomitigate them.\nTable 19.Spurs andMitigation Techniques\nSPUR TYPE OFFSET WAYS TOREDUCE TRADE-OFFS\nPhase Detector fPD Reduce Phase Detector\nFrequency.Although reducing thephase\ndetector frequency does improve\nthisspur, italso degrades phase\nnoise.\nInteger Boundary fVCOmod fPD Methods forPLL Dominated\nSpurs\n-Avoid theworst case VCO\nfrequencies ifpossible.\n-Ensure good slew rate and\nsignal integrity atreference input.\n-Reduce loop bandwidth oradd\nmore filter poles tosuppress out\nofband spurs.Reducing theloop bandwidth\nmay degrade thetotal integrated\nnoise ifthebandwidth istoo\nnarrow.\nMethods forVCO Dominated\nSpurs\n-Avoid theworst case VCO\nfrequencies ifpossible.\n-Reduce Phase Detector\nFrequency.\n-Ensure good slew rate and\nsignal integrity atreference input.Reducing thephase detector\nmay degrade thephase noise.\nPrimary Fractional fPD/DEN -Decrease Loop Bandwidth.\n-Change Modulator Order.\nuseLarger Unequivalent\nFractions.Decreasing theloop bandwidth\nmay degrade in-band phase\nnoise. Also, larger unequivalent\nfractions don’talways reduce\nspurs.\n126LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Applications (continued)\nTable 19.Spurs andMitigation Techniques (continued)\nSPUR TYPE OFFSET WAYS TOREDUCE TRADE-OFFS\nSub-Fractional fPD/DEN/k k=2,3, or6 useDithering.\nuseLarger Equivalent Fractions.\nuseLarger Unequivalent\nFractions.\n-Reduce Modulator Order.\n-Eliminate factors of2or3in\ndenominator.Dithering andlarger fractions\nmay increase phase noise.\nPDN = 1?tnot\nSoft Pin Mode\n(activate I2C IF)HW_SW_CTRL\n1 0\nHard Pin Mode\n(activate I2C IF)\nLatch GPIO[5:0] to select 1 of 64 \ndevice settings from ROM codes\nwait for selected reference input \nsignal (PRI/SEC) to become validConfigure all device settings\nDisable outputs\nCalibrate VCO\nAuto-synchronize outputs\nMute outputs till PLL locks and \noutputs are synchronized\nEnable outputs Enter pin mode specified by \nGPIO\nPDN = 1?Normal device operation in Hard \nPin Mode. Host can reprogram \ndevice via I2C.\nyes\nPDN = 1?yeswait for selected reference input \nsignal (PRI/SEC) to become valid\nSynchronize outputs while \noutputs are muted\nEnable all outputs\nClear R12.6, R56.1\nGPIO0 pin or \nR12.6 = 1?\nyesnoDisable \nall \noutputs\nnoDisable \nall \noutputsGPIO0 pin or \nR12.6 = 1?tnot\nyes(all outputs are disabled)Power on \nReset\nLatch GPIO[3:1] to select 1 of 6 \ndevice settings from EEPROM\nRegisters programmable via I2C. \nLatch GPIO1 for LSB of I2C \naddress.\nNormal device operation in Soft \nPin Mode. Host can reprogram \ndevice via I2C and can be written \nto on-chip EEPROM.Disable outputs\nCalibrate VCO\nAuto-synchronize outputs\nMute outputs till PLL locks and \noutputs are synchronized\nEnable outputs\nClear R12.6, R56.1\n(default enabled)\n127LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated12Power Supply Recommendations\n12.1 Device Power UpSequence\nFigure 82shows thepower upsequence oftheLMK03318 inboth thehard pinmode andsoftpinmode.\nFigure 82.Flow Chart forDevice Power UpandConfiguration\n128LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated12.2 Device Power UpTiming\nBefore theoutputs areenabled after power up,theLMK03318 goes through theinitialization routine given in\nTable 20.\nTable 20.LMK03318 Power UpInitialization Routine\nParameter Definition Duration Comments\nTPWR Step 1:Power upramp Depends oncustomer\nsupply ramp timeThe POR monitor holds thedevice inpower-\ndown/reset until thecore supply voltages reaches 2.72\nV(min) to2.95 V(max) andVDDO_01 reaches 1.7V\n(min).\nTXO Step 2:XOstartup (if\ncrystal isused)Depends onXTAL. Could\nbeseveral ms;ForTXC\n25MHz typical XTAL\nstartup time measures\n100µs.This step assumes PDN=1. The XTAL startup time is\nthetime ittakes fortheXTAL tooscillate with sufficient\namplitude. The LMK03318 hasabuilt-in amplitude\ndetection circuit, andhalts thePLL lock sequence until\ntheXTAL stage hassufficient swing.\nTCAL-PLL Step 3:Closed loop\ncalibration period forPLLProgrammable cycles of\ninternal 10MHz oscillator.This counter isneeded forthePLL loop tostabilize. It\ncanalso beused toprovide additional delay time for\ntheselected PLL reference input tostabilize, incase\nthereference detection circuit validates theinput too\nsoon. The duration canrange from 30µsto300ms\nandprogrammed inR119[3-2]. Recommended\nduration forPLL asclock generator (loop bandwidth >\n10kHz) is300µsandforPLL asjitter cleaner (loop\nbandwidth <1kHz) is300ms.\nTVCO Step 4:VCO wait period Programmable cycles of\ninternal 10MHz oscillator.This counter isneeded fortheVCO tostabilize. The\nduration canrange from 20µsto200msand\nprogrammed inR119[1-0]. Recommended duration for\nVCO1 is400µs.\nTLOCK-PLL Step 5:PLL lock time ~4/LBW ofPLL The Outputs turn onimmediately after calibration. A\nsmall frequency error remains fortheduration of\n~4/LBW (soinclock generator mode typically 10µsfor\naPLL bandwidth of400kHz). The initial output\nfrequency willbelower than thetarget output\nfrequency, astheloop filter starts outinitially\ndischarged.\nTLOL-PLL Step 6:PLL LOL indicator\nlow~1PFD clock cycle The PLL loss oflock indicator ifselected onSTATUS0\norSTATUS1 willgolowafter 1PFD clock cycle to\nindicate PLL isnow locked.\n129LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedThe LMK03318 start-up time forthePLL isdefined asthetime taken, from themoment thecore supplies reach\n2.72 VandVDDO_01 reaches 1.7V,forthePLL tobelocked andvalid outputs areavailable attheoutputs with\nnomore than ±300ppm error. Start-up time forthePLL canbecalculated asEquation 5\nTPLL-SU =TXO+TCAL-PLL +TVCO+TLOCK-PLL (5)\n12.3 Power Down\nThe PDN pin(active low) canbeused both asdevice power-down pinand toinitialize thedevice. When thispin\nispulled low, theentire device ispowered down. When itispulled high, thepower-on reset (POR) sequence is\ntriggered and causes allregisters tobesettoaninitial state. The initial state isdetermined bythedevice control\npins asdescribed intheDevice Configuration Control section. When PDN ispulled low, I2Cisdisabled. When\nPDN ispulled high, thedevice power-up sequence isinitiated asdescribed inDevice Power UpSequence and\nDevice Power UpTiming .\nTable 21.PDN Control\nPDN PinState Device operation\n0 Device isdisabled\n1 Normal operation\n12.4 Power Rail Sequencing, Power Supply Ramp Rate, andMixing Supply Domains\n12.4.1 Mixing Supplies\nThe LMK03318 incorporates flexible power supply architecture. TIrecommends driving theVDD_IN, VDD_PLL,\nVDD_LDO, and VDD_DIG supplies bythesame 3.3-V supply rail, buttheindividual VDDO_x supplies can be\ndriven from separate 1.8-V, 2.5-V, or3.3-V supply rails. Lowest power consumption canberealized byoperating\ntheVDD_IN, VDD_PLL, VDD_LDO, and VDD_DIG supplies from a3.3-V railand theVDDO_x supplies from a\n1.8-V rail.\n12.4.2 Power-On Reset\nThe LMK03318 integrates abuilt-in power-on reset (POR) circuit, that holds thedevice inreset until allofthe\nfollowing conditions have been met:\n•theVDD_IN, VDD_PLL, VDD_LDO, orVDD_DIG supplies have reached atleast 2.72 V\n•theVDDO_01 supply hasreached atleast 1.7V\n•thePDN pinhasreached atleast 1.2V\nAfter this POR release, device internal counters start (see Device Power UpTiming )followed bydevice\ncalibration.\n12.4.3 Powering UpFrom Single-Supply Rail\nIftheVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG, and VDDO supplies aredriven bythesame 3.3-V supply rail\nthatramp inamonotonic manner from 0Vto3.135 V,irrespective oftheramp time, then there isnorequirement\ntoaddacapacitor onthePDN pintoexternally delay thedevice power-up sequence. Asshown inFigure 83,the\nPDN pincanbeleftfloating, pulled upexternally toVDD, orotherwise driven byahost controller formeeting the\nclock sequencing requirements inthesystem.\nVDDO_01\n200 N\x9f\x03\nPDN\nCPDN\nDelayDecision Point 3\nVDD_PLL/VDD_LDO/\nVDD_IN/VDD_DIG\n\x95\x032.72 V\nDecision Point 2:\nVDDO_01 \x95\x031.7 V 3.135 V\nDecision Point 1:\n3\'1\x03\x95\x031.2 VVDDO_01,\nVDDO_x,\nPDNVDD_PLL,\nVDD_LDO,\nVDD_IN,\nVDD_DIG\n0 V\n0 VDecision Point 2: \nVDDO_01 \x95\x031.7 VDecision Point 3: \nVDD_PLL/VDD_LDO/\nVDD_IN/VDD_DIG\n \x95\x032.72 V3.135 V\nDecision Point 1: \n3\'1\x03\x95\x031.2 VVDD_PLL, VDD_LDO, \nVDD_IN, VDD_DIG, \nVDDO_01, PDN\nVDDO_01\n200 k\r\n130LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedPower Rail Sequencing, Power Supply Ramp Rate, andMixing Supply Domains (continued)\nFigure 83.Recommendations forPower UpFrom Single-Supply Rail\n12.4.4 Powering UpFrom Split-Supply Rails\nIftheVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG, and VDDO supplies aredriven from different supply rails, TI\nrecommends starting thedevice POR sequence after allcore and output supplies have reached their minimum\nvoltage tolerances (VDD≥3.135 Vand VDDO≥1.71 V).This canberealized bydelaying thePDN low-to-high\ntransition. The PDN input incorporates a200-kΩresistor toVDDO_01 and asshown inFigure 84,acapacitor\nfrom thePDN pintoGND canbeused toform aR-C time constant with theinternal pullup resistor oranexternal\npullup resistor. This R-C time constant canbedesigned todelay thelow-to-high transition ofPDN until allcore\nand output supplies have reached their minimum voltage tolerances. Alternatively, thedelayed PDN low-to-high\ntransition could becontrolled byalogic output ofahost controller (CPLD/FPGA/CPU) orpower sequencer.\nFigure 84.Recommendations forPower UpFrom Split-Supply Rails\n12.4.5 Slow Power-Up Supply Ramp\nIncase theVDD_IN, VDD_PLL, VDD_LDO, and VDD_DIG, and VDDO supplies ramp slowly with aramp time\nover 100ms,TIrecommends starting thedevice POR sequence after allcore andoutput supplies have reached\ntheir minimum voltage tolerances (VDD≥3.135 Vand VDDO≥1.71 V).This can berealized bydelaying the\nPDN low-to-high transition inamanner similar tothecondition detailed inPowering UpFrom Split-Supply Rails\nandshown inFigure 84.\n131LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedPower Rail Sequencing, Power Supply Ramp Rate, andMixing Supply Domains (continued)\nIfaVDD supply cannot reach 3.135 Vbefore thePDN low-to-high transition, TIrecommends toggling thePDN\npinagain orchip softreset bitinR12.7 after allVDD and VDDO supplies reached their minimum tolerances to\nre-trigger thedevice POR sequence fornormal chip operation.\nIfonly VDDO supplies ramp after thePDN low-to-high transition, issuing achannel reset onany PLL-driven\noutput channel with itsPLL SYNC enabled (PLL_SYNC_EN=1) isrecommended toensure normal output divider\noperation without requiring afullchip reset (through PDN pinorsoftreset). Alocal channel reset canbeissued\nbytoggling thecorresponding power-down bit(s) inR30 after itsVDDO supply hasreached 1.71 V.Alternatively,\nanoutput SYNC canbeissued toreset anySYNC-enabled channel (see Output Synchronization ).\n12.4.6 Non-Monotonic Power-Up Supply Ramp\nIncase theVDD_IN, VDD_PLL, VDD_LDO, VDD_DIG, andVDDO supplies ramp inanon-monotonic manner, TI\nrecommends starting thedevice POR sequence after allcore and output supplies have reached their minimum\nvoltage tolerances (VDD≥3.135 Vand VDDO≥1.71 V).This canberealized bydelaying thePDN low-to-high\ntransition inamanner similar tothecondition detailed inPowering UpFrom Split-Supply Rails and shown in\nFigure 84.\n12.4.7 Slow Reference Input Clock Startup\nIfthereference input clock isdirect coupled totheLMK03318 andhasavery slow startup time ofover 10ms,as\ndefined from thetime power supply reaches acceptable operating voltage forthereference input generator,\nwhich istypically 2.97 Vfora3.3-V supply, tothetime when thereference input hasastable clock output, take\nadditional care toprevent unsuccessful PLL calibration. Inthecase ofthereference input building upits\namplitude slowly, TIrecommends setting theinput buffer todifferential irrespective oftheinput type (LVCMOS or\ndifferential). Incase ofLVCMOS inputs, TIalso recommends enabling on-chip termination bysetting R29.4 (for\nprimary input) and/or R29.5 (forsecondary input) to1.There isoneoftwoadditional steps thatneed tobetaken.\nThe firstapproach istoadd acapacitor toGND onthePDN pinthat forms aR-C time constant with theinternal\n200-kΩpullup resistor. This R-C time constant canbedesigned todelay thelow-to-high transition ofPDN, until\nafter thereference input clock isstable. The second approach istoprogram alarger PLL closed loop delay in\nR119[3-2] thatislonger than thetime taken forthereference input clock tobestable.\n12.5 Power Supply Bypassing\nFigure 85shows twoconceptual layouts detailing recommended placement ofpower supply bypass capacitors. If\nthecapacitors aremounted ontheback side, 0402 components can beemployed; however, soldering tothe\nThermal Dissipation Pad can bedifficult. For component side mounting, use 0201 body size capacitors to\nfacilitate signal routing. Keep theconnections between thebypass capacitors and thepower supply onthe\ndevice asshort aspossible. Ground theother side ofthecapacitor using alowimpedance connection tothe\nground plane.\n132LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedPower Supply Bypassing (continued)\nFigure 85.Conceptual Placement ofPower Supply Bypass Capacitors (NOT Representative ofLMK03318\nSupply PinLocations)\n133LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated13Layout\n13.1 Layout Guidelines\nThe following section provides thelayout guidelines toensure good thermal and electrical performance forthe\nLMK03318.\n13.1.1 Ensure Thermal Reliability\nThe LMK03318 isahigh performance device. Therefore, pay careful attention todevice configuration and\nprinted-circuit board (PCB) layout with respect todevice power consumption and thermal considerations.\nEmploying athermally-enhanced PCB layout can insure good thermal dissipation from thedevice tothePCB\nlayers. Observing good thermal layout practices enables thethermal slug, ordieattach pad(DAP), onthebottom\nofthe48-pin WQFN package toprovide agood thermal path between thediecontained within thepackage and\ntheambient airthrough thePCB interface. This thermal pad also serves asthesingular ground connection the\ndevice; therefore, alow-inductance connection tomultiple PCB ground layers (both internal and external) is\nessential.\n13.1.2 Support forPCB Temperature upto105°C\nThe LMK03328 can maintain asafe junction temperature below therecommended maximum value of125°C\neven when operated onaPCB with amaximum board temperature (Tb) of105°C.This can shown bythe\nfollowing example calculation, assuming aworst-case device current consumption from Electrical Characteristics\n-Power Supply andthethermal data inThermal Information using a4-layer JEDEC testboard with noairflow.\nTJ=Tb+(ψjb×Pdmax)=117.6 °C\nwhere\n•Tb=105°C\n•ψjb=4.02°C/W\n•Pdmax=IDD ×VDD =952mA×3.3V=3.14 W (6)\n13.2 Layout Example\nFigure 86shows aPCB layout example showing theapplication ofthermal design practices and low-inductance\nground connection between thedevice DAP and thePCB. Connecting a6x6thermal viapattern and using\nmultiple PCB ground layers (forexample, 8-or10-layer PCB) canhelp toreduce thejunction-to-ambient thermal\nresistance, asindicated intheThermal Information section. The 6×6filled viapattern facilitates both\nconsiderations.\n134LMK03318\nSNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedLayout Example (continued)\nFigure 86.4-Layer PCB Thermal Layout Example forLMK03318 (8+Layers Recommended)\n135LMK03318\nwww.ti.com SNAS669E –SEPTEMBER 2015 –REVISED APRIL 2018\nProduct Folder Links: LMK03318Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated14Device andDocumentation Support\n14.1 Device Support\n14.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n14.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n14.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n14.4 Trademarks\nPLLATINUM, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n14.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n14.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n15Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMK03318RHSR ACTIVE WQFN RHS 482500RoHS & Green SN Level-3-260C-168 HR -40 to 85 K03318A\nLMK03318RHST ACTIVE WQFN RHS 48250RoHS & Green SN Level-3-260C-168 HR -40 to 85 K03318A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 27-Jun-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMK03318RHSR WQFN RHS 482500 330.0 16.4 7.37.31.312.016.0 Q1\nLMK03318RHST WQFN RHS 48250 178.0 16.4 7.37.31.312.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 27-Jun-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMK03318RHSR WQFN RHS 482500 356.0 356.0 35.0\nLMK03318RHST WQFN RHS 48250 208.0 191.0 35.0\nPack Materials-Page 2\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMK03318RHSR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Core Supply Voltage (VDD): 3.3V ±5%
  - Output Supply Voltage (VDDO): 1.8V, 2.5V, or 3.3V ±5%

- **Current Ratings:**
  - Core Current Consumption: Up to 110 mA (typical)
  - Output Current Consumption: Up to 46 mA per output channel (depending on output type)

- **Power Consumption:**
  - Total device power consumption can vary based on configuration but can reach up to 3.14 W under maximum load conditions.

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - 48-Pin WQFN (RHS)

- **Special Features:**
  - Ultra-low noise, high-performance PLL clock generator with integrated EEPROM.
  - Supports multiple output formats: AC-LVPECL, AC-LVDS, AC-CML, HCSL, and LVCMOS.
  - Dual input with automatic/manual selection for crystal or external clock.
  - Frequency margining options for fine and coarse adjustments.
  - Integrated power conditioning for noise immunity.
  - I2C interface for configuration and control.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

**Description:**
The LMK03318 is an ultra-low-noise jitter clock generator that integrates a fractional-N PLL with an internal voltage-controlled oscillator (VCO). It is designed to provide multiple clock outputs for high-speed serial interfaces and digital devices, significantly reducing the bill of materials (BOM) and board area while enhancing reliability by replacing multiple oscillators and clock distribution devices. The device features programmable settings stored in on-chip EEPROM, allowing for flexible configurations.

**Typical Applications:**
- **Networking Equipment:** Used in switches and routers for clock generation.
- **Telecommunications:** Ideal for network and telecom line cards.
- **Data Centers:** Employed in servers and storage systems for reliable clock distribution.
- **Wireless Infrastructure:** Utilized in wireless base stations for precise timing.
- **High-Speed Interfaces:** Supports PCIe Gen1 to Gen4 applications.
- **Broadcast Infrastructure:** Provides clock signals for broadcast systems.
- **Test and Measurement Equipment:** Used in various test setups requiring precise clock signals.

The LMK03318 is particularly suited for applications requiring high precision and low jitter, making it a critical component in modern high-speed digital communication systems.