Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Feb 25 19:01:55 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_mux
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0               131751        2.850        0.000                       0                262899  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.228        0.000                      0               131751        2.850        0.000                       0                197300  
clk_wrapper                                                                             498.562        0.000                       0                 65599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3[65538]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.715ns (12.031%)  route 5.228ns (87.969%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 9.374 - 6.250 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 1.237ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.130ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.540     3.681    shift_reg_tap_i/clk_c
    SLICE_X89Y427        FDRE                                         r  shift_reg_tap_i/sr_3[65538]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y427        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.778 r  shift_reg_tap_i/sr_3[65538]/Q
                         net (fo=5206, routed)        2.456     6.234    mux_1/input_slr[65538]
    SLICE_X161Y472       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     6.385 r  mux_1/output_261[8]/O
                         net (fo=1, routed)           0.053     6.438    mux_1/output_261[8]
    SLICE_X161Y472       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     6.539 r  mux_1/output_270[8]/O
                         net (fo=1, routed)           0.457     6.996    mux_1/output_270[8]
    SLICE_X157Y460       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     7.060 r  mux_1/output_286[8]/O
                         net (fo=1, routed)           0.681     7.741    mux_1/output_286[8]
    SLICE_X152Y452       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     7.854 r  mux_1/output_382[8]/O
                         net (fo=1, routed)           0.726     8.580    mux_1/output_382[8]
    SLICE_X120Y452       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     8.619 r  mux_1/output_511[8]/O
                         net (fo=1, routed)           0.792     9.411    mux_1/output_511[8]
    SLICE_X108Y447       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     9.561 r  mux_1/output_2047[8]/O
                         net (fo=1, routed)           0.063     9.624    shift_reg_tap_o/output_vector[9]
    SLICE_X108Y447       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.294     9.374    shift_reg_tap_o/clk_c
    SLICE_X108Y447       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[9]/C
                         clock pessimism              0.487     9.861    
                         clock uncertainty           -0.035     9.825    
    SLICE_X108Y447       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.852    shift_reg_tap_o/sr_p.sr_1[9]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3[65538]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.715ns (12.031%)  route 5.228ns (87.969%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 9.374 - 6.250 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 1.237ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.130ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.540     3.681    shift_reg_tap_i/clk_c
    SLICE_X89Y427        FDRE                                         r  shift_reg_tap_i/sr_3[65538]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y427        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.778 f  shift_reg_tap_i/sr_3[65538]/Q
                         net (fo=5206, routed)        2.456     6.234    mux_1/input_slr[65538]
    SLICE_X161Y472       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     6.385 r  mux_1/output_261[8]/O
                         net (fo=1, routed)           0.053     6.438    mux_1/output_261[8]
    SLICE_X161Y472       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     6.539 r  mux_1/output_270[8]/O
                         net (fo=1, routed)           0.457     6.996    mux_1/output_270[8]
    SLICE_X157Y460       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     7.060 r  mux_1/output_286[8]/O
                         net (fo=1, routed)           0.681     7.741    mux_1/output_286[8]
    SLICE_X152Y452       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     7.854 r  mux_1/output_382[8]/O
                         net (fo=1, routed)           0.726     8.580    mux_1/output_382[8]
    SLICE_X120Y452       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     8.619 r  mux_1/output_511[8]/O
                         net (fo=1, routed)           0.792     9.411    mux_1/output_511[8]
    SLICE_X108Y447       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     9.561 r  mux_1/output_2047[8]/O
                         net (fo=1, routed)           0.063     9.624    shift_reg_tap_o/output_vector[9]
    SLICE_X108Y447       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.294     9.374    shift_reg_tap_o/clk_c
    SLICE_X108Y447       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[9]/C
                         clock pessimism              0.487     9.861    
                         clock uncertainty           -0.035     9.825    
    SLICE_X108Y447       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.852    shift_reg_tap_o/sr_p.sr_1[9]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3[65538]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.715ns (12.031%)  route 5.228ns (87.969%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 9.374 - 6.250 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 1.237ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.130ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.540     3.681    shift_reg_tap_i/clk_c
    SLICE_X89Y427        FDRE                                         r  shift_reg_tap_i/sr_3[65538]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y427        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.778 r  shift_reg_tap_i/sr_3[65538]/Q
                         net (fo=5206, routed)        2.456     6.234    mux_1/input_slr[65538]
    SLICE_X161Y472       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     6.385 f  mux_1/output_261[8]/O
                         net (fo=1, routed)           0.053     6.438    mux_1/output_261[8]
    SLICE_X161Y472       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     6.539 f  mux_1/output_270[8]/O
                         net (fo=1, routed)           0.457     6.996    mux_1/output_270[8]
    SLICE_X157Y460       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     7.060 f  mux_1/output_286[8]/O
                         net (fo=1, routed)           0.681     7.741    mux_1/output_286[8]
    SLICE_X152Y452       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     7.854 f  mux_1/output_382[8]/O
                         net (fo=1, routed)           0.726     8.580    mux_1/output_382[8]
    SLICE_X120Y452       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     8.619 f  mux_1/output_511[8]/O
                         net (fo=1, routed)           0.792     9.411    mux_1/output_511[8]
    SLICE_X108Y447       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     9.561 f  mux_1/output_2047[8]/O
                         net (fo=1, routed)           0.063     9.624    shift_reg_tap_o/output_vector[9]
    SLICE_X108Y447       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.294     9.374    shift_reg_tap_o/clk_c
    SLICE_X108Y447       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[9]/C
                         clock pessimism              0.487     9.861    
                         clock uncertainty           -0.035     9.825    
    SLICE_X108Y447       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.852    shift_reg_tap_o/sr_p.sr_1[9]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3[65538]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.715ns (12.031%)  route 5.228ns (87.969%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 9.374 - 6.250 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 1.237ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.130ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.540     3.681    shift_reg_tap_i/clk_c
    SLICE_X89Y427        FDRE                                         r  shift_reg_tap_i/sr_3[65538]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y427        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.778 f  shift_reg_tap_i/sr_3[65538]/Q
                         net (fo=5206, routed)        2.456     6.234    mux_1/input_slr[65538]
    SLICE_X161Y472       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     6.385 f  mux_1/output_261[8]/O
                         net (fo=1, routed)           0.053     6.438    mux_1/output_261[8]
    SLICE_X161Y472       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     6.539 f  mux_1/output_270[8]/O
                         net (fo=1, routed)           0.457     6.996    mux_1/output_270[8]
    SLICE_X157Y460       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     7.060 f  mux_1/output_286[8]/O
                         net (fo=1, routed)           0.681     7.741    mux_1/output_286[8]
    SLICE_X152Y452       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     7.854 f  mux_1/output_382[8]/O
                         net (fo=1, routed)           0.726     8.580    mux_1/output_382[8]
    SLICE_X120Y452       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     8.619 f  mux_1/output_511[8]/O
                         net (fo=1, routed)           0.792     9.411    mux_1/output_511[8]
    SLICE_X108Y447       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     9.561 f  mux_1/output_2047[8]/O
                         net (fo=1, routed)           0.063     9.624    shift_reg_tap_o/output_vector[9]
    SLICE_X108Y447       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.294     9.374    shift_reg_tap_o/clk_c
    SLICE_X108Y447       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[9]/C
                         clock pessimism              0.487     9.861    
                         clock uncertainty           -0.035     9.825    
    SLICE_X108Y447       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.852    shift_reg_tap_o/sr_p.sr_1[9]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3[65538]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 0.766ns (12.906%)  route 5.169ns (87.094%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 9.366 - 6.250 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 1.237ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.130ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.540     3.681    shift_reg_tap_i/clk_c
    SLICE_X89Y427        FDRE                                         r  shift_reg_tap_i/sr_3[65538]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y427        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.778 r  shift_reg_tap_i/sr_3[65538]/Q
                         net (fo=5206, routed)        2.366     6.144    mux_1/input_slr[65538]
    SLICE_X161Y464       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     6.292 r  mux_1/output_283[23]/O
                         net (fo=1, routed)           0.191     6.483    mux_1/output_283[23]
    SLICE_X161Y463       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     6.631 r  mux_1/output_285[23]/O
                         net (fo=1, routed)           0.713     7.344    mux_1/output_285[23]
    SLICE_X156Y461       LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     7.442 r  mux_1/output_286_lut6_2_o5_lut6_2_o6[18]/O
                         net (fo=1, routed)           0.111     7.553    mux_1/output_286[23]
    SLICE_X156Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     7.653 r  mux_1/output_382[23]/O
                         net (fo=1, routed)           0.908     8.561    mux_1/output_382[23]
    SLICE_X117Y449       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     8.623 r  mux_1/output_511[23]/O
                         net (fo=1, routed)           0.821     9.444    mux_1/output_511[23]
    SLICE_X109Y446       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     9.557 r  mux_1/output_2047[23]/O
                         net (fo=1, routed)           0.059     9.616    shift_reg_tap_o/output_vector[24]
    SLICE_X109Y446       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=197299, routed)      2.286     9.366    shift_reg_tap_o/clk_c
    SLICE_X109Y446       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[24]/C
                         clock pessimism              0.487     9.853    
                         clock uncertainty           -0.035     9.817    
    SLICE_X109Y446       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.844    shift_reg_tap_o/sr_p.sr_1[24]
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X132Y467  shift_reg_tap_i/sr_1[13008]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X133Y467  shift_reg_tap_i/sr_1[13009]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X86Y397   shift_reg_tap_i/sr_1[1300]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X132Y467  shift_reg_tap_i/sr_1[13010]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X128Y468  shift_reg_tap_i/sr_1[13012]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X125Y471  shift_reg_tap_i/sr_1[13014]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X60Y455   shift_reg_tap_i/sr_3[53737]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X131Y464  shift_reg_tap_i/sr_1[13039]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X101Y498  shift_reg_tap_i/sr_2[33391]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X92Y328   shift_reg_tap_i/sr_1[60618]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X97Y437   shift_reg_tap_i/sr_1[6061]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X89Y329   shift_reg_tap_i/sr_1[60621]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X89Y329   shift_reg_tap_i/sr_1[60623]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X89Y329   shift_reg_tap_i/sr_1[60626]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y450         lsfr_1/output_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X154Y487         lsfr_1/output_vector[10000]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X154Y487         lsfr_1/output_vector[10001]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X147Y414         lsfr_1/output_vector[25867]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X147Y414         lsfr_1/output_vector[25868]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X149Y420         lsfr_1/output_vector[25877]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X154Y487         lsfr_1/output_vector[10000]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X154Y487         lsfr_1/output_vector[10001]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X154Y487         lsfr_1/output_vector[10002]/C



