Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 16:54:03 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_hilb/UniformILPNew/fir_hilb_UniformILPNew_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add2Tree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.060ns (32.063%)  route 2.246ns (67.937%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 7.022 - 4.000 ) 
    Source Clock Delay      (SCD):    3.607ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.379ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.362ns (routing 1.252ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=2747, routed)        2.656     3.607    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X123Y366       FDCE                                         r  Delay1No15_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y366       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.688 r  Delay1No15_instance/Y_reg[18]/Q
                         net (fo=5, routed)           0.272     3.960    Delay1No14_instance/Y_reg[33]_0[18]
    SLICE_X123Y366       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.058 r  Delay1No14_instance/geqOp_carry__0_i_15__2/O
                         net (fo=1, routed)           0.009     4.067    Add2Tree0_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X123Y366       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.253 r  Add2Tree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.279    Add2Tree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X123Y367       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.331 r  Add2Tree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.494     4.825    Delay1No15_instance/CO[0]
    SLICE_X127Y374       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     4.983 f  Delay1No15_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.187     5.170    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X127Y373       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.294 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.093     5.387    Delay1No14_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X127Y372       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     5.438 r  Delay1No14_instance/shiftedFracY_d1[49]_i_7__2/O
                         net (fo=32, routed)          0.481     5.919    Delay1No14_instance/shiftedFracY_d1_reg[45]
    SLICE_X124Y364       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     6.009 r  Delay1No14_instance/shiftedFracY_d1[15]_i_3__2/O
                         net (fo=4, routed)           0.340     6.349    Delay1No14_instance/shiftedFracY_d1_reg[8][0]
    SLICE_X127Y365       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     6.446 r  Delay1No14_instance/shiftedFracY_d1[3]_i_1__2/O
                         net (fo=2, routed)           0.278     6.724    Delay1No14_instance/level4__0[3]
    SLICE_X126Y364       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     6.847 r  Delay1No14_instance/shiftedFracY_d1[19]_i_1__2/O
                         net (fo=1, routed)           0.066     6.913    Add2Tree0_1_impl_instance/FPAddSubOp_instance/D[8]
    SLICE_X126Y364       FDRE                                         r  Add2Tree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=2747, routed)        2.362     7.022    Add2Tree0_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y364       FDRE                                         r  Add2Tree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.487     7.508    
                         clock uncertainty           -0.035     7.473    
    SLICE_X126Y364       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.498    Add2Tree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  0.585    




