 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : top_pipe
Version: G-2012.06-SP5
Date   : Sun Apr  6 12:37:16 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: top0/ID_EXE/EXE_ALUSrc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top0/ID_stage/regfile/gpr_reg_0__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_pipe           280000                saed32hvt_ss0p95v125c
  top                280000                saed32hvt_ss0p95v125c
  alu                8000                  saed32hvt_ss0p95v125c
  regfile            16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top0/ID_EXE/EXE_ALUSrc_reg/CLK (DFFSSRX1_HVT)           0.00 #     0.00 r
  top0/ID_EXE/EXE_ALUSrc_reg/Q (DFFSSRX1_HVT)             0.24       0.24 f
  top0/ID_EXE/EXE_ALUSrc (ID_EXE)                         0.00       0.24 f
  top0/EXE_stage/ALUSrc (EXE_stage)                       0.00       0.24 f
  top0/EXE_stage/alu/ALUSrc (alu)                         0.00       0.24 f
  top0/EXE_stage/alu/U660/Y (INVX2_HVT)                   0.04       0.28 r
  top0/EXE_stage/alu/U748/Y (INVX2_HVT)                   0.05       0.33 f
  top0/EXE_stage/alu/U300/Y (INVX2_HVT)                   0.05       0.37 r
  top0/EXE_stage/alu/U662/Y (AOI21X1_HVT)                 0.16       0.53 f
  top0/EXE_stage/alu/U700/Y (INVX2_HVT)                   0.04       0.57 r
  top0/EXE_stage/alu/add_x_2_U219/Y (AND2X1_HVT)          0.08       0.65 r
  top0/EXE_stage/alu/U464/Y (INVX1_HVT)                   0.03       0.68 f
  top0/EXE_stage/alu/add_x_2_U210/Y (OAI21X1_HVT)         0.16       0.85 r
  top0/EXE_stage/alu/add_x_2_U195/Y (AOI21X1_HVT)         0.15       0.99 f
  top0/EXE_stage/alu/U776/Y (OAI21X2_HVT)                 0.15       1.14 r
  top0/EXE_stage/alu/add_x_2_U88/Y (AOI21X1_HVT)          0.15       1.29 f
  top0/EXE_stage/alu/add_x_2_U10/Y (OAI21X1_HVT)          0.16       1.45 r
  top0/EXE_stage/alu/add_x_2_U8/CO (FADDX1_HVT)           0.15       1.61 r
  top0/EXE_stage/alu/add_x_2_U7/CO (FADDX1_HVT)           0.14       1.75 r
  top0/EXE_stage/alu/add_x_2_U6/CO (FADDX1_HVT)           0.15       1.89 r
  top0/EXE_stage/alu/add_x_2_U5/CO (FADDX1_HVT)           0.16       2.05 r
  top0/EXE_stage/alu/add_x_2_U4/CO (FADDX1_HVT)           0.16       2.21 r
  top0/EXE_stage/alu/add_x_2_U3/CO (FADDX1_HVT)           0.14       2.35 r
  top0/EXE_stage/alu/add_x_2_U1/Y (XOR2X1_HVT)            0.17       2.52 f
  top0/EXE_stage/alu/U913/Y (AO21X1_HVT)                  0.10       2.61 f
  top0/EXE_stage/alu/U297/Y (AO21X1_HVT)                  0.09       2.70 f
  top0/EXE_stage/alu/U299/Y (AO21X1_HVT)                  0.07       2.77 f
  top0/EXE_stage/alu/alu_result[31] (alu)                 0.00       2.77 f
  top0/EXE_stage/alu_result[31] (EXE_stage)               0.00       2.77 f
  top0/U9/Y (MUX21X2_HVT)                                 0.14       2.90 f
  top0/ID_stage/write_data[31] (ID_stage)                 0.00       2.90 f
  top0/ID_stage/regfile/write_data[31] (regfile)          0.00       2.90 f
  top0/ID_stage/regfile/U168/Y (INVX2_HVT)                0.04       2.95 r
  top0/ID_stage/regfile/U120/Y (INVX1_HVT)                0.08       3.03 f
  top0/ID_stage/regfile/gpr_reg_0__31_/RSTB (DFFSSRX1_HVT)
                                                          0.00       3.03 f
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  top0/ID_stage/regfile/gpr_reg_0__31_/CLK (DFFSSRX1_HVT)
                                                          0.00       3.20 r
  library setup time                                     -0.16       3.04
  data required time                                                 3.04
  --------------------------------------------------------------------------
  data required time                                                 3.04
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top0/ID_EXE/EXE_ALUSrc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top0/ID_stage/regfile/gpr_reg_1__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_pipe           280000                saed32hvt_ss0p95v125c
  top                280000                saed32hvt_ss0p95v125c
  alu                8000                  saed32hvt_ss0p95v125c
  regfile            16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top0/ID_EXE/EXE_ALUSrc_reg/CLK (DFFSSRX1_HVT)           0.00 #     0.00 r
  top0/ID_EXE/EXE_ALUSrc_reg/Q (DFFSSRX1_HVT)             0.24       0.24 f
  top0/ID_EXE/EXE_ALUSrc (ID_EXE)                         0.00       0.24 f
  top0/EXE_stage/ALUSrc (EXE_stage)                       0.00       0.24 f
  top0/EXE_stage/alu/ALUSrc (alu)                         0.00       0.24 f
  top0/EXE_stage/alu/U660/Y (INVX2_HVT)                   0.04       0.28 r
  top0/EXE_stage/alu/U748/Y (INVX2_HVT)                   0.05       0.33 f
  top0/EXE_stage/alu/U300/Y (INVX2_HVT)                   0.05       0.37 r
  top0/EXE_stage/alu/U662/Y (AOI21X1_HVT)                 0.16       0.53 f
  top0/EXE_stage/alu/U700/Y (INVX2_HVT)                   0.04       0.57 r
  top0/EXE_stage/alu/add_x_2_U219/Y (AND2X1_HVT)          0.08       0.65 r
  top0/EXE_stage/alu/U464/Y (INVX1_HVT)                   0.03       0.68 f
  top0/EXE_stage/alu/add_x_2_U210/Y (OAI21X1_HVT)         0.16       0.85 r
  top0/EXE_stage/alu/add_x_2_U195/Y (AOI21X1_HVT)         0.15       0.99 f
  top0/EXE_stage/alu/U776/Y (OAI21X2_HVT)                 0.15       1.14 r
  top0/EXE_stage/alu/add_x_2_U88/Y (AOI21X1_HVT)          0.15       1.29 f
  top0/EXE_stage/alu/add_x_2_U10/Y (OAI21X1_HVT)          0.16       1.45 r
  top0/EXE_stage/alu/add_x_2_U8/CO (FADDX1_HVT)           0.15       1.61 r
  top0/EXE_stage/alu/add_x_2_U7/CO (FADDX1_HVT)           0.14       1.75 r
  top0/EXE_stage/alu/add_x_2_U6/CO (FADDX1_HVT)           0.15       1.89 r
  top0/EXE_stage/alu/add_x_2_U5/CO (FADDX1_HVT)           0.16       2.05 r
  top0/EXE_stage/alu/add_x_2_U4/CO (FADDX1_HVT)           0.16       2.21 r
  top0/EXE_stage/alu/add_x_2_U3/CO (FADDX1_HVT)           0.14       2.35 r
  top0/EXE_stage/alu/add_x_2_U1/Y (XOR2X1_HVT)            0.17       2.52 f
  top0/EXE_stage/alu/U913/Y (AO21X1_HVT)                  0.10       2.61 f
  top0/EXE_stage/alu/U297/Y (AO21X1_HVT)                  0.09       2.70 f
  top0/EXE_stage/alu/U299/Y (AO21X1_HVT)                  0.07       2.77 f
  top0/EXE_stage/alu/alu_result[31] (alu)                 0.00       2.77 f
  top0/EXE_stage/alu_result[31] (EXE_stage)               0.00       2.77 f
  top0/U9/Y (MUX21X2_HVT)                                 0.14       2.90 f
  top0/ID_stage/write_data[31] (ID_stage)                 0.00       2.90 f
  top0/ID_stage/regfile/write_data[31] (regfile)          0.00       2.90 f
  top0/ID_stage/regfile/U168/Y (INVX2_HVT)                0.04       2.95 r
  top0/ID_stage/regfile/U121/Y (INVX1_HVT)                0.08       3.03 f
  top0/ID_stage/regfile/gpr_reg_1__31_/RSTB (DFFSSRX1_HVT)
                                                          0.00       3.03 f
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  top0/ID_stage/regfile/gpr_reg_1__31_/CLK (DFFSSRX1_HVT)
                                                          0.00       3.20 r
  library setup time                                     -0.16       3.04
  data required time                                                 3.04
  --------------------------------------------------------------------------
  data required time                                                 3.04
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top0/ID_EXE/EXE_ALUSrc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top0/ID_stage/regfile/gpr_reg_2__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_pipe           280000                saed32hvt_ss0p95v125c
  top                280000                saed32hvt_ss0p95v125c
  alu                8000                  saed32hvt_ss0p95v125c
  regfile            16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top0/ID_EXE/EXE_ALUSrc_reg/CLK (DFFSSRX1_HVT)           0.00 #     0.00 r
  top0/ID_EXE/EXE_ALUSrc_reg/Q (DFFSSRX1_HVT)             0.24       0.24 f
  top0/ID_EXE/EXE_ALUSrc (ID_EXE)                         0.00       0.24 f
  top0/EXE_stage/ALUSrc (EXE_stage)                       0.00       0.24 f
  top0/EXE_stage/alu/ALUSrc (alu)                         0.00       0.24 f
  top0/EXE_stage/alu/U660/Y (INVX2_HVT)                   0.04       0.28 r
  top0/EXE_stage/alu/U748/Y (INVX2_HVT)                   0.05       0.33 f
  top0/EXE_stage/alu/U300/Y (INVX2_HVT)                   0.05       0.37 r
  top0/EXE_stage/alu/U662/Y (AOI21X1_HVT)                 0.16       0.53 f
  top0/EXE_stage/alu/U700/Y (INVX2_HVT)                   0.04       0.57 r
  top0/EXE_stage/alu/add_x_2_U219/Y (AND2X1_HVT)          0.08       0.65 r
  top0/EXE_stage/alu/U464/Y (INVX1_HVT)                   0.03       0.68 f
  top0/EXE_stage/alu/add_x_2_U210/Y (OAI21X1_HVT)         0.16       0.85 r
  top0/EXE_stage/alu/add_x_2_U195/Y (AOI21X1_HVT)         0.15       0.99 f
  top0/EXE_stage/alu/U776/Y (OAI21X2_HVT)                 0.15       1.14 r
  top0/EXE_stage/alu/add_x_2_U88/Y (AOI21X1_HVT)          0.15       1.29 f
  top0/EXE_stage/alu/add_x_2_U10/Y (OAI21X1_HVT)          0.16       1.45 r
  top0/EXE_stage/alu/add_x_2_U8/CO (FADDX1_HVT)           0.15       1.61 r
  top0/EXE_stage/alu/add_x_2_U7/CO (FADDX1_HVT)           0.14       1.75 r
  top0/EXE_stage/alu/add_x_2_U6/CO (FADDX1_HVT)           0.15       1.89 r
  top0/EXE_stage/alu/add_x_2_U5/CO (FADDX1_HVT)           0.16       2.05 r
  top0/EXE_stage/alu/add_x_2_U4/CO (FADDX1_HVT)           0.16       2.21 r
  top0/EXE_stage/alu/add_x_2_U3/CO (FADDX1_HVT)           0.14       2.35 r
  top0/EXE_stage/alu/add_x_2_U1/Y (XOR2X1_HVT)            0.17       2.52 f
  top0/EXE_stage/alu/U913/Y (AO21X1_HVT)                  0.10       2.61 f
  top0/EXE_stage/alu/U297/Y (AO21X1_HVT)                  0.09       2.70 f
  top0/EXE_stage/alu/U299/Y (AO21X1_HVT)                  0.07       2.77 f
  top0/EXE_stage/alu/alu_result[31] (alu)                 0.00       2.77 f
  top0/EXE_stage/alu_result[31] (EXE_stage)               0.00       2.77 f
  top0/U9/Y (MUX21X2_HVT)                                 0.14       2.90 f
  top0/ID_stage/write_data[31] (ID_stage)                 0.00       2.90 f
  top0/ID_stage/regfile/write_data[31] (regfile)          0.00       2.90 f
  top0/ID_stage/regfile/U168/Y (INVX2_HVT)                0.04       2.95 r
  top0/ID_stage/regfile/U115/Y (INVX1_HVT)                0.08       3.03 f
  top0/ID_stage/regfile/gpr_reg_2__31_/RSTB (DFFSSRX1_HVT)
                                                          0.00       3.03 f
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  top0/ID_stage/regfile/gpr_reg_2__31_/CLK (DFFSSRX1_HVT)
                                                          0.00       3.20 r
  library setup time                                     -0.16       3.04
  data required time                                                 3.04
  --------------------------------------------------------------------------
  data required time                                                 3.04
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top0/ID_EXE/EXE_ALUSrc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top0/ID_stage/regfile/gpr_reg_3__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_pipe           280000                saed32hvt_ss0p95v125c
  top                280000                saed32hvt_ss0p95v125c
  alu                8000                  saed32hvt_ss0p95v125c
  regfile            16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top0/ID_EXE/EXE_ALUSrc_reg/CLK (DFFSSRX1_HVT)           0.00 #     0.00 r
  top0/ID_EXE/EXE_ALUSrc_reg/Q (DFFSSRX1_HVT)             0.24       0.24 f
  top0/ID_EXE/EXE_ALUSrc (ID_EXE)                         0.00       0.24 f
  top0/EXE_stage/ALUSrc (EXE_stage)                       0.00       0.24 f
  top0/EXE_stage/alu/ALUSrc (alu)                         0.00       0.24 f
  top0/EXE_stage/alu/U660/Y (INVX2_HVT)                   0.04       0.28 r
  top0/EXE_stage/alu/U748/Y (INVX2_HVT)                   0.05       0.33 f
  top0/EXE_stage/alu/U300/Y (INVX2_HVT)                   0.05       0.37 r
  top0/EXE_stage/alu/U662/Y (AOI21X1_HVT)                 0.16       0.53 f
  top0/EXE_stage/alu/U700/Y (INVX2_HVT)                   0.04       0.57 r
  top0/EXE_stage/alu/add_x_2_U219/Y (AND2X1_HVT)          0.08       0.65 r
  top0/EXE_stage/alu/U464/Y (INVX1_HVT)                   0.03       0.68 f
  top0/EXE_stage/alu/add_x_2_U210/Y (OAI21X1_HVT)         0.16       0.85 r
  top0/EXE_stage/alu/add_x_2_U195/Y (AOI21X1_HVT)         0.15       0.99 f
  top0/EXE_stage/alu/U776/Y (OAI21X2_HVT)                 0.15       1.14 r
  top0/EXE_stage/alu/add_x_2_U88/Y (AOI21X1_HVT)          0.15       1.29 f
  top0/EXE_stage/alu/add_x_2_U10/Y (OAI21X1_HVT)          0.16       1.45 r
  top0/EXE_stage/alu/add_x_2_U8/CO (FADDX1_HVT)           0.15       1.61 r
  top0/EXE_stage/alu/add_x_2_U7/CO (FADDX1_HVT)           0.14       1.75 r
  top0/EXE_stage/alu/add_x_2_U6/CO (FADDX1_HVT)           0.15       1.89 r
  top0/EXE_stage/alu/add_x_2_U5/CO (FADDX1_HVT)           0.16       2.05 r
  top0/EXE_stage/alu/add_x_2_U4/CO (FADDX1_HVT)           0.16       2.21 r
  top0/EXE_stage/alu/add_x_2_U3/CO (FADDX1_HVT)           0.14       2.35 r
  top0/EXE_stage/alu/add_x_2_U1/Y (XOR2X1_HVT)            0.17       2.52 f
  top0/EXE_stage/alu/U913/Y (AO21X1_HVT)                  0.10       2.61 f
  top0/EXE_stage/alu/U297/Y (AO21X1_HVT)                  0.09       2.70 f
  top0/EXE_stage/alu/U299/Y (AO21X1_HVT)                  0.07       2.77 f
  top0/EXE_stage/alu/alu_result[31] (alu)                 0.00       2.77 f
  top0/EXE_stage/alu_result[31] (EXE_stage)               0.00       2.77 f
  top0/U9/Y (MUX21X2_HVT)                                 0.14       2.90 f
  top0/ID_stage/write_data[31] (ID_stage)                 0.00       2.90 f
  top0/ID_stage/regfile/write_data[31] (regfile)          0.00       2.90 f
  top0/ID_stage/regfile/U168/Y (INVX2_HVT)                0.04       2.95 r
  top0/ID_stage/regfile/U115/Y (INVX1_HVT)                0.08       3.03 f
  top0/ID_stage/regfile/gpr_reg_3__31_/RSTB (DFFSSRX1_HVT)
                                                          0.00       3.03 f
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  top0/ID_stage/regfile/gpr_reg_3__31_/CLK (DFFSSRX1_HVT)
                                                          0.00       3.20 r
  library setup time                                     -0.16       3.04
  data required time                                                 3.04
  --------------------------------------------------------------------------
  data required time                                                 3.04
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
