{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09192,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09654,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0080763,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.014075,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00504242,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.014075,
	"finish__design__instance__count__class:buffer": 13,
	"finish__design__instance__area__class:buffer": 23.674,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 7.448,
	"finish__design__instance__count__class:timing_repair_buffer": 89,
	"finish__design__instance__area__class:timing_repair_buffer": 86.184,
	"finish__design__instance__count__class:inverter": 85,
	"finish__design__instance__area__class:inverter": 63.042,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.064,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 158.802,
	"finish__design__instance__count__class:multi_input_combinational_cell": 369,
	"finish__design__instance__area__class:multi_input_combinational_cell": 507.794,
	"finish__design__instance__count": 599,
	"finish__design__instance__area": 848.008,
	"finish__timing__setup__tns": -0.540312,
	"finish__timing__setup__ws": -0.0593344,
	"finish__clock__skew__setup": 0.0021472,
	"finish__clock__skew__hold": 0.0021472,
	"finish__timing__drv__max_slew_limit": 0.773674,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.809366,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 27,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00176329,
	"finish__power__switching__total": 0.00154839,
	"finish__power__leakage__total": 2.30434e-05,
	"finish__power__total": 0.00333472,
	"finish__design__io": 54,
	"finish__design__die__area": 1219.06,
	"finish__design__core__area": 1052.3,
	"finish__design__instance__count": 645,
	"finish__design__instance__area": 860.244,
	"finish__design__instance__count__stdcell": 645,
	"finish__design__instance__area__stdcell": 860.244,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.817492,
	"finish__design__instance__utilization__stdcell": 0.817492,
	"finish__design__rows": 23,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 23,
	"finish__design__sites": 3956,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 3956,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}