library ieee;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;

entity PC is
    port(
        clock     : in  STD_LOGIC;
        load      : in  STD_LOGIC;
        reset     : in  STD_LOGIC;
        input     : in  STD_LOGIC_VECTOR(8 downto 0);
        output    : out STD_LOGIC_VECTOR(8 downto 0)
    );
end entity;

architecture arch of PC is
  signal toout : STD_LOGIC_VECTOR(8 downto 0) := (others => '0');

begin
  process (reset,load,increment, clock) begin
    if rising_edge(clock) then
        if (reset = '1') then
          toout <= (others => '0');
        end if;
        toout <= input;
  

     
    end if;
  end process;

  output <= toout;

	end architecture;