#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.reset[0] (matmul_4x4_systolic)                       3.414     3.414
data arrival time                                                                                                                                                                         3.414

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.094    -0.052
data required time                                                                                                                                                                       -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.052
data arrival time                                                                                                                                                                        -3.414
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.465


#Path 2
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.reset[0] (matmul_4x4_systolic)                       3.274     3.274
data arrival time                                                                                                                                                                         3.274

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.094    -0.052
data required time                                                                                                                                                                       -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.052
data arrival time                                                                                                                                                                        -3.274
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.326


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13210.in[1] (.names)                                                                                                          1.593     2.869
n13210.out[0] (.names)                                                                                                         0.235     3.104
matrix_multiplication^c_reg_13~41_FF_NODE.D[0] (.latch)                                                                        0.000     3.104
data arrival time                                                                                                                        3.104

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~41_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -3.104
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.128


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13645.in[1] (.names)                                                                                                          1.580     2.857
n13645.out[0] (.names)                                                                                                         0.235     3.092
matrix_multiplication^c_reg_22~44_FF_NODE.D[0] (.latch)                                                                        0.000     3.092
data arrival time                                                                                                                        3.092

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~44_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -3.092
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.115


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n10005.in[1] (.names)                                                                                                          1.576     2.852
n10005.out[0] (.names)                                                                                                         0.235     3.087
matrix_multiplication^c_reg_22~16_FF_NODE.D[0] (.latch)                                                                        0.000     3.087
data arrival time                                                                                                                        3.087

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~16_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -3.087
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.111


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14130.in[1] (.names)                                                                                                          1.575     2.852
n14130.out[0] (.names)                                                                                                         0.235     3.087
matrix_multiplication^c_reg_15~48_FF_NODE.D[0] (.latch)                                                                        0.000     3.087
data arrival time                                                                                                                        3.087

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~48_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -3.087
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.110


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8010.in[1] (.names)                                                                                                          1.465     2.741
n8010.out[0] (.names)                                                                                                         0.235     2.976
matrix_multiplication^c_reg_13~1_FF_NODE.D[0] (.latch)                                                                        0.000     2.976
data arrival time                                                                                                                       2.976

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_13~1_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.976
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.000


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8020.in[1] (.names)                                                                                                          1.465     2.741
n8020.out[0] (.names)                                                                                                         0.235     2.976
matrix_multiplication^c_reg_15~1_FF_NODE.D[0] (.latch)                                                                        0.000     2.976
data arrival time                                                                                                                       2.976

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~1_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.976
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.000


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12770.in[1] (.names)                                                                                                          1.463     2.739
n12770.out[0] (.names)                                                                                                         0.235     2.974
matrix_multiplication^c_reg_3~38_FF_NODE.D[0] (.latch)                                                                         0.000     2.974
data arrival time                                                                                                                        2.974

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~38_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.974
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.998


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15120.in[1] (.names)                                                                                                          1.458     2.735
n15120.out[0] (.names)                                                                                                         0.235     2.970
matrix_multiplication^c_reg_5~56_FF_NODE.D[0] (.latch)                                                                         0.000     2.970
data arrival time                                                                                                                        2.970

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~56_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.970
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.993


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_23~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16120.in[1] (.names)                                                                                                          1.458     2.734
n16120.out[0] (.names)                                                                                                         0.235     2.969
matrix_multiplication^c_reg_23~63_FF_NODE.D[0] (.latch)                                                                        0.000     2.969
data arrival time                                                                                                                        2.969

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_23~63_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.969
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.993


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14685.in[1] (.names)                                                                                                          1.455     2.731
n14685.out[0] (.names)                                                                                                         0.235     2.966
matrix_multiplication^c_reg_22~52_FF_NODE.D[0] (.latch)                                                                        0.000     2.966
data arrival time                                                                                                                        2.966

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~52_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.966
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.990


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11910.in[1] (.names)                                                                                                          1.454     2.731
n11910.out[0] (.names)                                                                                                         0.235     2.966
matrix_multiplication^c_reg_13~31_FF_NODE.D[0] (.latch)                                                                        0.000     2.966
data arrival time                                                                                                                        2.966

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~31_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.966
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.989


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13990.in[1] (.names)                                                                                                          1.451     2.728
n13990.out[0] (.names)                                                                                                         0.235     2.963
matrix_multiplication^c_reg_13~47_FF_NODE.D[0] (.latch)                                                                        0.000     2.963
data arrival time                                                                                                                        2.963

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~47_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.963
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.986


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n9505.in[1] (.names)                                                                                                           1.449     2.726
n9505.out[0] (.names)                                                                                                          0.235     2.961
matrix_multiplication^c_reg_0~13_FF_NODE.D[0] (.latch)                                                                         0.000     2.961
data arrival time                                                                                                                        2.961

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~13_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.961
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.984


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_12~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13985.in[1] (.names)                                                                                                          1.449     2.726
n13985.out[0] (.names)                                                                                                         0.235     2.961
matrix_multiplication^c_reg_12~47_FF_NODE.D[0] (.latch)                                                                        0.000     2.961
data arrival time                                                                                                                        2.961

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_12~47_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.961
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.984


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8410.in[1] (.names)                                                                                                          1.448     2.725
n8410.out[0] (.names)                                                                                                         0.235     2.960
matrix_multiplication^c_reg_15~4_FF_NODE.D[0] (.latch)                                                                        0.000     2.960
data arrival time                                                                                                                       2.960

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~4_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.960
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.983


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15205.in[1] (.names)                                                                                                          1.448     2.724
n15205.out[0] (.names)                                                                                                         0.235     2.959
matrix_multiplication^c_reg_22~56_FF_NODE.D[0] (.latch)                                                                        0.000     2.959
data arrival time                                                                                                                        2.959

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~56_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.983


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13675.in[1] (.names)                                                                                                          1.447     2.724
n13675.out[0] (.names)                                                                                                         0.235     2.959
matrix_multiplication^c_reg_2~45_FF_NODE.D[0] (.latch)                                                                         0.000     2.959
data arrival time                                                                                                                        2.959

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~45_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.982


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14035.in[1] (.names)                                                                                                          1.447     2.723
n14035.out[0] (.names)                                                                                                         0.235     2.958
matrix_multiplication^c_reg_22~47_FF_NODE.D[0] (.latch)                                                                        0.000     2.958
data arrival time                                                                                                                        2.958

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~47_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.958
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.982


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11000.in[1] (.names)                                                                                                          1.446     2.722
n11000.out[0] (.names)                                                                                                         0.235     2.957
matrix_multiplication^c_reg_13~24_FF_NODE.D[0] (.latch)                                                                        0.000     2.957
data arrival time                                                                                                                        2.957

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~24_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.957
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.981


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15810.in[1] (.names)                                                                                                          1.444     2.721
n15810.out[0] (.names)                                                                                                         0.235     2.956
matrix_multiplication^c_reg_13~61_FF_NODE.D[0] (.latch)                                                                        0.000     2.956
data arrival time                                                                                                                        2.956

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~61_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.956
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.979


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n10915.in[1] (.names)                                                                                                          1.441     2.718
n10915.out[0] (.names)                                                                                                         0.235     2.953
matrix_multiplication^c_reg_22~23_FF_NODE.D[0] (.latch)                                                                        0.000     2.953
data arrival time                                                                                                                        2.953

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~23_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.953
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.976


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_12~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n10995.in[1] (.names)                                                                                                          1.440     2.717
n10995.out[0] (.names)                                                                                                         0.235     2.952
matrix_multiplication^c_reg_12~24_FF_NODE.D[0] (.latch)                                                                        0.000     2.952
data arrival time                                                                                                                        2.952

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_12~24_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.952
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.975


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15725.in[1] (.names)                                                                                                          1.440     2.717
n15725.out[0] (.names)                                                                                                         0.235     2.952
matrix_multiplication^c_reg_22~60_FF_NODE.D[0] (.latch)                                                                        0.000     2.952
data arrival time                                                                                                                        2.952

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~60_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.952
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.975


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_19~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13630.in[1] (.names)                                                                                                          1.440     2.717
n13630.out[0] (.names)                                                                                                         0.235     2.952
matrix_multiplication^c_reg_19~44_FF_NODE.D[0] (.latch)                                                                        0.000     2.952
data arrival time                                                                                                                        2.952

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_19~44_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.952
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.975


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13125.in[1] (.names)                                                                                                          1.440     2.716
n13125.out[0] (.names)                                                                                                         0.235     2.951
matrix_multiplication^c_reg_22~40_FF_NODE.D[0] (.latch)                                                                        0.000     2.951
data arrival time                                                                                                                        2.951

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~40_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.951
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.975


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_12~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13205.in[1] (.names)                                                                                                          1.439     2.715
n13205.out[0] (.names)                                                                                                         0.235     2.950
matrix_multiplication^c_reg_12~41_FF_NODE.D[0] (.latch)                                                                        0.000     2.950
data arrival time                                                                                                                        2.950

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_12~41_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.950
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.974


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12735.in[1] (.names)                                                                                                          1.439     2.715
n12735.out[0] (.names)                                                                                                         0.235     2.950
matrix_multiplication^c_reg_22~37_FF_NODE.D[0] (.latch)                                                                        0.000     2.950
data arrival time                                                                                                                        2.950

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~37_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.950
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.974


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15755.in[1] (.names)                                                                                                          1.439     2.715
n15755.out[0] (.names)                                                                                                         0.235     2.950
matrix_multiplication^c_reg_2~61_FF_NODE.D[0] (.latch)                                                                         0.000     2.950
data arrival time                                                                                                                        2.950

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~61_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.950
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.974


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13405.in[1] (.names)                                                                                                          1.438     2.715
n13405.out[0] (.names)                                                                                                         0.235     2.950
matrix_multiplication^c_reg_0~43_FF_NODE.D[0] (.latch)                                                                         0.000     2.950
data arrival time                                                                                                                        2.950

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~43_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.950
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.973


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13795.in[1] (.names)                                                                                                          1.436     2.713
n13795.out[0] (.names)                                                                                                         0.235     2.948
matrix_multiplication^c_reg_0~46_FF_NODE.D[0] (.latch)                                                                         0.000     2.948
data arrival time                                                                                                                        2.948

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~46_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.948
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.971


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12605.in[1] (.names)                                                                                                          1.436     2.712
n12605.out[0] (.names)                                                                                                         0.235     2.947
matrix_multiplication^c_reg_22~36_FF_NODE.D[0] (.latch)                                                                        0.000     2.947
data arrival time                                                                                                                        2.947

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~36_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.947
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.971


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13740.in[1] (.names)                                                                                                          1.435     2.712
n13740.out[0] (.names)                                                                                                         0.235     2.947
matrix_multiplication^c_reg_15~45_FF_NODE.D[0] (.latch)                                                                        0.000     2.947
data arrival time                                                                                                                        2.947

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~45_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.947
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.970


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13610.in[1] (.names)                                                                                                          1.435     2.712
n13610.out[0] (.names)                                                                                                         0.235     2.947
matrix_multiplication^c_reg_15~44_FF_NODE.D[0] (.latch)                                                                        0.000     2.947
data arrival time                                                                                                                        2.947

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~44_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.947
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.970


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_19~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15060.in[1] (.names)                                                                                                          1.432     2.708
n15060.out[0] (.names)                                                                                                         0.235     2.943
matrix_multiplication^c_reg_19~55_FF_NODE.D[0] (.latch)                                                                        0.000     2.943
data arrival time                                                                                                                        2.943

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_19~55_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.943
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.967


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13220.in[1] (.names)                                                                                                          1.430     2.706
n13220.out[0] (.names)                                                                                                         0.235     2.941
matrix_multiplication^c_reg_15~41_FF_NODE.D[0] (.latch)                                                                        0.000     2.941
data arrival time                                                                                                                        2.941

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~41_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.941
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.965


#Path 38
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_10~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12545.in[2] (.names)                                                           2.700     2.700
n12545.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_10~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_10~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 39
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12570.in[2] (.names)                                                           2.700     2.700
n12570.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_15~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_15~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 40
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_9~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n12540.in[2] (.names)                                                          2.700     2.700
n12540.out[0] (.names)                                                         0.235     2.935
matrix_multiplication^c_reg_9~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                        2.935

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_9~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.935
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.959


#Path 41
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n12535.in[2] (.names)                                                          2.700     2.700
n12535.out[0] (.names)                                                         0.235     2.935
matrix_multiplication^c_reg_8~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                        2.935

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_8~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.935
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.959


#Path 42
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_16~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12575.in[2] (.names)                                                           2.700     2.700
n12575.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_16~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_16~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 43
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n12530.in[2] (.names)                                                          2.700     2.700
n12530.out[0] (.names)                                                         0.235     2.935
matrix_multiplication^c_reg_7~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                        2.935

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_7~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.935
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.959


#Path 44
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12600.in[2] (.names)                                                           2.700     2.700
n12600.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_21~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_21~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 45
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_23~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12610.in[2] (.names)                                                           2.700     2.700
n12610.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_23~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_23~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 46
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n12520.in[2] (.names)                                                          2.700     2.700
n12520.out[0] (.names)                                                         0.235     2.935
matrix_multiplication^c_reg_5~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                        2.935

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_5~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.935
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.959


#Path 47
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_14~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12565.in[2] (.names)                                                           2.700     2.700
n12565.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_14~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_14~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 48
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_17~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12580.in[2] (.names)                                                           2.700     2.700
n12580.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_17~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_17~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 49
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_18~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12585.in[2] (.names)                                                           2.700     2.700
n12585.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_18~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_18~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 50
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12550.in[2] (.names)                                                           2.700     2.700
n12550.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_11~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_11~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 51
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_19~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12590.in[2] (.names)                                                           2.700     2.700
n12590.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_19~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_19~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 52
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12560.in[2] (.names)                                                           2.700     2.700
n12560.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_13~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_13~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 53
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n12525.in[2] (.names)                                                          2.700     2.700
n12525.out[0] (.names)                                                         0.235     2.935
matrix_multiplication^c_reg_6~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                        2.935

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_6~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.935
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.959


#Path 54
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n12515.in[2] (.names)                                                          2.700     2.700
n12515.out[0] (.names)                                                         0.235     2.935
matrix_multiplication^c_reg_4~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                        2.935

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_4~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.935
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.959


#Path 55
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_12~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12555.in[2] (.names)                                                           2.700     2.700
n12555.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_12~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_12~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 56
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_20~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n12595.in[2] (.names)                                                           2.700     2.700
n12595.out[0] (.names)                                                          0.235     2.935
matrix_multiplication^c_reg_20~36_FF_NODE.D[0] (.latch)                         0.000     2.935
data arrival time                                                                         2.935

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_20~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -2.959


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_23~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11440.in[1] (.names)                                                                                                          1.421     2.697
n11440.out[0] (.names)                                                                                                         0.235     2.932
matrix_multiplication^c_reg_23~27_FF_NODE.D[0] (.latch)                                                                        0.000     2.932
data arrival time                                                                                                                        2.932

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_23~27_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.932
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.956


#Path 58
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0.reset[0] (matmul_4x4_systolic)                       2.859     2.859
data arrival time                                                                                                                                                                         2.859

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.094    -0.052
data required time                                                                                                                                                                       -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.052
data arrival time                                                                                                                                                                        -2.859
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -2.910


#Path 59
Startpoint: matrix_multiplication^data_pi~8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~8.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8.data[0] (single_port_ram)                       2.409     2.409
data arrival time                                                                                                                        2.409

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.409
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.876


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8400.in[1] (.names)                                                                                                          1.328     2.604
n8400.out[0] (.names)                                                                                                         0.235     2.839
matrix_multiplication^c_reg_13~4_FF_NODE.D[0] (.latch)                                                                        0.000     2.839
data arrival time                                                                                                                       2.839

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_13~4_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.839
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.863


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14520.in[1] (.names)                                                                                                          1.325     2.602
n14520.out[0] (.names)                                                                                                         0.235     2.837
matrix_multiplication^c_reg_15~51_FF_NODE.D[0] (.latch)                                                                        0.000     2.837
data arrival time                                                                                                                        2.837

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~51_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.837
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.860


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12475.in[1] (.names)                                                                                                          1.324     2.601
n12475.out[0] (.names)                                                                                                         0.235     2.836
matrix_multiplication^c_reg_22~35_FF_NODE.D[0] (.latch)                                                                        0.000     2.836
data arrival time                                                                                                                        2.836

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~35_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.836
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.859


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_10~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14495.in[1] (.names)                                                                                                          1.324     2.600
n14495.out[0] (.names)                                                                                                         0.235     2.835
matrix_multiplication^c_reg_10~51_FF_NODE.D[0] (.latch)                                                                        0.000     2.835
data arrival time                                                                                                                        2.835

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_10~51_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.835
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.859


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_23~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13130.in[1] (.names)                                                                                                          1.324     2.600
n13130.out[0] (.names)                                                                                                         0.235     2.835
matrix_multiplication^c_reg_23~40_FF_NODE.D[0] (.latch)                                                                        0.000     2.835
data arrival time                                                                                                                        2.835

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_23~40_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.835
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.859


#Path 65
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_23~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8320.in[1] (.names)                                                                                                          1.323     2.599
n8320.out[0] (.names)                                                                                                         0.235     2.834
matrix_multiplication^c_reg_23~3_FF_NODE.D[0] (.latch)                                                                        0.000     2.834
data arrival time                                                                                                                       2.834

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_23~3_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.834
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.858


#Path 66
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12820.in[1] (.names)                                                                                                          1.322     2.598
n12820.out[0] (.names)                                                                                                         0.235     2.833
matrix_multiplication^c_reg_13~38_FF_NODE.D[0] (.latch)                                                                        0.000     2.833
data arrival time                                                                                                                        2.833

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~38_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.833
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.857


#Path 67
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_12~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11905.in[1] (.names)                                                                                                          1.322     2.598
n11905.out[0] (.names)                                                                                                         0.235     2.833
matrix_multiplication^c_reg_12~31_FF_NODE.D[0] (.latch)                                                                        0.000     2.833
data arrival time                                                                                                                        2.833

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_12~31_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.833
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.857


#Path 68
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n9840.in[1] (.names)                                                                                                           1.322     2.598
n9840.out[0] (.names)                                                                                                          0.235     2.833
matrix_multiplication^c_reg_15~15_FF_NODE.D[0] (.latch)                                                                        0.000     2.833
data arrival time                                                                                                                        2.833

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~15_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.833
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.857


#Path 69
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_23~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12740.in[1] (.names)                                                                                                          1.321     2.598
n12740.out[0] (.names)                                                                                                         0.235     2.833
matrix_multiplication^c_reg_23~37_FF_NODE.D[0] (.latch)                                                                        0.000     2.833
data arrival time                                                                                                                        2.833

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_23~37_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.833
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.856


#Path 70
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11435.in[1] (.names)                                                                                                          1.321     2.598
n11435.out[0] (.names)                                                                                                         0.235     2.833
matrix_multiplication^c_reg_22~27_FF_NODE.D[0] (.latch)                                                                        0.000     2.833
data arrival time                                                                                                                        2.833

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~27_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.833
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.856


#Path 71
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_23~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11830.in[1] (.names)                                                                                                          1.321     2.597
n11830.out[0] (.names)                                                                                                         0.235     2.832
matrix_multiplication^c_reg_23~30_FF_NODE.D[0] (.latch)                                                                        0.000     2.832
data arrival time                                                                                                                        2.832

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_23~30_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.832
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.856


#Path 72
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_23~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14170.in[1] (.names)                                                                                                          1.320     2.597
n14170.out[0] (.names)                                                                                                         0.235     2.832
matrix_multiplication^c_reg_23~48_FF_NODE.D[0] (.latch)                                                                        0.000     2.832
data arrival time                                                                                                                        2.832

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_23~48_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.832
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.855


#Path 73
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8205.in[1] (.names)                                                                                                          1.319     2.596
n8205.out[0] (.names)                                                                                                         0.235     2.831
matrix_multiplication^c_reg_0~3_FF_NODE.D[0] (.latch)                                                                         0.000     2.831
data arrival time                                                                                                                       2.831

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~3_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.831
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.854


#Path 74
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12830.in[1] (.names)                                                                                                          1.319     2.596
n12830.out[0] (.names)                                                                                                         0.235     2.831
matrix_multiplication^c_reg_15~38_FF_NODE.D[0] (.latch)                                                                        0.000     2.831
data arrival time                                                                                                                        2.831

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~38_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.831
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.854


#Path 75
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n9920.in[1] (.names)                                                                                                           1.318     2.595
n9920.out[0] (.names)                                                                                                          0.235     2.830
matrix_multiplication^c_reg_5~16_FF_NODE.D[0] (.latch)                                                                         0.000     2.830
data arrival time                                                                                                                        2.830

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~16_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.830
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.853


#Path 76
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n16005.in[1] (.names)                                                                                                          1.317     2.593
n16005.out[0] (.names)                                                                                                         0.235     2.828
matrix_multiplication^c_reg_0~63_FF_NODE.D[0] (.latch)                                                                         0.000     2.828
data arrival time                                                                                                                        2.828

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~63_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.828
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.852


#Path 77
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8150.in[1] (.names)                                                                                                          1.315     2.592
n8150.out[0] (.names)                                                                                                         0.235     2.827
matrix_multiplication^c_reg_15~2_FF_NODE.D[0] (.latch)                                                                        0.000     2.827
data arrival time                                                                                                                       2.827

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~2_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.827
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.850


#Path 78
Startpoint: matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_20~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14155.in[1] (.names)                                                                                                          1.315     2.592
n14155.out[0] (.names)                                                                                                         0.235     2.827
matrix_multiplication^c_reg_20~48_FF_NODE.D[0] (.latch)                                                                        0.000     2.827
data arrival time                                                                                                                        2.827

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_20~48_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.827
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.850


#Path 79
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n9915.in[1] (.names)                                                                                                           1.315     2.591
n9915.out[0] (.names)                                                                                                          0.235     2.826
matrix_multiplication^c_reg_4~16_FF_NODE.D[0] (.latch)                                                                         0.000     2.826
data arrival time                                                                                                                        2.826

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_4~16_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.826
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.850


#Path 80
Startpoint: matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_20~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15975.in[1] (.names)                                                                                                          1.315     2.591
n15975.out[0] (.names)                                                                                                         0.235     2.826
matrix_multiplication^c_reg_20~62_FF_NODE.D[0] (.latch)                                                                        0.000     2.826
data arrival time                                                                                                                        2.826

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_20~62_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.826
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.850


#Path 81
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n10620.in[1] (.names)                                                                                                          1.314     2.590
n10620.out[0] (.names)                                                                                                         0.235     2.825
matrix_multiplication^c_reg_15~21_FF_NODE.D[0] (.latch)                                                                        0.000     2.825
data arrival time                                                                                                                        2.825

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~21_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.825
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.849


#Path 82
Startpoint: matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_20~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13375.in[1] (.names)                                                                                                          1.314     2.590
n13375.out[0] (.names)                                                                                                         0.235     2.825
matrix_multiplication^c_reg_20~42_FF_NODE.D[0] (.latch)                                                                        0.000     2.825
data arrival time                                                                                                                        2.825

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_20~42_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.825
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.849


#Path 83
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13935.in[1] (.names)                                                                                                          1.314     2.590
n13935.out[0] (.names)                                                                                                         0.235     2.825
matrix_multiplication^c_reg_2~47_FF_NODE.D[0] (.latch)                                                                         0.000     2.825
data arrival time                                                                                                                        2.825

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~47_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.825
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.849


#Path 84
Startpoint: matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_20~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8565.in[1] (.names)                                                                                                          1.313     2.590
n8565.out[0] (.names)                                                                                                         0.235     2.825
matrix_multiplication^c_reg_20~5_FF_NODE.D[0] (.latch)                                                                        0.000     2.825
data arrival time                                                                                                                       2.825

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_20~5_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.825
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.848


#Path 85
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8480.in[1] (.names)                                                                                                          1.313     2.590
n8480.out[0] (.names)                                                                                                         0.235     2.825
matrix_multiplication^c_reg_3~5_FF_NODE.D[0] (.latch)                                                                         0.000     2.825
data arrival time                                                                                                                       2.825

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~5_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.825
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.848


#Path 86
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8595.in[1] (.names)                                                                                                          1.313     2.590
n8595.out[0] (.names)                                                                                                         0.235     2.825
matrix_multiplication^c_reg_0~6_FF_NODE.D[0] (.latch)                                                                         0.000     2.825
data arrival time                                                                                                                       2.825

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~6_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.825
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.848


#Path 87
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n9895.in[1] (.names)                                                                                                           1.313     2.590
n9895.out[0] (.names)                                                                                                          0.235     2.825
matrix_multiplication^c_reg_0~16_FF_NODE.D[0] (.latch)                                                                         0.000     2.825
data arrival time                                                                                                                        2.825

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~16_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.825
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.848


#Path 88
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14900.in[1] (.names)                                                                                                          1.313     2.589
n14900.out[0] (.names)                                                                                                         0.235     2.824
matrix_multiplication^c_reg_13~54_FF_NODE.D[0] (.latch)                                                                        0.000     2.824
data arrival time                                                                                                                        2.824

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~54_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.824
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.848


#Path 89
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8210.in[1] (.names)                                                                                                          1.313     2.589
n8210.out[0] (.names)                                                                                                         0.235     2.824
matrix_multiplication^c_reg_1~3_FF_NODE.D[0] (.latch)                                                                         0.000     2.824
data arrival time                                                                                                                       2.824

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~3_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.824
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.848


#Path 90
Startpoint: matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_19~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14020.in[1] (.names)                                                                                                          1.312     2.589
n14020.out[0] (.names)                                                                                                         0.235     2.824
matrix_multiplication^c_reg_19~47_FF_NODE.D[0] (.latch)                                                                        0.000     2.824
data arrival time                                                                                                                        2.824

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_19~47_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.824
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.847


#Path 91
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11305.in[1] (.names)                                                                                                          1.312     2.589
n11305.out[0] (.names)                                                                                                         0.235     2.824
matrix_multiplication^c_reg_22~26_FF_NODE.D[0] (.latch)                                                                        0.000     2.824
data arrival time                                                                                                                        2.824

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~26_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.824
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.847


#Path 92
Startpoint: matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_20~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8175.in[1] (.names)                                                                                                          1.311     2.588
n8175.out[0] (.names)                                                                                                         0.235     2.823
matrix_multiplication^c_reg_20~2_FF_NODE.D[0] (.latch)                                                                        0.000     2.823
data arrival time                                                                                                                       2.823

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_20~2_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.823
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.846


#Path 93
Startpoint: matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_20~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11425.in[1] (.names)                                                                                                          1.311     2.588
n11425.out[0] (.names)                                                                                                         0.235     2.823
matrix_multiplication^c_reg_20~27_FF_NODE.D[0] (.latch)                                                                        0.000     2.823
data arrival time                                                                                                                        2.823

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_20~27_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.823
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.846


#Path 94
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n9095.in[1] (.names)                                                                                                          1.311     2.588
n9095.out[0] (.names)                                                                                                         0.235     2.823
matrix_multiplication^c_reg_22~9_FF_NODE.D[0] (.latch)                                                                        0.000     2.823
data arrival time                                                                                                                       2.823

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_22~9_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.823
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.846


#Path 95
Startpoint: matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_10~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8385.in[1] (.names)                                                                                                          1.311     2.587
n8385.out[0] (.names)                                                                                                         0.235     2.822
matrix_multiplication^c_reg_10~4_FF_NODE.D[0] (.latch)                                                                        0.000     2.822
data arrival time                                                                                                                       2.822

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_10~4_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.822
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.846


#Path 96
Startpoint: matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14260.in[1] (.names)                                                                                                          1.311     2.587
n14260.out[0] (.names)                                                                                                         0.235     2.822
matrix_multiplication^c_reg_15~49_FF_NODE.D[0] (.latch)                                                                        0.000     2.822
data arrival time                                                                                                                        2.822

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~49_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.822
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.846


#Path 97
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n9960.in[1] (.names)                                                                                                           1.310     2.587
n9960.out[0] (.names)                                                                                                          0.235     2.822
matrix_multiplication^c_reg_13~16_FF_NODE.D[0] (.latch)                                                                        0.000     2.822
data arrival time                                                                                                                        2.822

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~16_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.822
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.845


#Path 98
Startpoint: matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_10~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n9815.in[1] (.names)                                                                                                           1.310     2.587
n9815.out[0] (.names)                                                                                                          0.235     2.822
matrix_multiplication^c_reg_10~15_FF_NODE.D[0] (.latch)                                                                        0.000     2.822
data arrival time                                                                                                                        2.822

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_10~15_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.822
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.845


#Path 99
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11825.in[1] (.names)                                                                                                          1.310     2.587
n11825.out[0] (.names)                                                                                                         0.235     2.822
matrix_multiplication^c_reg_22~30_FF_NODE.D[0] (.latch)                                                                        0.000     2.822
data arrival time                                                                                                                        2.822

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~30_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.822
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.845


#Path 100
Startpoint: matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_22~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n10395.in[1] (.names)                                                                                                          1.310     2.587
n10395.out[0] (.names)                                                                                                         0.235     2.822
matrix_multiplication^c_reg_22~19_FF_NODE.D[0] (.latch)                                                                        0.000     2.822
data arrival time                                                                                                                        2.822

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_22~19_FF_NODE.clk[0] (.latch)                                                                      0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.822
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.845


#End of timing report
