pwd
# /mnt/d/Documents/University/Year_3/Project/Solution/Microprocessor/Software/Transceiver/Transmitter
vlib work
vlog transmitter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:36 on Nov 24,2019
# vlog -reportprogress 300 transmitter.sv 
# -- Compiling module transmitter
# 
# Top level modules:
# 	transmitter
# End time: 18:55:36 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog transmitter_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:39 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_1.sv 
# -- Compiling module transmitter_tb_1
# ** Error: (vlog-13069) transmitter_tb_1.sv(6): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';' or ','.
# ** Error: (vlog-13069) transmitter_tb_1.sv(13): near "50ps": syntax error, unexpected TIME_LITERAL.
# ** Error: (vlog-13069) transmitter_tb_1.sv(19): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) transmitter_tb_1.sv(23): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) transmitter_tb_1.sv(27): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) transmitter_tb_1.sv(31): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# End time: 18:55:39 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /home/sreethyan/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
vlog transmitter_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:53 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_1.sv 
# -- Compiling module transmitter_tb_1
# ** Error: (vlog-13069) transmitter_tb_1.sv(13): near "50ps": syntax error, unexpected TIME_LITERAL.
# ** Error: (vlog-13069) transmitter_tb_1.sv(19): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) transmitter_tb_1.sv(23): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) transmitter_tb_1.sv(27): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) transmitter_tb_1.sv(31): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# End time: 18:55:53 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# /home/sreethyan/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
vlog transmitter_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:46 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_1.sv 
# -- Compiling module transmitter_tb_1
# ** Error: (vlog-13069) transmitter_tb_1.sv(19): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) transmitter_tb_1.sv(23): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) transmitter_tb_1.sv(27): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) transmitter_tb_1.sv(31): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# End time: 18:56:46 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/sreethyan/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
vlog transmitter_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:14 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_1.sv 
# -- Compiling module transmitter_tb_1
# 
# Top level modules:
# 	transmitter_tb_1
# End time: 18:57:14 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog transmitter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:16 on Nov 24,2019
# vlog -reportprogress 300 transmitter.sv 
# -- Compiling module transmitter
# 
# Top level modules:
# 	transmitter
# End time: 18:57:16 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog transmitter_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:17 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_1.sv 
# -- Compiling module transmitter_tb_1
# 
# Top level modules:
# 	transmitter_tb_1
# End time: 18:57:17 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transmitter_tb_1
# vsim work.transmitter_tb_1 
# Start time: 18:57:25 on Nov 24,2019
# Loading sv_std.std
# Loading work.transmitter_tb_1
# Loading work.transmitter
add wave -position insertpoint  \
sim:/transmitter_tb_1/clk \
sim:/transmitter_tb_1/tx_in \
sim:/transmitter_tb_1/control \
sim:/transmitter_tb_1/tx_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
vlog transmitter_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:47 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_2.sv 
# -- Compiling module transmitter_tb_1
# 
# Top level modules:
# 	transmitter_tb_1
# End time: 19:01:47 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transmitter_tb_2
# End time: 19:01:57 on Nov 24,2019, Elapsed time: 0:04:32
# Errors: 0, Warnings: 1
# vsim work.transmitter_tb_2 
# Start time: 19:01:57 on Nov 24,2019
# ** Error: (vsim-3170) Could not find 'transmitter_tb_2'.
#         Searched libraries:
#             /mnt/d/Documents/University/Year_3/Project/Solution/Microprocessor/Software/Transceiver/Transmitter/work
# Error loading design
# End time: 19:01:57 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.transmitter_tb_2
# vsim work.transmitter_tb_2 
# Start time: 19:02:06 on Nov 24,2019
# ** Error: (vsim-3170) Could not find 'transmitter_tb_2'.
#         Searched libraries:
#             /mnt/d/Documents/University/Year_3/Project/Solution/Microprocessor/Software/Transceiver/Transmitter/work
# Error loading design
# End time: 19:02:06 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog transmitter_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:08 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_2.sv 
# -- Compiling module transmitter_tb_1
# 
# Top level modules:
# 	transmitter_tb_1
# End time: 19:02:08 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transmitter_tb_2
# vsim work.transmitter_tb_2 
# Start time: 19:02:10 on Nov 24,2019
# ** Error: (vsim-3170) Could not find 'transmitter_tb_2'.
#         Searched libraries:
#             /mnt/d/Documents/University/Year_3/Project/Solution/Microprocessor/Software/Transceiver/Transmitter/work
# Error loading design
# End time: 19:02:10 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog transmitter_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:33 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_2.sv 
# -- Compiling module transmitter_tb_1
# 
# Top level modules:
# 	transmitter_tb_1
# End time: 19:02:33 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transmitter_tb_2
# vsim work.transmitter_tb_2 
# Start time: 19:02:36 on Nov 24,2019
# ** Error: (vsim-3170) Could not find 'transmitter_tb_2'.
#         Searched libraries:
#             /mnt/d/Documents/University/Year_3/Project/Solution/Microprocessor/Software/Transceiver/Transmitter/work
# Error loading design
# End time: 19:02:36 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog transmitter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:40 on Nov 24,2019
# vlog -reportprogress 300 transmitter.sv 
# -- Compiling module transmitter
# 
# Top level modules:
# 	transmitter
# End time: 19:02:40 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog transmitter_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:45 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_2.sv 
# -- Compiling module transmitter_tb_1
# 
# Top level modules:
# 	transmitter_tb_1
# End time: 19:02:45 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transmitter_tb_2
# vsim work.transmitter_tb_2 
# Start time: 19:02:55 on Nov 24,2019
# ** Error: (vsim-3170) Could not find 'transmitter_tb_2'.
#         Searched libraries:
#             /mnt/d/Documents/University/Year_3/Project/Solution/Microprocessor/Software/Transceiver/Transmitter/work
# Error loading design
# End time: 19:02:55 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog transmitter_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:09 on Nov 24,2019
# vlog -reportprogress 300 transmitter_tb_2.sv 
# -- Compiling module transmitter_tb_2
# 
# Top level modules:
# 	transmitter_tb_2
# End time: 19:03:09 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transmitter_tb_2
# vsim work.transmitter_tb_2 
# Start time: 19:03:10 on Nov 24,2019
# Loading sv_std.std
# Loading work.transmitter_tb_2
# Loading work.transmitter
add wave -position insertpoint  \
sim:/transmitter_tb_2/clk \
sim:/transmitter_tb_2/tx_in \
sim:/transmitter_tb_2/control \
sim:/transmitter_tb_2/tx_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
