Release 14.4 Map P.49d (nt64)
Xilinx Mapping Report File for Design 'toplevel_p2xh'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s50a-vq100-4 -timing -logic_opt on -ol
high -xe n -t 1 -register_duplication on -cm balanced -ir off
-ignore_keep_hierarchy -pr b -power off -o toplevel_p2xh_map.ncd
toplevel_p2xh.ngd toplevel_p2xh.pcf 
Target Device  : xc3s50a
Target Package : vq100
Target Speed   : -4
Mapper Version : spartan3a -- $Revision: 1.55 $
Mapped Date    : Sat Oct 20 14:39:26 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:   19
Logic Utilization:
  Number of Slice Flip Flops:         1,024 out of   1,408   72%
  Number of 4 input LUTs:             1,246 out of   1,408   88%
Logic Distribution:
  Number of occupied Slices:            704 out of     704  100%
    Number of Slices containing only related logic:     704 out of     704 100%
    Number of Slices containing unrelated logic:          0 out of     704   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,315 out of   1,408   93%
    Number used as logic:             1,163
    Number used as a route-thru:         69
    Number used as Shift registers:      83

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 23 out of      68   33%
    IOB Flip Flops:                       9
    IOB Master Pads:                      4
    IOB Slave Pads:                       4
  Number of ODDR2s used:                  4
    Number of DDR_ALIGNMENT = NONE        0
    Number of DDR_ALIGNMENT = C0          4
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of DCMs:                         2 out of       2  100%
  Number of MULT18X18SIOs:                3 out of       3  100%
  Number of RAMB16BWEs:                   2 out of       3   66%

Average Fanout of Non-Clock Nets:                3.28

Peak Memory Usage:  324 MB
Total REAL time to MAP completion:  21 secs 
Total CPU time to MAP completion:   20 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA9> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   Inst_ClockGen/video_dcm_sp_inst, consult the device Interactive Data Sheet.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   Inst_ClockGen/audio_dcm_sp_inst, consult the device Interactive Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew    | Reg (s)      | Resistor | IBUF/IFD | SUSPEND          |
|                                    |                  |           |                      | Term  | Strength | Rate    |              |          | Delay    |                  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CSel                               | IBUF             | INPUT     | LVCMOS33             |       |          |         | IFF1         |          | 0 / 5    |                  |
| CableDetect                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DVI_Blue<0>                        | DIFFMTB          | OUTPUT    | TMDS_33              |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DVI_Blue<1>                        | DIFFSTB          | OUTPUT    | TMDS_33              |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DVI_Clock<0>                       | DIFFMTB          | OUTPUT    | TMDS_33              |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DVI_Clock<1>                       | DIFFSTB          | OUTPUT    | TMDS_33              |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DVI_Green<0>                       | DIFFMTB          | OUTPUT    | TMDS_33              |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DVI_Green<1>                       | DIFFSTB          | OUTPUT    | TMDS_33              |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DVI_Red<0>                         | DIFFMTB          | OUTPUT    | TMDS_33              |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DVI_Red<1>                         | DIFFSTB          | OUTPUT    | TMDS_33              |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| I2S_BClock                         | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
| I2S_Data                           | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
| I2S_LRClock                        | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
| SPDIF_Out                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| VClockN                            | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
| VData<0>                           | IBUF             | INPUT     | LVCMOS33             |       |          |         | IFF1         |          | 0 / 5    |                  |
| VData<1>                           | IBUF             | INPUT     | LVCMOS33             |       |          |         | IFF1         |          | 0 / 5    |                  |
| VData<2>                           | IBUF             | INPUT     | LVCMOS33             |       |          |         | IFF1         |          | 0 / 5    |                  |
| VData<3>                           | IBUF             | INPUT     | LVCMOS33             |       |          |         | IFF1         |          | 0 / 5    |                  |
| VData<4>                           | IBUF             | INPUT     | LVCMOS33             |       |          |         | IFF1         |          | 0 / 5    |                  |
| VData<5>                           | IBUF             | INPUT     | LVCMOS33             |       |          |         | IFF1         |          | 0 / 5    |                  |
| VData<6>                           | IBUF             | INPUT     | LVCMOS33             |       |          |         | IFF1         |          | 0 / 5    |                  |
| VData<7>                           | IBUF             | INPUT     | LVCMOS33             |       |          |         | IFF1         |          | 0 / 5    |                  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 6A - IDDR2/ODDR2 Dual IOB Usage
---------------------------------------

+----------------------------------------------------------------------------+
+----------------------------------------------------------------------------+
| ODDR Pair IOB Names                | Type       | DDR_ALIGNMENT | "Taken" *|
|                                    |            |               | Register |
+----------------------------------------------------------------------------+
| DVI_Clock<0>                       | DIFFMTB    | C0            |          |
| DVI_Clock<1>                       | DIFFSTB    |               | OFF1     |
|                                    |            |               |          |
| DVI_Green<0>                       | DIFFMTB    | C0            |          |
| DVI_Green<1>                       | DIFFSTB    |               | OFF1     |
|                                    |            |               |          |
| DVI_Blue<0>                        | DIFFMTB    | C0            |          |
| DVI_Blue<1>                        | DIFFSTB    |               | OFF1     |
|                                    |            |               |          |
| DVI_Red<0>                         | DIFFMTB    | C0            |          |
| DVI_Red<1>                         | DIFFSTB    |               | OFF1     |
|                                    |            |               |          |
+----------------------------------------------------------------------------+

* "Taken" Register refers to register from the adjoining IO site used
to implement the IDDR2 or ODDR2 configuration.

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
