{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527814290846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527814290848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 20:51:30 2018 " "Processing started: Thu May 31 20:51:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527814290848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527814290848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527814290848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1527814291305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527814292060 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527814292060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527814292060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527814292074 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527814292074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527814292074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C-Behavior " "Found design unit 1: C-Behavior" {  } { { "C.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/C.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527814292198 ""} { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/C.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527814292198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527814292198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU2 " "Found entity 1: CombinedASU2" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/r9dhillo/coe328/lab3/CombinedASU2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527814292315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527814292315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/CombinedASUC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/CombinedASUC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASUC " "Found entity 1: CombinedASUC" {  } { { "output_files/CombinedASUC.bdf" "" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527814292453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527814292453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASUC " "Elaborating entity \"CombinedASUC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527814292750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst\"" {  } { { "output_files/CombinedASUC.bdf" "inst" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 176 416 568 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527814292755 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ASU.vhd(20) " "VHDL Process Statement warning at ASU.vhd(20): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527814292756 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y ASU.vhd(20) " "VHDL Process Statement warning at ASU.vhd(20): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527814292757 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ASU.vhd(25) " "VHDL Process Statement warning at ASU.vhd(25): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527814292757 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y ASU.vhd(25) " "VHDL Process Statement warning at ASU.vhd(25): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527814292757 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y ASU.vhd(26) " "VHDL Process Statement warning at ASU.vhd(26): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527814292757 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ASU.vhd(26) " "VHDL Process Statement warning at ASU.vhd(26): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527814292757 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(32) " "VHDL Process Statement warning at ASU.vhd(32): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527814292757 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(33) " "VHDL Process Statement warning at ASU.vhd(33): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/r9dhillo/coe328/lab3/ASU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527814292757 "|CombinedASU2|ASU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst2 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst2\"" {  } { { "output_files/CombinedASUC.bdf" "inst2" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 200 1096 1272 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527814292759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C C:inst1 " "Elaborating entity \"C\" for hierarchy \"C:inst1\"" {  } { { "output_files/CombinedASUC.bdf" "inst1" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 184 736 880 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527814292762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledneg1\[1\] VCC " "Pin \"ledneg1\[1\]\" is stuck at VCC" {  } { { "output_files/CombinedASUC.bdf" "" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 256 1344 1520 272 "ledneg1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527814293379 "|CombinedASUC|ledneg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledneg1\[2\] VCC " "Pin \"ledneg1\[2\]\" is stuck at VCC" {  } { { "output_files/CombinedASUC.bdf" "" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 256 1344 1520 272 "ledneg1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527814293379 "|CombinedASUC|ledneg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledneg1\[3\] VCC " "Pin \"ledneg1\[3\]\" is stuck at VCC" {  } { { "output_files/CombinedASUC.bdf" "" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 256 1344 1520 272 "ledneg1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527814293379 "|CombinedASUC|ledneg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledneg1\[4\] VCC " "Pin \"ledneg1\[4\]\" is stuck at VCC" {  } { { "output_files/CombinedASUC.bdf" "" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 256 1344 1520 272 "ledneg1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527814293379 "|CombinedASUC|ledneg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledneg1\[5\] VCC " "Pin \"ledneg1\[5\]\" is stuck at VCC" {  } { { "output_files/CombinedASUC.bdf" "" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 256 1344 1520 272 "ledneg1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527814293379 "|CombinedASUC|ledneg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledneg1\[6\] VCC " "Pin \"ledneg1\[6\]\" is stuck at VCC" {  } { { "output_files/CombinedASUC.bdf" "" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 256 1344 1520 272 "ledneg1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527814293379 "|CombinedASUC|ledneg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds1\[1\] GND " "Pin \"leds1\[1\]\" is stuck at GND" {  } { { "output_files/CombinedASUC.bdf" "" { Schematic "/home/student1/r9dhillo/coe328/lab3/output_files/CombinedASUC.bdf" { { 224 1344 1520 240 "leds1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527814293379 "|CombinedASUC|leds1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1527814293379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527814293690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527814293690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527814293889 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527814293889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527814293889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527814293889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527814293958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 20:51:33 2018 " "Processing ended: Thu May 31 20:51:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527814293958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527814293958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527814293958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527814293958 ""}
