# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../klt_pyramid.ip_user_files/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../klt_pyramid.ip_user_files/ip/sub_52m52/sim/sub_52m52.vhd" \
"../../../../klt_pyramid.ip_user_files/ip/mult_26t26/sim/mult_26t26.vhd" \
"../../../../klt_pyramid.ip_user_files/ip/add_26p18/sim/add_26p18.vhd" \
"../../../../klt_pyramid.ip_user_files/ip/mult_9t9/sim/mult_9t9.vhd" \
"../../../../klt_pyramid.ip_user_files/ip/sub_8m8/sim/sub_8m8.vhd" \
"../../../../klt_pyramid.ip_user_files/ip/mult_dy_times_window/sim/mult_dy_times_window.vhd" \
"../../../../klt_pyramid.srcs/sources_1/ip/adder_10p10e10/sim/adder_10p10e10.vhd" \

# Do not sort compile order
nosort
