heat_3d_refsrc_12_Isrc_7_10_8_4_refsnk_15.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_4_6_2_3_refsnk_18.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_13_Isrc_11_3_10_12_refsnk_13.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_7_12_11_8_refsnk_10.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_17_Isrc_19_13_18_10_refsnk_18.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_10_14_18_17_refsnk_0.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_17_8_7_refsnk_4.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_8_Isrc_13_11_1_13_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_17_12_11_16_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_10_18_8_12_refsnk_18.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_13_9_14_2_refsnk_10.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_2_7_15_13_refsnk_8.RI.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_12_8_10_5_refsnk_19.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_15_16_9_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_1_12_16_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_2_Isrc_9_6_1_5_refsnk_2.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_5_18_18_8_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_16_2_14_6_refsnk_3.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_19_Isrc_7_12_11_6_refsnk_20.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_14_3_1_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_15_Isrc_11_3_16_4_refsnk_17.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_5_5_9_3_refsnk_8.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 * 2))
heat_3d_refsrc_20_Isrc_19_2_14_14_refsnk_12.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_1_4_11_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_4_Isrc_8_4_7_14_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_1_Isrc_12_11_3_6_refsnk_4.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_9_4_4_refsnk_4.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_2_6_10_5_refsnk_0.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_10_1_11_17_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_5_11_12_refsnk_5.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_11_7_17_9_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_13_17_4_5_refsnk_11.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_7_18_15_14_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_1_10_1_8_refsnk_3.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_10_14_15_refsnk_19.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc1)
heat_3d_refsrc_9_Isrc_18_12_13_10_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_4_9_12_12_refsnk_10.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_1_15_9_12_refsnk_16.RI.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_18_18_5_14_refsnk_17.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_18_13_13_14_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_17_7_14_refsnk_18.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_12_12_1_12_refsnk_15.RI.CLS32_DS8.ris_Ibound Prog: (if (((Isrc0 + 2) < (B0 + Isrc2)) && ((Isrc0 + Isrc2) < (B1 + 2))) then 0 else 3)
heat_3d_refsrc_7_Isrc_2_4_9_4_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_8_Isrc_19_5_10_7_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_1_16_5_9_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_9_2_7_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_5_17_2_16_refsnk_3.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_7_16_4_8_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_3_10_1_11_refsnk_19.RI.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc2) < (Isrc0 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_10_Isrc_13_18_11_16_refsnk_10.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_4_16_11_4_refsnk_0.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc1 < B0) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_2_8_16_13_refsnk_12.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_10_Isrc_4_6_16_5_refsnk_10.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_1_17_15_17_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_16_12_4_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_19_17_8_17_refsnk_13.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_4_5_12_3_refsnk_8.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc2 < B0) then 0 else (5 * 2))
heat_3d_refsrc_5_Isrc_16_14_14_4_refsnk_5.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_14_4_18_13_refsnk_15.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_14_11_6_17_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_4_9_9_1_refsnk_21.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_10_9_3_8_refsnk_18.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_2_3_12_refsnk_17.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_2_18_10_1_refsnk_19.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_11_Isrc_7_5_16_9_refsnk_11.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_1_8_8_6_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_3_5_1_12_refsnk_20.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_3_Isrc_11_9_17_5_refsnk_3.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_4_Isrc_17_2_11_16_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_5_5_14_2_refsnk_19.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_7_8_7_8_refsnk_12.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_18_12_15_18_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((4 * 6) * (3 + 4)))
heat_3d_refsrc_11_Isrc_5_13_2_2_refsnk_11.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_7_2_4_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_19_Isrc_4_18_13_18_refsnk_20.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_10_2_7_refsnk_19.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_14_11_12_13_refsnk_5.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_7_Isrc_20_7_17_18_refsnk_8.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_11_16_14_12_refsnk_3.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_3_Isrc_17_7_1_18_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B0 - 6) * (3 * 4)))
heat_3d_refsrc_0_Isrc_17_9_3_16_refsnk_0.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_20_15_16_15_refsnk_19.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_21_Isrc_4_18_18_12_refsnk_21.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_17_9_1_12_refsnk_17.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_16_10_7_14_refsnk_14.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_9_1_16_12_refsnk_13.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_15_2_16_6_refsnk_20.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_6_12_4_8_refsnk_4.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_8_Isrc_9_18_13_4_refsnk_5.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 * Isrc1))
heat_3d_refsrc_2_Isrc_12_5_11_8_refsnk_2.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_15_10_1_8_refsnk_0.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_8_6_18_12_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_12_1_13_10_refsnk_18.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_8_2_7_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_17_1_10_refsnk_20.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_10_12_13_5_refsnk_13.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_4_14_7_11_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_15_3_14_refsnk_17.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_14_10_5_3_refsnk_19.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_10_8_1_2_refsnk_10.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_12_10_8_9_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_15_8_4_6_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_19_13_5_8_refsnk_21.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_20_17_2_6_refsnk_11.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_6_Isrc_8_11_7_17_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_1_Isrc_5_14_9_6_refsnk_4.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_11_4_15_16_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_7_2_13_10_refsnk_20.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_3_16_8_17_refsnk_6.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_13_Isrc_15_5_7_9_refsnk_13.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_4_14_11_17_refsnk_15.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_6_Isrc_13_18_5_13_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_7_11_4_refsnk_18.RI.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_15_Isrc_17_12_2_2_refsnk_17.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_3_7_14_8_refsnk_14.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_18_2_18_2_refsnk_5.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_10_16_5_16_refsnk_2.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_11_1_7_13_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_4_18_18_7_refsnk_12.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else 6)
heat_3d_refsrc_8_Isrc_3_5_18_3_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_9_Isrc_3_10_12_17_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_13_4_4_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_16_1_13_18_refsnk_16.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_13_4_18_6_refsnk_21.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
heat_3d_refsrc_17_Isrc_17_15_15_17_refsnk_18.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_15_Isrc_15_15_18_3_refsnk_18.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_1_18_17_9_refsnk_21.Isnk1.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_5_12_3_17_refsnk_3.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - 2))
heat_3d_refsrc_12_Isrc_15_5_5_14_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc3)
heat_3d_refsrc_13_Isrc_5_14_16_8_refsnk_13.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 5)
heat_3d_refsrc_12_Isrc_2_2_1_14_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else Isrc3)
heat_3d_refsrc_20_Isrc_15_17_17_16_refsnk_12.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_7_Isrc_7_3_11_16_refsnk_9.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_7_Isrc_7_18_16_7_refsnk_8.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc3)
heat_3d_refsrc_12_Isrc_4_9_5_10_refsnk_15.Isnk2.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 5)
heat_3d_refsrc_19_Isrc_19_17_1_7_refsnk_20.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_14_17_6_17_refsnk_17.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_19_Isrc_2_6_9_18_refsnk_20.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else Isrc3)
heat_3d_refsrc_17_Isrc_19_10_7_13_refsnk_18.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_11_Isrc_3_3_13_11_refsnk_14.Isnk2.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else (2 * 6))
heat_3d_refsrc_17_Isrc_11_16_11_7_refsnk_12.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 4))
heat_3d_refsrc_18_Isrc_1_15_6_16_refsnk_20.Isnk0.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_0_Isrc_20_15_17_5_refsnk_0.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_14_Isrc_4_11_18_8_refsnk_14.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else (3 * 3))
heat_3d_refsrc_20_Isrc_2_15_13_13_refsnk_12.RI.CLS32_DS8.ris_Ibound Prog: (if (Isnk2 < Isnk3) then 0 else 3)
heat_3d_refsrc_15_Isrc_4_14_16_15_refsnk_18.Isnk2.CLS32_DS8.ris_Ibound Prog: (if (Isrc2 < B0) then 0 else Isrc2)
heat_3d_refsrc_12_Isrc_17_7_12_2_refsnk_15.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_18_2_1_8_refsnk_14.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_20_14_15_17_refsnk_16.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_14_11_8_refsnk_12.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_7_Isrc_17_17_10_13_refsnk_8.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else 1)
heat_3d_refsrc_5_Isrc_12_10_14_2_refsnk_5.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc1)
heat_3d_refsrc_8_Isrc_15_12_16_1_refsnk_9.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isnk2 < B0) && (Isrc0 < B1)) then 0 else 1)
heat_3d_refsrc_5_Isrc_11_2_13_17_refsnk_5.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_12_Isrc_5_16_2_13_refsnk_15.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isnk1 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_15_1_12_13_refsnk_19.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc3)
heat_3d_refsrc_19_Isrc_12_11_7_14_refsnk_20.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc3)
heat_3d_refsrc_18_Isrc_13_9_2_1_refsnk_19.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_15_10_8_6_refsnk_14.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_1_Isrc_17_15_16_8_refsnk_4.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_16_Isrc_4_18_12_16_refsnk_16.Isnk2.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_15_Isrc_1_8_5_1_refsnk_17.Isnk1.CLS32_DS8.ris_Ibound Prog: (if (Isrc1 < B0) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_4_16_13_13_refsnk_11.RI.CLS32_DS8.ris_Ibound Prog: (if (Isnk1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_15_5_14_1_refsnk_0.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
heat_3d_refsrc_13_Isrc_6_8_12_4_refsnk_13.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (6 + 5))
heat_3d_refsrc_4_Isrc_1_3_14_6_refsnk_6.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_16_Isrc_2_9_7_17_refsnk_16.Isnk0.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_0_Isrc_1_14_15_14_refsnk_0.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_3_18_18_11_refsnk_21.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
heat_3d_refsrc_6_Isrc_18_2_14_2_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isnk2 < B0) && (Isrc0 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_13_9_4_refsnk_20.Isnk2.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_5_5_1_13_refsnk_5.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 5)
heat_3d_refsrc_2_Isrc_9_7_9_14_refsnk_2.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_6_8_6_4_refsnk_16.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_5_13_2_3_refsnk_19.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_7_3_1_6_refsnk_8.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_17_11_17_refsnk_8.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_16_5_15_9_refsnk_10.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 5)
heat_3d_refsrc_10_Isrc_14_17_8_14_refsnk_10.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_3_8_7_5_refsnk_13.Isnk1.CLS32_DS8.ris_Ibound Prog: (if (Isrc1 < B0) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_15_15_18_10_refsnk_3.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else Isnk3)
heat_3d_refsrc_21_Isrc_7_12_13_5_refsnk_21.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_8_Isrc_13_11_9_18_refsnk_9.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_6_Isrc_5_6_15_16_refsnk_7.RI.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B0) && (Isrc0 < B1)) then 0 else 1)
heat_3d_refsrc_16_Isrc_2_17_1_5_refsnk_16.Isnk1.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else Isrc1)
heat_3d_refsrc_17_Isrc_2_16_9_13_refsnk_18.Isnk2.CLS32_DS8.ris_Ibound Prog: (if (Isrc1 < B0) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_18_13_18_18_refsnk_2.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B0 - 6))
heat_3d_refsrc_0_Isrc_3_1_6_5_refsnk_0.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (Isrc2 < B0) then 0 else 6)
heat_3d_refsrc_11_Isrc_16_6_7_14_refsnk_11.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc2)
heat_3d_refsrc_12_Isrc_3_11_15_4_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else 4)
heat_3d_refsrc_5_Isrc_1_13_15_10_refsnk_5.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_16_6_3_15_refsnk_18.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_16_2_8_14_refsnk_11.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 2)
heat_3d_refsrc_3_Isrc_18_14_18_10_refsnk_3.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_6_Isrc_19_8_1_13_refsnk_7.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_17_Isrc_2_2_9_4_refsnk_18.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else 4)
heat_3d_refsrc_8_Isrc_20_16_13_11_refsnk_9.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_6_Isrc_5_9_2_9_refsnk_7.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_18_5_15_4_refsnk_4.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
heat_3d_refsrc_9_Isrc_19_16_2_16_refsnk_1.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_2_7_15_1_refsnk_12.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_14_3_14_3_refsnk_3.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_10_16_13_11_refsnk_3.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (3 * 4))
heat_3d_refsrc_17_Isrc_2_17_17_11_refsnk_12.Isnk0.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_7_Isrc_15_1_17_5_refsnk_8.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 5)
heat_3d_refsrc_3_Isrc_1_3_4_9_refsnk_3.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_16_12_10_14_refsnk_0.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_14_15_4_6_refsnk_21.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (6 + 5))
heat_3d_refsrc_3_Isrc_15_7_13_2_refsnk_3.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_12_Isrc_7_18_3_4_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
heat_3d_refsrc_20_Isrc_11_11_16_5_refsnk_12.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_9_15_4_18_refsnk_8.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 4)
heat_3d_refsrc_7_Isrc_9_15_4_18_refsnk_8.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 4)
heat_3d_refsrc_0_Isrc_5_2_17_14_refsnk_0.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 - 4))
heat_3d_refsrc_0_Isrc_5_2_17_14_refsnk_0.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 - 4))
heat_3d_refsrc_14_Isrc_4_14_15_2_refsnk_14.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((B0 + 2) < (Isrc0 + Isrc2)) then 0 else 3)
heat_3d_refsrc_14_Isrc_4_14_15_2_refsnk_14.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((B0 + 2) < (Isrc0 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_17_13_1_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_9_17_13_1_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_18_6_16_15_refsnk_10.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - 1))
heat_3d_refsrc_13_Isrc_18_6_16_15_refsnk_10.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - 1))
heat_3d_refsrc_2_Isrc_11_5_4_12_refsnk_2.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 5)
heat_3d_refsrc_2_Isrc_11_5_4_12_refsnk_2.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 5)
heat_3d_refsrc_6_Isrc_17_7_12_3_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_6_Isrc_17_7_12_3_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_12_Isrc_7_2_9_2_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_12_Isrc_7_2_9_2_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_10_Isrc_4_3_2_16_refsnk_10.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < B0) then 0 else (B0 - 3))
heat_3d_refsrc_10_Isrc_4_3_2_16_refsnk_10.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < B0) then 0 else (B0 - 3))
heat_3d_refsrc_6_Isrc_14_6_18_1_refsnk_7.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_6_Isrc_14_6_18_1_refsnk_7.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_5_4_11_5_refsnk_14.RI.CLS32_DS8.ris_Ibound Prog: (if (Isnk0 < Isnk3) then 0 else Isrc2)
heat_3d_refsrc_14_Isrc_5_4_11_5_refsnk_14.RI.CLS32_DS8.ris_Ibound Prog: (if (Isnk0 < Isnk3) then 0 else Isrc2)
heat_3d_refsrc_2_Isrc_4_2_6_15_refsnk_21.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (Isrc3 - 3))
heat_3d_refsrc_2_Isrc_4_2_6_15_refsnk_21.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (Isrc3 - 3))
heat_3d_refsrc_1_Isrc_16_12_11_14_refsnk_4.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_1_Isrc_16_12_11_14_refsnk_4.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_21_Isrc_15_11_12_2_refsnk_21.RI.CLS32_DS8.ris_Ibound Prog: (if (2 < Isnk3) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_15_11_12_2_refsnk_21.RI.CLS32_DS8.ris_Ibound Prog: (if (2 < Isnk3) then 0 else Isrc1)
heat_3d_refsrc_9_Isrc_16_7_14_16_refsnk_1.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (B0 - 3))
heat_3d_refsrc_9_Isrc_16_7_14_16_refsnk_1.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (B0 - 3))
heat_3d_refsrc_0_Isrc_3_12_14_6_refsnk_0.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 5))
heat_3d_refsrc_0_Isrc_3_12_14_6_refsnk_0.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 5))
heat_3d_refsrc_17_Isrc_1_2_7_18_refsnk_18.Isnk1.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_17_Isrc_1_2_7_18_refsnk_18.Isnk1.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_18_Isrc_11_2_16_6_refsnk_19.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_18_Isrc_11_2_16_6_refsnk_19.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_7_Isrc_12_10_18_4_refsnk_9.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_7_Isrc_12_10_18_4_refsnk_9.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_8_2_7_2_refsnk_6.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_8_2_7_2_refsnk_6.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else Isrc2)
heat_3d_refsrc_6_Isrc_17_1_16_15_refsnk_1.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_1_16_15_refsnk_1.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_16_4_9_refsnk_18.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_17_Isrc_13_16_4_9_refsnk_18.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_9_Isrc_13_5_14_2_refsnk_1.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_9_Isrc_13_5_14_2_refsnk_1.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_13_Isrc_17_7_5_15_refsnk_10.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_13_Isrc_17_7_5_15_refsnk_10.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_13_Isrc_6_4_10_1_refsnk_13.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_6_4_10_1_refsnk_13.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_10_1_2_refsnk_6.Isnk0.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else 4)
heat_3d_refsrc_4_Isrc_4_10_1_2_refsnk_6.Isnk0.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else 4)
heat_3d_refsrc_1_Isrc_18_17_11_15_refsnk_4.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc3)
heat_3d_refsrc_1_Isrc_18_17_11_15_refsnk_4.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc3)
heat_3d_refsrc_19_Isrc_14_5_7_12_refsnk_16.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 4))
heat_3d_refsrc_19_Isrc_14_5_7_12_refsnk_16.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 4))
heat_3d_refsrc_12_Isrc_15_14_7_5_refsnk_15.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_12_Isrc_15_14_7_5_refsnk_15.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_17_Isrc_7_14_18_18_refsnk_18.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_17_Isrc_7_14_18_18_refsnk_18.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_7_Isrc_15_1_17_5_refsnk_8.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_7_Isrc_15_1_17_5_refsnk_8.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_17_Isrc_16_17_3_12_refsnk_18.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc0)
heat_3d_refsrc_17_Isrc_16_17_3_12_refsnk_18.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc0)
heat_3d_refsrc_13_Isrc_17_15_4_18_refsnk_10.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
heat_3d_refsrc_13_Isrc_17_15_4_18_refsnk_10.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
heat_3d_refsrc_8_Isrc_18_11_14_13_refsnk_9.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_8_Isrc_18_11_14_13_refsnk_9.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_6_Isrc_10_12_2_15_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_6_Isrc_10_12_2_15_refsnk_1.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_6_Isrc_2_14_7_12_refsnk_7.Isnk1.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else Isrc1)
heat_3d_refsrc_6_Isrc_2_14_7_12_refsnk_7.Isnk1.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc1) then 0 else Isrc1)
heat_3d_refsrc_19_Isrc_10_9_18_8_refsnk_13.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_19_Isrc_10_9_18_8_refsnk_13.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_12_Isrc_4_6_4_12_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < B0) then 0 else Isrc3)
heat_3d_refsrc_12_Isrc_4_6_4_12_refsnk_15.Isnk3.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < B0) then 0 else Isrc3)
heat_3d_refsrc_16_Isrc_10_6_3_8_refsnk_16.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_10_6_3_8_refsnk_16.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_19_9_14_2_refsnk_21.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_19_9_14_2_refsnk_21.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_12_Isrc_7_6_3_3_refsnk_15.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_12_Isrc_7_6_3_3_refsnk_15.Isnk0.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_4_Isrc_4_11_17_17_refsnk_6.Isnk2.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_4_11_17_17_refsnk_6.Isnk2.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_7_14_15_18_refsnk_16.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_7_14_15_18_refsnk_16.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_4_8_14_17_refsnk_3.Isnk0.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 4)
heat_3d_refsrc_3_Isrc_4_8_14_17_refsnk_3.Isnk0.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc3) then 0 else 4)
heat_3d_refsrc_14_Isrc_9_18_1_4_refsnk_14.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (B0 - Isnk0))
heat_3d_refsrc_14_Isrc_9_18_1_4_refsnk_14.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (B0 - Isnk0))
heat_3d_refsrc_17_Isrc_20_5_1_15_refsnk_12.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (B1 - 4))
heat_3d_refsrc_17_Isrc_20_5_1_15_refsnk_12.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (B1 - 4))
heat_3d_refsrc_10_Isrc_11_6_16_2_refsnk_10.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_11_6_16_2_refsnk_10.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_18_Isrc_19_14_16_6_refsnk_19.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_18_Isrc_19_14_16_6_refsnk_19.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_11_7_4_4_refsnk_12.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
heat_3d_refsrc_20_Isrc_11_7_4_4_refsnk_12.Isnk2.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
heat_3d_refsrc_19_Isrc_13_1_10_13_refsnk_20.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_1_10_13_refsnk_20.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_6_1_2_12_refsnk_10.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 - 2))
heat_3d_refsrc_10_Isrc_6_1_2_12_refsnk_10.RI.CLS32_DS8.ris_Ibound Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 - 2))
heat_3d_refsrc_18_Isrc_18_15_3_2_refsnk_19.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_18_Isrc_18_15_3_2_refsnk_19.Isnk1.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_19_Isrc_18_16_5_12_refsnk_16.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_19_Isrc_18_16_5_12_refsnk_16.Isnk3.CLS32_DS8.ris_Ibound Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_21_Isrc_6_3_8_6_refsnk_21.RI.CLS32_DS8.ris_Ibound Prog: (if (Isnk0 < Isnk3) then 0 else (Isnk3 + 4))
heat_3d_refsrc_21_Isrc_6_3_8_6_refsnk_21.RI.CLS32_DS8.ris_Ibound Prog: (if (Isnk0 < Isnk3) then 0 else (Isnk3 + 4))
heat_3d_refsrc_9_Isrc_8_5_1_10_refsnk_5.RI.CLS32_DS8.ris_Ibound Prog: (if (Isnk0 < Isnk3) then 0 else ((B0 + 0) + (B0 * 6)))
heat_3d_refsrc_9_Isrc_8_5_1_10_refsnk_5.RI.CLS32_DS8.ris_Ibound Prog: (if (Isnk0 < Isnk3) then 0 else ((B0 + 0) + (B0 * 6)))
heat_3d_refsrc_2_Isrc_4_2_10_1_refsnk_2.Isnk0.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else 4)
heat_3d_refsrc_2_Isrc_4_2_10_1_refsnk_2.Isnk0.CLS32_DS8.ris_Ibound Prog: (if (B0 < Isrc2) then 0 else 4)
