<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,       854, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    15625, user unroll pragmas are applied</column>
            <column name="">(2) simplification,     8377, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,     8223, user inline pragmas are applied</column>
            <column name="">(4) simplification,     8083, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1540367 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    29792, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    29793, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    29916, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    29869, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    29875, loop and instruction simplification</column>
            <column name="">(2) parallelization,    29866, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    29866, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    29866, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    29897, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    29944, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:122" col2="854" col3="8083" col4="29869" col5="29866" col6="29944">
                    <row id="6" col0="load_C" col1="code_generated.cpp:12" col2="107" col3="39" col4="3446" col5="3445" col6="3455"/>
                    <row id="1" col0="load_A" col1="code_generated.cpp:25" col2="335" col3="99" col4="8309" col5="8308" col6="8342"/>
                    <row id="2" col0="load_B" col1="code_generated.cpp:50" col2="107" col3="39" col4="115" col5="114" col6="124"/>
                    <row id="5" col0="task0" col1="code_generated.cpp:78" col2="59" col3="3210" col4="4006" col5="4006" col6="4010"/>
                    <row id="3" col0="task1" col1="code_generated.cpp:97" col2="91" col3="4623" col4="7456" col5="7456" col6="7463"/>
                    <row id="4" col0="store_C" col1="code_generated.cpp:63" col2="107" col3="39" col4="1651" col5="1651" col6="1658"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

