INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alarm_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sim_1/new/tb_alarm_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_alarm_clock'
