(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2016-06-23T18:22:39Z")
 (DESIGN "Dual-PSoC-DCO")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Dual-PSoC-DCO")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Net_138.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_191__SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_191__SYNC_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_2884.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_2885.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\EdgeDetect_3\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseConvert_2\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_DelSig_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_ADC_SAR\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_ADC_SAR\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_ADC_SAR\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus Net_191.main_1 (6.808:6.808:6.808))
    (INTERCONNECT \\ADC_DelSig_1\:DEC\\.interrupt \\ADC_DelSig_1\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_138.q Net_2728.main_0 (4.706:4.706:4.706))
    (INTERCONNECT Net_138.q Net_2805.main_1 (4.153:4.153:4.153))
    (INTERCONNECT Net_138.q \\PulseConvert_1\:in_sample\\.main_1 (2.298:2.298:2.298))
    (INTERCONNECT Net_138.q \\PulseConvert_1\:out_sample\\.main_1 (4.153:4.153:4.153))
    (INTERCONNECT OSC1_Soft_Sync\(0\).fb \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (5.301:5.301:5.301))
    (INTERCONNECT OSC1_Soft_Sync\(0\).fb \\OSC1_Freq_Timer\:TimerUDB\:capture_last\\.main_0 (5.301:5.301:5.301))
    (INTERCONNECT Net_191.q Net_191__SYNC.in (6.866:6.866:6.866))
    (INTERCONNECT Net_191.q Net_191__SYNC_1.in (6.867:6.867:6.867))
    (INTERCONNECT Net_191.q Net_2728.clock_0 (5.923:5.923:5.923))
    (INTERCONNECT Net_191.q \\EdgeDetect_1\:last\\.clock_0 (5.923:5.923:5.923))
    (INTERCONNECT Net_191.q \\PulseConvert_1\:in_sample\\.clock_0 (4.986:4.986:4.986))
    (INTERCONNECT Net_191__SYNC.out Net_138.clk_en (2.607:2.607:2.607))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:capture_last\\.clk_en (2.607:2.607:2.607))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.clk_en (3.386:3.386:3.386))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.clk_en (3.502:3.502:3.502))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.clk_en (3.386:3.386:3.386))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.clk_en (4.532:4.532:4.532))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.clk_en (4.535:4.535:4.535))
    (INTERCONNECT Net_191__SYNC_1.out \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clk_en (2.893:2.893:2.893))
    (INTERCONNECT Net_2728.q Net_2805.main_0 (4.865:4.865:4.865))
    (INTERCONNECT Net_2728.q Net_2822.main_0 (5.417:5.417:5.417))
    (INTERCONNECT Net_2728.q OSC1_Square_Out\(0\).pin_input (6.742:6.742:6.742))
    (INTERCONNECT Net_2728.q \\PulseConvert_1\:in_sample\\.main_0 (6.861:6.861:6.861))
    (INTERCONNECT Net_2728.q \\PulseConvert_1\:out_sample\\.main_0 (4.865:4.865:4.865))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_2805.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PulseConvert_1\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2742.q OSC1_Saw_Reset\(0\).pin_input (5.460:5.460:5.460))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb Net_2795.main_1 (6.931:6.931:6.931))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb \\EdgeDetect_1\:last\\.main_0 (6.008:6.008:6.008))
    (INTERCONNECT Net_2795.q Net_2728.ar_0 (3.546:3.546:3.546))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.reset (3.546:3.546:3.546))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_2 (3.567:3.567:3.567))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_2 (3.536:3.536:3.536))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_2 (4.416:4.416:4.416))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_2 (4.447:4.447:4.447))
    (INTERCONNECT Net_2805.q Net_2742.main_1 (3.785:3.785:3.785))
    (INTERCONNECT Net_2805.q Net_2810.main_1 (4.516:4.516:4.516))
    (INTERCONNECT Net_2805.q \\PulseConvert_1\:out_sample\\.main_2 (3.195:3.195:3.195))
    (INTERCONNECT Net_2810.q OSC1_Saw_Preset\(0\).pin_input (6.645:6.645:6.645))
    (INTERCONNECT Net_2822.q \\OSC1_IDAC8\:viDAC8\\.idir (7.813:7.813:7.813))
    (INTERCONNECT Net_2875.q \\OSC2_IDAC8_1\:viDAC8\\.idir (7.793:7.793:7.793))
    (INTERCONNECT Net_2878.q Net_2885.ar_0 (5.216:5.216:5.216))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.reset (4.293:4.293:4.293))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_2 (3.075:3.075:3.075))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_2 (3.076:3.076:3.076))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_2 (4.322:4.322:4.322))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_2 (4.320:4.320:4.320))
    (INTERCONNECT OSC2_Soft_Sync_1\(0\).fb \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.main_1 (7.358:7.358:7.358))
    (INTERCONNECT OSC2_Soft_Sync_1\(0\).fb \\OSC2_Freq_Timer_1\:TimerUDB\:capture_last\\.main_0 (7.358:7.358:7.358))
    (INTERCONNECT Net_2884.q Net_2885.main_0 (2.619:2.619:2.619))
    (INTERCONNECT Net_2884.q Net_2896.main_0 (4.129:4.129:4.129))
    (INTERCONNECT Net_2884.q \\PulseConvert_2\:in_sample\\.main_0 (5.043:5.043:5.043))
    (INTERCONNECT Net_2884.q \\PulseConvert_2\:out_sample\\.main_0 (4.129:4.129:4.129))
    (INTERCONNECT Net_2885.q Net_2875.main_1 (6.391:6.391:6.391))
    (INTERCONNECT Net_2885.q Net_2896.main_1 (4.384:4.384:4.384))
    (INTERCONNECT Net_2885.q OSC2_Square_Out_1\(0\).pin_input (5.725:5.725:5.725))
    (INTERCONNECT Net_2885.q \\PulseConvert_2\:in_sample\\.main_1 (5.298:5.298:5.298))
    (INTERCONNECT Net_2885.q \\PulseConvert_2\:out_sample\\.main_1 (4.384:4.384:4.384))
    (INTERCONNECT \\OSC2_Comp_1\:ctComp\\.out OSC2_Pulse_Out_1\(0\).pin_input (7.979:7.979:7.979))
    (INTERCONNECT Net_2896.q Net_2899.main_1 (2.589:2.589:2.589))
    (INTERCONNECT Net_2896.q Net_2904.main_1 (2.587:2.587:2.587))
    (INTERCONNECT Net_2896.q \\PulseConvert_2\:out_sample\\.main_2 (2.589:2.589:2.589))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_2896.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PulseConvert_2\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2899.q OSC2_Saw_Reset_1\(0\).pin_input (6.364:6.364:6.364))
    (INTERCONNECT OSC2_Hard_Sync_1\(0\).fb Net_2878.main_0 (6.213:6.213:6.213))
    (INTERCONNECT OSC2_Hard_Sync_1\(0\).fb \\EdgeDetect_3\:last\\.main_0 (6.213:6.213:6.213))
    (INTERCONNECT Net_2904.q OSC2_Saw_Preset_1\(0\).pin_input (7.086:7.086:7.086))
    (INTERCONNECT \\OSC2_ADC_SAR\:SAR\:ADC_SAR\\.next \\OSC2_ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_0 (4.710:4.710:4.710))
    (INTERCONNECT Net_4023.q \\OSC2_ADC_SAR\:IRQ\\.interrupt (14.905:14.905:14.905))
    (INTERCONNECT Net_4023.q \\OSC2_ADC_SAR\:bSAR_SEQ\:EOCSts\\.status_0 (9.516:9.516:9.516))
    (INTERCONNECT Net_4023.q \\OSC2_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (6.423:6.423:6.423))
    (INTERCONNECT \\OSC1_ADC_SAR\:SAR\:ADC_SAR\\.next \\OSC1_ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_0 (8.669:8.669:8.669))
    (INTERCONNECT Net_4412.q \\OSC1_ADC_SAR\:IRQ\\.interrupt (12.471:12.471:12.471))
    (INTERCONNECT Net_4412.q \\OSC1_ADC_SAR\:bSAR_SEQ\:EOCSts\\.status_0 (7.831:7.831:7.831))
    (INTERCONNECT Net_4412.q \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (7.673:7.673:7.673))
    (INTERCONNECT \\USBMIDI_1\:USB\\.sof_int \\USBMIDI_1\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_0 Net_191.main_2 (6.587:6.587:6.587))
    (INTERCONNECT OSC1_LFO_SW\(0\).fb Net_191.main_0 (6.687:6.687:6.687))
    (INTERCONNECT \\OSC1_Comp\:ctComp\\.out OSC1_Pulse_Out\(0\).pin_input (9.314:9.314:9.314))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Net_2742.main_0 (8.996:8.996:8.996))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Net_2810.main_0 (9.050:9.050:9.050))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Net_2822.main_1 (8.241:8.241:8.241))
    (INTERCONNECT \\Comp_1\:ctComp\\.out \\OSC1_IDAC8_SAW\:viDAC8\\.idir (3.691:3.691:3.691))
    (INTERCONNECT OSC1_Pulse_Out\(0\).pad_out OSC1_Pulse_Out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Preset\(0\).pad_out OSC1_Saw_Preset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Reset\(0\).pad_out OSC1_Saw_Reset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Square_Out\(0\).pad_out OSC1_Square_Out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Comp_2\:ctComp\\.out Net_2875.main_0 (5.287:5.287:5.287))
    (INTERCONNECT \\Comp_2\:ctComp\\.out Net_2899.main_0 (7.001:7.001:7.001))
    (INTERCONNECT \\Comp_2\:ctComp\\.out Net_2904.main_0 (7.000:7.000:7.000))
    (INTERCONNECT \\Comp_2\:ctComp\\.out \\OSC2_IDAC8_SAW_1\:viDAC8\\.idir (4.444:4.444:4.444))
    (INTERCONNECT OSC2_Pulse_Out_1\(0\).pad_out OSC2_Pulse_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Preset_1\(0\).pad_out OSC2_Saw_Preset_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Reset_1\(0\).pad_out OSC2_Saw_Reset_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Square_Out_1\(0\).pad_out OSC2_Square_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_DelSig_1\:DSM\\.extclk_cp_udb (9.058:9.058:9.058))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.dec_clock \\ADC_DelSig_1\:DEC\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.mod_dat_0 \\ADC_DelSig_1\:DEC\\.mod_dat_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.mod_dat_1 \\ADC_DelSig_1\:DEC\\.mod_dat_1 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.mod_dat_2 \\ADC_DelSig_1\:DEC\\.mod_dat_2 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.mod_dat_3 \\ADC_DelSig_1\:DEC\\.mod_dat_3 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DEC\\.modrst \\ADC_DelSig_1\:DSM\\.reset_dec (0.000:0.000:0.000))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q Net_2795.main_0 (2.912:2.912:2.912))
    (INTERCONNECT \\EdgeDetect_3\:last\\.q Net_2878.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (12.032:12.032:12.032))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (12.787:12.787:12.787))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (6.221:6.221:6.221))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (12.210:12.210:12.210))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (8.252:8.252:8.252))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (12.210:12.210:12.210))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (10.714:10.714:10.714))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (12.210:12.210:12.210))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (12.397:12.397:12.397))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (12.562:12.562:12.562))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (12.035:12.035:12.035))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (7.936:7.936:7.936))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (11.281:11.281:11.281))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (12.210:12.210:12.210))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (11.281:11.281:11.281))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (11.281:11.281:11.281))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (8.252:8.252:8.252))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (6.221:6.221:6.221))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (12.397:12.397:12.397))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (12.219:12.219:12.219))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (12.787:12.787:12.787))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (12.219:12.219:12.219))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (7.936:7.936:7.936))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (12.787:12.787:12.787))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (12.562:12.562:12.562))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (7.936:7.936:7.936))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (11.578:11.578:11.578))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (9.717:9.717:9.717))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (12.930:12.930:12.930))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (12.562:12.562:12.562))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (12.032:12.032:12.032))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (10.714:10.714:10.714))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (11.985:11.985:11.985))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (12.397:12.397:12.397))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (10.714:10.714:10.714))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (10.714:10.714:10.714))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (12.562:12.562:12.562))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (9.116:9.116:9.116))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (11.985:11.985:11.985))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (12.219:12.219:12.219))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (6.221:6.221:6.221))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (12.930:12.930:12.930))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (11.985:11.985:11.985))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (12.930:12.930:12.930))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (9.116:9.116:9.116))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (10.017:10.017:10.017))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (11.985:11.985:11.985))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (11.578:11.578:11.578))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (12.219:12.219:12.219))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (11.578:11.578:11.578))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (7.936:7.936:7.936))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (10.017:10.017:10.017))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (9.116:9.116:9.116))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (12.032:12.032:12.032))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (9.717:9.717:9.717))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (9.717:9.717:9.717))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (12.787:12.787:12.787))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (12.397:12.397:12.397))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (9.116:9.116:9.116))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (8.252:8.252:8.252))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (6.221:6.221:6.221))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (8.252:8.252:8.252))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (10.017:10.017:10.017))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (12.032:12.032:12.032))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_8 (2.312:2.312:2.312))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_10 (8.389:8.389:8.389))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (4.846:4.846:4.846))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (10.452:10.452:10.452))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (8.783:8.783:8.783))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (8.100:8.100:8.100))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (8.967:8.967:8.967))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (8.100:8.100:8.100))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (10.034:10.034:10.034))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (8.100:8.100:8.100))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (4.867:4.867:4.867))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (11.715:11.715:11.715))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (5.772:5.772:5.772))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (5.825:5.825:5.825))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (10.037:10.037:10.037))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (8.100:8.100:8.100))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (10.037:10.037:10.037))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (10.037:10.037:10.037))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (8.967:8.967:8.967))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (8.783:8.783:8.783))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (4.867:4.867:4.867))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (8.106:8.106:8.106))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (10.452:10.452:10.452))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (8.106:8.106:8.106))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (5.825:5.825:5.825))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (10.452:10.452:10.452))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (11.715:11.715:11.715))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (5.825:5.825:5.825))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (11.700:11.700:11.700))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (7.722:7.722:7.722))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (5.245:5.245:5.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (11.715:11.715:11.715))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (4.846:4.846:4.846))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (10.034:10.034:10.034))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (11.690:11.690:11.690))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (4.867:4.867:4.867))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (10.034:10.034:10.034))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (10.034:10.034:10.034))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (11.715:11.715:11.715))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (8.799:8.799:8.799))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (11.690:11.690:11.690))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (8.106:8.106:8.106))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (8.783:8.783:8.783))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (5.245:5.245:5.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (11.690:11.690:11.690))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (5.245:5.245:5.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (8.799:8.799:8.799))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (10.460:10.460:10.460))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (11.690:11.690:11.690))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (11.700:11.700:11.700))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (8.106:8.106:8.106))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (11.700:11.700:11.700))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (5.825:5.825:5.825))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (10.460:10.460:10.460))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (8.799:8.799:8.799))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (4.846:4.846:4.846))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (7.722:7.722:7.722))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (7.722:7.722:7.722))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (10.452:10.452:10.452))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (4.867:4.867:4.867))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (8.799:8.799:8.799))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (8.967:8.967:8.967))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (8.783:8.783:8.783))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (8.967:8.967:8.967))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (10.460:10.460:10.460))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (4.846:4.846:4.846))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_8 (6.310:6.310:6.310))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (3.335:3.335:3.335))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (11.420:11.420:11.420))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (9.688:9.688:9.688))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (13.966:13.966:13.966))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (7.011:7.011:7.011))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (13.966:13.966:13.966))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (4.582:4.582:4.582))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (13.966:13.966:13.966))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (3.338:3.338:3.338))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (11.433:11.433:11.433))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (3.447:3.447:3.447))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (4.557:4.557:4.557))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (4.582:4.582:4.582))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (13.966:13.966:13.966))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (4.582:4.582:4.582))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (4.582:4.582:4.582))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (7.011:7.011:7.011))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (9.688:9.688:9.688))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (3.338:3.338:3.338))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (13.979:13.979:13.979))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (11.420:11.420:11.420))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (13.979:13.979:13.979))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (4.557:4.557:4.557))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (11.420:11.420:11.420))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (11.433:11.433:11.433))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (4.557:4.557:4.557))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (10.988:10.988:10.988))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (7.008:7.008:7.008))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (3.453:3.453:3.453))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (11.433:11.433:11.433))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (3.335:3.335:3.335))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (4.582:4.582:4.582))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (11.992:11.992:11.992))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (3.338:3.338:3.338))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (4.582:4.582:4.582))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (4.582:4.582:4.582))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (11.433:11.433:11.433))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (9.679:9.679:9.679))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (11.992:11.992:11.992))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (13.979:13.979:13.979))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (9.688:9.688:9.688))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (3.453:3.453:3.453))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (11.992:11.992:11.992))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (3.453:3.453:3.453))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (9.679:9.679:9.679))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (10.422:10.422:10.422))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (11.992:11.992:11.992))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (10.988:10.988:10.988))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (13.979:13.979:13.979))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (10.988:10.988:10.988))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (4.557:4.557:4.557))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (10.422:10.422:10.422))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (9.679:9.679:9.679))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (3.335:3.335:3.335))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (7.008:7.008:7.008))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (7.008:7.008:7.008))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (11.420:11.420:11.420))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (3.338:3.338:3.338))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (9.679:9.679:9.679))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (7.011:7.011:7.011))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (9.688:9.688:9.688))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (7.011:7.011:7.011))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (10.422:10.422:10.422))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (3.335:3.335:3.335))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_6 (11.776:11.776:11.776))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_6 (10.299:10.299:10.299))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (4.908:4.908:4.908))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (13.934:13.934:13.934))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (13.129:13.129:13.129))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (7.983:7.983:7.983))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (10.124:10.124:10.124))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (7.983:7.983:7.983))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (7.257:7.257:7.257))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (7.983:7.983:7.983))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (4.122:4.122:4.122))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (16.268:16.268:16.268))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (4.906:4.906:4.906))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (7.183:7.183:7.183))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (8.800:8.800:8.800))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (7.983:7.983:7.983))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (8.800:8.800:8.800))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (8.800:8.800:8.800))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (10.124:10.124:10.124))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (13.129:13.129:13.129))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (4.122:4.122:4.122))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (7.996:7.996:7.996))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (13.934:13.934:13.934))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (7.996:7.996:7.996))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (7.183:7.183:7.183))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (13.934:13.934:13.934))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (16.268:16.268:16.268))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (7.183:7.183:7.183))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (18.265:18.265:18.265))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (11.776:11.776:11.776))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (4.121:4.121:4.121))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (16.268:16.268:16.268))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (4.908:4.908:4.908))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (7.257:7.257:7.257))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (16.821:16.821:16.821))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (4.122:4.122:4.122))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (7.257:7.257:7.257))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (7.257:7.257:7.257))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (16.268:16.268:16.268))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (12.563:12.563:12.563))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (16.821:16.821:16.821))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (7.996:7.996:7.996))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (13.129:13.129:13.129))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (4.121:4.121:4.121))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (16.821:16.821:16.821))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (4.121:4.121:4.121))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (12.563:12.563:12.563))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (19.603:19.603:19.603))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (16.821:16.821:16.821))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (18.265:18.265:18.265))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (7.996:7.996:7.996))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (18.265:18.265:18.265))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (7.183:7.183:7.183))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (19.603:19.603:19.603))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (12.563:12.563:12.563))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (4.908:4.908:4.908))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (11.776:11.776:11.776))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (11.776:11.776:11.776))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (13.934:13.934:13.934))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (4.122:4.122:4.122))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (12.563:12.563:12.563))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (10.124:10.124:10.124))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (13.129:13.129:13.129))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (10.124:10.124:10.124))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (19.603:19.603:19.603))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (4.908:4.908:4.908))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_4 (8.584:8.584:8.584))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_4 (7.868:7.868:7.868))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (11.235:11.235:11.235))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (10.687:10.687:10.687))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (9.641:9.641:9.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (12.245:12.245:12.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (8.581:8.581:8.581))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (12.245:12.245:12.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (9.810:9.810:9.810))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (12.245:12.245:12.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (11.215:11.215:11.215))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (3.258:3.258:3.258))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (11.238:11.238:11.238))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (9.823:9.823:9.823))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (9.814:9.814:9.814))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (12.245:12.245:12.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (9.814:9.814:9.814))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (9.814:9.814:9.814))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (8.581:8.581:8.581))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (9.641:9.641:9.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (11.215:11.215:11.215))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (12.784:12.784:12.784))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (10.687:10.687:10.687))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (12.784:12.784:12.784))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (9.823:9.823:9.823))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (10.687:10.687:10.687))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (3.258:3.258:3.258))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (9.823:9.823:9.823))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (3.281:3.281:3.281))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (8.584:8.584:8.584))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (11.219:11.219:11.219))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (3.258:3.258:3.258))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (11.235:11.235:11.235))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (9.810:9.810:9.810))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (3.278:3.278:3.278))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (11.215:11.215:11.215))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (9.810:9.810:9.810))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (9.810:9.810:9.810))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (3.258:3.258:3.258))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (9.660:9.660:9.660))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (3.278:3.278:3.278))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (12.784:12.784:12.784))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (9.641:9.641:9.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (11.219:11.219:11.219))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (3.278:3.278:3.278))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (11.219:11.219:11.219))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (9.660:9.660:9.660))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (10.558:10.558:10.558))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (3.278:3.278:3.278))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (3.281:3.281:3.281))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (12.784:12.784:12.784))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (3.281:3.281:3.281))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (9.823:9.823:9.823))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (10.558:10.558:10.558))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (9.660:9.660:9.660))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (11.235:11.235:11.235))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (8.584:8.584:8.584))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (8.584:8.584:8.584))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (10.687:10.687:10.687))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (11.215:11.215:11.215))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (9.660:9.660:9.660))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (8.581:8.581:8.581))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (9.641:9.641:9.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (8.581:8.581:8.581))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (10.558:10.558:10.558))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (11.235:11.235:11.235))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_2 (8.317:8.317:8.317))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_2 (7.601:7.601:7.601))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (7.627:7.627:7.627))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (10.395:10.395:10.395))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (9.372:9.372:9.372))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (11.260:11.260:11.260))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (8.313:8.313:8.313))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (11.260:11.260:11.260))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (6.432:6.432:6.432))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (11.260:11.260:11.260))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (7.614:7.614:7.614))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (11.719:11.719:11.719))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (5.653:5.653:5.653))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (6.417:6.417:6.417))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (4.710:4.710:4.710))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (11.260:11.260:11.260))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (4.710:4.710:4.710))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (4.710:4.710:4.710))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (8.313:8.313:8.313))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (9.372:9.372:9.372))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (7.614:7.614:7.614))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (11.269:11.269:11.269))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (10.395:10.395:10.395))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (11.269:11.269:11.269))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (6.417:6.417:6.417))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (10.395:10.395:10.395))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (11.719:11.719:11.719))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (6.417:6.417:6.417))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (12.127:12.127:12.127))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (8.317:8.317:8.317))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (7.622:7.622:7.622))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (11.719:11.719:11.719))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (7.627:7.627:7.627))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (6.432:6.432:6.432))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (12.672:12.672:12.672))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (7.614:7.614:7.614))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (6.432:6.432:6.432))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (6.432:6.432:6.432))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (11.719:11.719:11.719))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (9.391:9.391:9.391))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (12.672:12.672:12.672))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (11.269:11.269:11.269))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (9.372:9.372:9.372))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (7.622:7.622:7.622))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (12.672:12.672:12.672))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (7.622:7.622:7.622))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (9.391:9.391:9.391))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (13.596:13.596:13.596))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (12.672:12.672:12.672))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (12.127:12.127:12.127))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (11.269:11.269:11.269))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (12.127:12.127:12.127))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (6.417:6.417:6.417))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (13.596:13.596:13.596))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (9.391:9.391:9.391))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (7.627:7.627:7.627))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (8.317:8.317:8.317))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (8.317:8.317:8.317))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (10.395:10.395:10.395))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (7.614:7.614:7.614))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (9.391:9.391:9.391))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (8.313:8.313:8.313))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (9.372:9.372:9.372))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (8.313:8.313:8.313))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (13.596:13.596:13.596))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (7.627:7.627:7.627))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_0 (7.789:7.789:7.789))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_0 (6.783:6.783:6.783))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (3.467:3.467:3.467))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (12.454:12.454:12.454))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (9.476:9.476:9.476))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (15.001:15.001:15.001))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (6.812:6.812:6.812))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (15.001:15.001:15.001))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (5.462:5.462:5.462))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (15.001:15.001:15.001))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (13.039:13.039:13.039))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (4.102:4.102:4.102))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (5.009:5.009:5.009))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (6.010:6.010:6.010))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (15.001:15.001:15.001))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (6.010:6.010:6.010))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (6.010:6.010:6.010))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (6.812:6.812:6.812))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (9.476:9.476:9.476))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (15.013:15.013:15.013))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (12.454:12.454:12.454))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (15.013:15.013:15.013))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (5.009:5.009:5.009))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (12.454:12.454:12.454))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (13.039:13.039:13.039))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (5.009:5.009:5.009))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (12.035:12.035:12.035))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (7.789:7.789:7.789))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (4.632:4.632:4.632))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (13.039:13.039:13.039))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (3.467:3.467:3.467))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (5.462:5.462:5.462))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (12.458:12.458:12.458))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (5.462:5.462:5.462))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (5.462:5.462:5.462))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (13.039:13.039:13.039))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (9.529:9.529:9.529))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (12.458:12.458:12.458))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (15.013:15.013:15.013))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (9.476:9.476:9.476))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (4.632:4.632:4.632))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (12.458:12.458:12.458))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (4.632:4.632:4.632))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (9.529:9.529:9.529))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (10.477:10.477:10.477))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (12.458:12.458:12.458))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (12.035:12.035:12.035))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (15.013:15.013:15.013))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (12.035:12.035:12.035))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (5.009:5.009:5.009))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (10.477:10.477:10.477))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (9.529:9.529:9.529))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (3.467:3.467:3.467))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (7.789:7.789:7.789))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (7.789:7.789:7.789))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (12.454:12.454:12.454))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (9.529:9.529:9.529))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (6.812:6.812:6.812))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (9.476:9.476:9.476))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (6.812:6.812:6.812))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (10.477:10.477:10.477))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (3.467:3.467:3.467))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.q OSC1_CV_IN\(0\).pin_input (5.421:5.421:5.421))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.q OSC1_RANGE\(0\).pin_input (6.327:6.327:6.327))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.q OSC1_Coarse\(0\).pin_input (6.328:6.328:6.328))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.q OSC1_Fine\(0\).pin_input (5.401:5.401:5.401))
    (INTERCONNECT \\OSC1_ADC_SAR\:TempBuf\\.termout \\OSC1_ADC_SAR\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\OSC1_ADC_SAR\:SAR\:ADC_SAR\\.eof_udb \\OSC1_ADC_SAR\:TempBuf\\.dmareq (9.856:9.856:9.856))
    (INTERCONNECT \\OSC1_ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.out \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (6.147:6.147:6.147))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_4412.main_0 (4.773:4.773:4.773))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.510:2.510:2.510))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\OSC1_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.main_0 (4.773:4.773:4.773))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:cnt_enable\\.q \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.enable (2.308:2.308:2.308))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 Net_4412.clk_en (6.708:6.708:6.708))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clk_en (3.228:3.228:3.228))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\OSC1_ADC_SAR\:bSAR_SEQ\:EOCSts\\.clk_en (6.708:6.708:6.708))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\OSC1_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clk_en (6.708:6.708:6.708))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.load (3.091:3.091:3.091))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\OSC1_ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_1 (3.115:3.115:3.115))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.q Net_4412.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.896:2.896:2.896))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.main_0 (2.910:2.910:2.910))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_9 (3.196:3.196:3.196))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.main_0 (3.218:3.218:3.218))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_7 (4.351:4.351:4.351))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_7 (3.796:3.796:3.796))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.main_0 (2.899:2.899:2.899))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_5 (4.719:4.719:4.719))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_5 (4.163:4.163:4.163))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.main_0 (5.449:5.449:5.449))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_3 (4.850:4.850:4.850))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_3 (4.270:4.270:4.270))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.main_0 (2.631:2.631:2.631))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_1 (4.694:4.694:4.694))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_1 (4.122:4.122:4.122))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.main_0 (3.230:3.230:3.230))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_4412.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\OSC1_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_2 \\OSC1_ADC_SAR\:SAR\:ADC_SAR\\.clk_udb (7.815:7.815:7.815))
    (INTERCONNECT \\OSC1_ADC_SAR\:FinalBuf\\.termout \\OSC1_ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.in (7.987:7.987:7.987))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (3.742:3.742:3.742))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (4.707:4.707:4.707))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (3.750:3.750:3.750))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (5.489:5.489:5.489))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (6.008:6.008:6.008))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capture_last\\.q \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_138.main_0 (3.462:3.462:3.462))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.462:3.462:3.462))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (2.603:2.603:2.603))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (2.608:2.608:2.608))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.659:3.659:3.659))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.655:3.655:3.655))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:status_tc\\.main_0 (3.462:3.462:3.462))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb Net_138.main_1 (4.761:4.761:4.761))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (3.744:3.744:3.744))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (3.869:3.869:3.869))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.959:2.959:2.959))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.977:2.977:2.977))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:status_tc\\.main_1 (4.761:4.761:4.761))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.862:2.862:2.862))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.863:2.863:2.863))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:status_tc\\.q \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.908:2.908:2.908))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (4.747:4.747:4.747))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (13.128:13.128:13.128))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (18.859:18.859:18.859))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (2.960:2.960:2.960))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (18.859:18.859:18.859))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (18.931:18.931:18.931))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (19.846:19.846:19.846))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (3.090:3.090:3.090))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (4.747:4.747:4.747))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (3.086:3.086:3.086))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (15.808:15.808:15.808))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (6.517:6.517:6.517))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (4.744:4.744:4.744))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (3.090:3.090:3.090))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (11.889:11.889:11.889))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (4.744:4.744:4.744))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (11.889:11.889:11.889))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (18.931:18.931:18.931))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (3.090:3.090:3.090))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (4.747:4.747:4.747))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (13.128:13.128:13.128))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (13.128:13.128:13.128))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (5.180:5.180:5.180))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (11.889:11.889:11.889))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (4.744:4.744:4.744))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (8.810:8.810:8.810))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (13.128:13.128:13.128))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (18.360:18.360:18.360))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (9.390:9.390:9.390))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (18.360:18.360:18.360))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (18.931:18.931:18.931))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (6.214:6.214:6.214))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (5.725:5.725:5.725))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (5.180:5.180:5.180))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (19.846:19.846:19.846))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (9.390:9.390:9.390))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (19.846:19.846:19.846))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (9.390:9.390:9.390))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (19.846:19.846:19.846))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (18.859:18.859:18.859))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (8.810:8.810:8.810))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (2.960:2.960:2.960))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (11.889:11.889:11.889))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (5.725:5.725:5.725))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (5.725:5.725:5.725))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (15.808:15.808:15.808))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (18.360:18.360:18.360))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (2.960:2.960:2.960))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (3.086:3.086:3.086))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (8.810:8.810:8.810))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (6.214:6.214:6.214))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (18.931:18.931:18.931))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (15.808:15.808:15.808))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (6.214:6.214:6.214))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (5.725:5.725:5.725))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (9.390:9.390:9.390))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (6.517:6.517:6.517))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (4.744:4.744:4.744))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (8.810:8.810:8.810))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (3.086:3.086:3.086))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (3.086:3.086:3.086))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (5.180:5.180:5.180))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (18.360:18.360:18.360))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (18.859:18.859:18.859))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_8 (2.296:2.296:2.296))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_10 (7.147:7.147:7.147))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (5.850:5.850:5.850))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (8.809:8.809:8.809))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (9.508:9.508:9.508))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (6.758:6.758:6.758))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (9.508:9.508:9.508))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (8.528:8.528:8.528))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (9.530:9.530:9.530))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (7.719:7.719:7.719))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (5.850:5.850:5.850))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (6.739:6.739:6.739))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (10.918:10.918:10.918))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (4.888:4.888:4.888))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (5.024:5.024:5.024))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (7.719:7.719:7.719))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (8.822:8.822:8.822))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (5.024:5.024:5.024))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (8.822:8.822:8.822))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (8.528:8.528:8.528))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (7.719:7.719:7.719))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (5.850:5.850:5.850))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (8.809:8.809:8.809))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (8.809:8.809:8.809))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (5.826:5.826:5.826))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (8.822:8.822:8.822))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (5.024:5.024:5.024))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (7.721:7.721:7.721))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (8.809:8.809:8.809))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (8.834:8.834:8.834))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (7.165:7.165:7.165))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (8.834:8.834:8.834))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (8.528:8.528:8.528))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (4.612:4.612:4.612))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (5.831:5.831:5.831))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (5.826:5.826:5.826))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (9.530:9.530:9.530))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (7.165:7.165:7.165))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (9.530:9.530:9.530))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (7.165:7.165:7.165))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (9.530:9.530:9.530))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (9.508:9.508:9.508))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (7.721:7.721:7.721))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (6.758:6.758:6.758))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (8.822:8.822:8.822))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (5.831:5.831:5.831))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (5.831:5.831:5.831))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (10.918:10.918:10.918))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (8.834:8.834:8.834))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (6.758:6.758:6.758))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (6.739:6.739:6.739))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (7.721:7.721:7.721))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (4.612:4.612:4.612))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (8.528:8.528:8.528))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (10.918:10.918:10.918))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (4.612:4.612:4.612))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (5.831:5.831:5.831))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (7.165:7.165:7.165))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (4.888:4.888:4.888))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (5.024:5.024:5.024))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (7.721:7.721:7.721))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (6.739:6.739:6.739))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (6.739:6.739:6.739))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (5.826:5.826:5.826))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (8.834:8.834:8.834))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (9.508:9.508:9.508))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_8 (5.530:5.530:5.530))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (3.394:3.394:3.394))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (9.575:9.575:9.575))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (16.143:16.143:16.143))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (5.139:5.139:5.139))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (16.143:16.143:16.143))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (15.076:15.076:15.076))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (16.156:16.156:16.156))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (5.140:5.140:5.140))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (3.394:3.394:3.394))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (6.087:6.087:6.087))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (11.948:11.948:11.948))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (5.277:5.277:5.277))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (3.393:3.393:3.393))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (5.140:5.140:5.140))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (10.150:10.150:10.150))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (3.393:3.393:3.393))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (10.150:10.150:10.150))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (15.076:15.076:15.076))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (5.140:5.140:5.140))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (3.394:3.394:3.394))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (9.575:9.575:9.575))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (9.575:9.575:9.575))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (3.393:3.393:3.393))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (10.150:10.150:10.150))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (3.393:3.393:3.393))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (8.252:8.252:8.252))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (9.575:9.575:9.575))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (14.520:14.520:14.520))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (8.243:8.243:8.243))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (14.520:14.520:14.520))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (15.076:15.076:15.076))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (5.835:5.835:5.835))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (3.132:3.132:3.132))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (3.393:3.393:3.393))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (16.156:16.156:16.156))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (8.243:8.243:8.243))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (16.156:16.156:16.156))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (8.243:8.243:8.243))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (16.156:16.156:16.156))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (16.143:16.143:16.143))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (8.252:8.252:8.252))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (5.139:5.139:5.139))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (10.150:10.150:10.150))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (3.132:3.132:3.132))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (3.132:3.132:3.132))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (11.948:11.948:11.948))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (14.520:14.520:14.520))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (5.139:5.139:5.139))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (6.087:6.087:6.087))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (8.252:8.252:8.252))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (5.835:5.835:5.835))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (15.076:15.076:15.076))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (11.948:11.948:11.948))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (5.835:5.835:5.835))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (3.132:3.132:3.132))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (8.243:8.243:8.243))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (5.277:5.277:5.277))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (3.393:3.393:3.393))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (8.252:8.252:8.252))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (6.087:6.087:6.087))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (6.087:6.087:6.087))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (3.393:3.393:3.393))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (14.520:14.520:14.520))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (16.143:16.143:16.143))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_6 (9.800:9.800:9.800))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_6 (9.104:9.104:9.104))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (6.098:6.098:6.098))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (5.994:5.994:5.994))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (9.678:9.678:9.678))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (9.651:9.651:9.651))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (9.678:9.678:9.678))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (8.665:8.665:8.665))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (9.696:9.696:9.696))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (9.800:9.800:9.800))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (6.098:6.098:6.098))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (9.784:9.784:9.784))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (10.351:10.351:10.351))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (6.732:6.732:6.732))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (7.758:7.758:7.758))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (9.800:9.800:9.800))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (6.007:6.007:6.007))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (7.758:7.758:7.758))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (6.007:6.007:6.007))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (8.665:8.665:8.665))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (9.800:9.800:9.800))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (6.098:6.098:6.098))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (5.994:5.994:5.994))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (5.994:5.994:5.994))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (7.750:7.750:7.750))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (6.007:6.007:6.007))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (7.758:7.758:7.758))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (4.910:4.910:4.910))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (5.994:5.994:5.994))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (8.679:8.679:8.679))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (4.896:4.896:4.896))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (8.679:8.679:8.679))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (8.665:8.665:8.665))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (5.070:5.070:5.070))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (10.710:10.710:10.710))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (7.750:7.750:7.750))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (9.696:9.696:9.696))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (4.896:4.896:4.896))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (9.696:9.696:9.696))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (4.896:4.896:4.896))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (9.696:9.696:9.696))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (9.678:9.678:9.678))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (4.910:4.910:4.910))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (9.651:9.651:9.651))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (6.007:6.007:6.007))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (10.710:10.710:10.710))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (10.710:10.710:10.710))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (10.351:10.351:10.351))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (8.679:8.679:8.679))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (9.651:9.651:9.651))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (9.784:9.784:9.784))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (4.910:4.910:4.910))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (5.070:5.070:5.070))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (8.665:8.665:8.665))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (10.351:10.351:10.351))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (5.070:5.070:5.070))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (10.710:10.710:10.710))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (4.896:4.896:4.896))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (6.732:6.732:6.732))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (7.758:7.758:7.758))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (4.910:4.910:4.910))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (9.784:9.784:9.784))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (9.784:9.784:9.784))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (7.750:7.750:7.750))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (8.679:8.679:8.679))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (9.678:9.678:9.678))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_4 (13.781:13.781:13.781))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_4 (10.792:10.792:10.792))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (14.852:14.852:14.852))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (10.465:10.465:10.465))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (9.442:9.442:9.442))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (12.401:12.401:12.401))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (9.442:9.442:9.442))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (8.442:8.442:8.442))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (9.456:9.456:9.456))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (13.781:13.781:13.781))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (14.852:14.852:14.852))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (11.374:11.374:11.374))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (10.124:10.124:10.124))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (3.897:3.897:3.897))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (6.041:6.041:6.041))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (13.781:13.781:13.781))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (9.889:9.889:9.889))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (6.041:6.041:6.041))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (9.889:9.889:9.889))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (8.442:8.442:8.442))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (13.781:13.781:13.781))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (14.852:14.852:14.852))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (10.465:10.465:10.465))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (10.465:10.465:10.465))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (6.011:6.011:6.011))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (9.889:9.889:9.889))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (6.041:6.041:6.041))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (8.415:8.415:8.415))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (10.465:10.465:10.465))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (8.451:8.451:8.451))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (8.992:8.992:8.992))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (8.451:8.451:8.451))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (8.442:8.442:8.442))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (6.530:6.530:6.530))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (14.856:14.856:14.856))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (6.011:6.011:6.011))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (9.456:9.456:9.456))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (8.992:8.992:8.992))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (9.456:9.456:9.456))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (8.992:8.992:8.992))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (9.456:9.456:9.456))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (9.442:9.442:9.442))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (8.415:8.415:8.415))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (12.401:12.401:12.401))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (9.889:9.889:9.889))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (14.856:14.856:14.856))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (14.856:14.856:14.856))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (10.124:10.124:10.124))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (8.451:8.451:8.451))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (12.401:12.401:12.401))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (11.374:11.374:11.374))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (8.415:8.415:8.415))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (6.530:6.530:6.530))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (8.442:8.442:8.442))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (10.124:10.124:10.124))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (6.530:6.530:6.530))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (14.856:14.856:14.856))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (8.992:8.992:8.992))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (3.897:3.897:3.897))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (6.041:6.041:6.041))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (8.415:8.415:8.415))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (11.374:11.374:11.374))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (11.374:11.374:11.374))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (6.011:6.011:6.011))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (8.451:8.451:8.451))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (9.442:9.442:9.442))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_2 (4.965:4.965:4.965))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_2 (4.407:4.407:4.407))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (6.042:6.042:6.042))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (9.625:9.625:9.625))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (15.286:15.286:15.286))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (3.987:3.987:3.987))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (15.286:15.286:15.286))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (14.229:14.229:14.229))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (15.304:15.304:15.304))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (4.965:4.965:4.965))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (6.042:6.042:6.042))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (3.419:3.419:3.419))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (12.464:12.464:12.464))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (6.364:6.364:6.364))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (5.705:5.705:5.705))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (4.965:4.965:4.965))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (9.633:9.633:9.633))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (5.705:5.705:5.705))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (9.633:9.633:9.633))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (14.229:14.229:14.229))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (4.965:4.965:4.965))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (6.042:6.042:6.042))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (9.625:9.625:9.625))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (9.625:9.625:9.625))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (5.438:5.438:5.438))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (9.633:9.633:9.633))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (5.705:5.705:5.705))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (7.899:7.899:7.899))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (9.625:9.625:9.625))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (14.211:14.211:14.211))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (7.891:7.891:7.891))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (14.211:14.211:14.211))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (14.229:14.229:14.229))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (7.035:7.035:7.035))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (6.053:6.053:6.053))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (5.438:5.438:5.438))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (15.304:15.304:15.304))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (7.891:7.891:7.891))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (15.304:15.304:15.304))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (7.891:7.891:7.891))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (15.304:15.304:15.304))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (15.286:15.286:15.286))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (7.899:7.899:7.899))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (3.987:3.987:3.987))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (9.633:9.633:9.633))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (6.053:6.053:6.053))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (6.053:6.053:6.053))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (12.464:12.464:12.464))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (14.211:14.211:14.211))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (3.987:3.987:3.987))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (3.419:3.419:3.419))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (7.899:7.899:7.899))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (7.035:7.035:7.035))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (14.229:14.229:14.229))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (12.464:12.464:12.464))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (7.035:7.035:7.035))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (6.053:6.053:6.053))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (7.891:7.891:7.891))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (6.364:6.364:6.364))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (5.705:5.705:5.705))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (7.899:7.899:7.899))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (3.419:3.419:3.419))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (3.419:3.419:3.419))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (5.438:5.438:5.438))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (14.211:14.211:14.211))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (15.286:15.286:15.286))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_0 (8.216:8.216:8.216))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_0 (7.627:7.627:7.627))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (4.055:4.055:4.055))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (14.568:14.568:14.568))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (8.025:8.025:8.025))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (8.225:8.225:8.225))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (8.025:8.025:8.025))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (8.918:8.918:8.918))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (7.999:7.999:7.999))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (8.216:8.216:8.216))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (4.055:4.055:4.055))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (6.814:6.814:6.814))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (11.414:11.414:11.414))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (19.411:19.411:19.411))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (4.048:4.048:4.048))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (8.216:8.216:8.216))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (14.624:14.624:14.624))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (4.048:4.048:4.048))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (14.624:14.624:14.624))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (8.918:8.918:8.918))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (8.216:8.216:8.216))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (4.055:4.055:4.055))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (14.568:14.568:14.568))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (14.568:14.568:14.568))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (4.693:4.693:4.693))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (14.624:14.624:14.624))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (4.048:4.048:4.048))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (18.093:18.093:18.093))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (14.568:14.568:14.568))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (8.950:8.950:8.950))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (16.962:16.962:16.962))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (8.950:8.950:8.950))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (8.918:8.918:8.918))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (5.606:5.606:5.606))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (4.696:4.696:4.696))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (4.693:4.693:4.693))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (7.999:7.999:7.999))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (16.962:16.962:16.962))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (7.999:7.999:7.999))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (16.962:16.962:16.962))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (7.999:7.999:7.999))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (8.025:8.025:8.025))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (18.093:18.093:18.093))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (8.225:8.225:8.225))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (14.624:14.624:14.624))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (4.696:4.696:4.696))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (4.696:4.696:4.696))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (11.414:11.414:11.414))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (8.950:8.950:8.950))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (8.225:8.225:8.225))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (6.814:6.814:6.814))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (18.093:18.093:18.093))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (5.606:5.606:5.606))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (8.918:8.918:8.918))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (11.414:11.414:11.414))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (5.606:5.606:5.606))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (4.696:4.696:4.696))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (16.962:16.962:16.962))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (19.411:19.411:19.411))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (4.048:4.048:4.048))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (18.093:18.093:18.093))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (6.814:6.814:6.814))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (6.814:6.814:6.814))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (4.693:4.693:4.693))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (8.950:8.950:8.950))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (8.025:8.025:8.025))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.q OSC2_CV_IN\(0\).pin_input (5.488:5.488:5.488))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.q OSC2_RANGE\(0\).pin_input (5.481:5.481:5.481))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.q OSC2_Coarse\(0\).pin_input (5.521:5.521:5.521))
    (INTERCONNECT \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.q OSC2_Fine\(0\).pin_input (6.358:6.358:6.358))
    (INTERCONNECT \\OSC2_ADC_SAR\:TempBuf\\.termout \\OSC2_ADC_SAR\:FinalBuf\\.dmareq (2.071:2.071:2.071))
    (INTERCONNECT \\OSC2_ADC_SAR\:SAR\:ADC_SAR\\.eof_udb \\OSC2_ADC_SAR\:TempBuf\\.dmareq (7.970:7.970:7.970))
    (INTERCONNECT \\OSC2_ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.out \\OSC2_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.266:2.266:2.266))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_4023.main_0 (2.681:2.681:2.681))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\OSC2_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.673:2.673:2.673))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\OSC2_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.main_0 (2.681:2.681:2.681))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:cnt_enable\\.q \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.enable (2.934:2.934:2.934))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 Net_4023.clk_en (4.360:4.360:4.360))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clk_en (2.926:2.926:2.926))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\OSC2_ADC_SAR\:bSAR_SEQ\:EOCSts\\.clk_en (4.360:4.360:4.360))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\OSC2_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clk_en (4.360:4.360:4.360))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.load (3.410:3.410:3.410))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\OSC2_ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_1 (2.648:2.648:2.648))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.q Net_4023.main_1 (2.232:2.232:2.232))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.895:2.895:2.895))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.main_0 (2.946:2.946:2.946))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_9 (3.364:3.364:3.364))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.main_0 (2.631:2.631:2.631))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_7 (3.400:3.400:3.400))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_7 (3.380:3.380:3.380))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.main_0 (3.253:3.253:3.253))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_5 (4.677:4.677:4.677))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_5 (4.100:4.100:4.100))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.main_0 (3.254:3.254:3.254))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_3 (5.260:5.260:5.260))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_3 (4.690:4.690:4.690))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.main_0 (5.255:5.255:5.255))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_1 (4.671:4.671:4.671))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_1 (4.112:4.112:4.112))
    (INTERCONNECT \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.main_0 (2.342:2.342:2.342))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_4023.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC2_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_3 \\OSC2_ADC_SAR\:SAR\:ADC_SAR\\.clk_udb (8.396:8.396:8.396))
    (INTERCONNECT \\OSC2_ADC_SAR\:FinalBuf\\.termout \\OSC2_ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.in (9.852:9.852:9.852))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_1 (4.590:4.590:4.590))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (4.707:4.707:4.707))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (4.706:4.706:4.706))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (3.616:3.616:3.616))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (4.039:4.039:4.039))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capture_last\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_2884.main_0 (4.632:4.632:4.632))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.main_0 (4.632:4.632:4.632))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (2.610:2.610:2.610))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (2.612:2.612:2.612))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.699:3.699:3.699))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.696:3.696:3.696))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:status_tc\\.main_0 (3.492:3.492:3.492))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb Net_2884.main_1 (3.573:3.573:3.573))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.351:4.351:4.351))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (4.624:4.624:4.624))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.927:2.927:2.927))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.926:2.926:2.926))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:status_tc\\.main_1 (5.950:5.950:5.950))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.307:2.307:2.307))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:status_tc\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_0 (3.644:3.644:3.644))
    (INTERCONNECT \\PulseConvert_1\:in_sample\\.q Net_2805.main_2 (3.195:3.195:3.195))
    (INTERCONNECT \\PulseConvert_1\:in_sample\\.q \\PulseConvert_1\:in_sample\\.main_2 (2.290:2.290:2.290))
    (INTERCONNECT \\PulseConvert_1\:in_sample\\.q \\PulseConvert_1\:out_sample\\.main_3 (3.195:3.195:3.195))
    (INTERCONNECT \\PulseConvert_1\:out_sample\\.q Net_2805.main_3 (2.300:2.300:2.300))
    (INTERCONNECT \\PulseConvert_1\:out_sample\\.q \\PulseConvert_1\:in_sample\\.main_3 (3.215:3.215:3.215))
    (INTERCONNECT \\PulseConvert_1\:out_sample\\.q \\PulseConvert_1\:out_sample\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\PulseConvert_2\:in_sample\\.q Net_2896.main_2 (3.412:3.412:3.412))
    (INTERCONNECT \\PulseConvert_2\:in_sample\\.q \\PulseConvert_2\:in_sample\\.main_2 (2.627:2.627:2.627))
    (INTERCONNECT \\PulseConvert_2\:in_sample\\.q \\PulseConvert_2\:out_sample\\.main_3 (3.412:3.412:3.412))
    (INTERCONNECT \\PulseConvert_2\:out_sample\\.q Net_2896.main_3 (2.291:2.291:2.291))
    (INTERCONNECT \\PulseConvert_2\:out_sample\\.q \\PulseConvert_2\:in_sample\\.main_3 (3.207:3.207:3.207))
    (INTERCONNECT \\PulseConvert_2\:out_sample\\.q \\PulseConvert_2\:out_sample\\.main_4 (2.291:2.291:2.291))
    (INTERCONNECT \\USBMIDI_1\:Dp\\.interrupt \\USBMIDI_1\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBMIDI_1\:USB\\.usb_int \\USBMIDI_1\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBMIDI_1\:USB\\.arb_int \\USBMIDI_1\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBMIDI_1\:USB\\.ept_int_0 \\USBMIDI_1\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBMIDI_1\:USB\\.ept_int_1 \\USBMIDI_1\:ep_1\\.interrupt (9.082:9.082:9.082))
    (INTERCONNECT \\USBMIDI_1\:USB\\.ept_int_2 \\USBMIDI_1\:ep_2\\.interrupt (9.093:9.093:9.093))
    (INTERCONNECT __ONE__.q \\ADC_DelSig_1\:DEC\\.ext_start (9.528:9.528:9.528))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC_DelSig_1\:DSM\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Square_Out\(0\).pad_out OSC1_Square_Out\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Square_Out\(0\)_PAD OSC1_Square_Out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Soft_Sync\(0\)_PAD OSC1_Soft_Sync\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Pulse_Out\(0\).pad_out OSC1_Pulse_Out\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Pulse_Out\(0\)_PAD OSC1_Pulse_Out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Reset\(0\).pad_out OSC1_Saw_Reset\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Reset\(0\)_PAD OSC1_Saw_Reset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Hard_Sync\(0\)_PAD OSC1_Hard_Sync\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Preset\(0\).pad_out OSC1_Saw_Preset\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Preset\(0\)_PAD OSC1_Saw_Preset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Square_Out_1\(0\).pad_out OSC2_Square_Out_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Square_Out_1\(0\)_PAD OSC2_Square_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Pulse_Out_1\(0\).pad_out OSC2_Pulse_Out_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Pulse_Out_1\(0\)_PAD OSC2_Pulse_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Reset_1\(0\).pad_out OSC2_Saw_Reset_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Reset_1\(0\)_PAD OSC2_Saw_Reset_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Hard_Sync_1\(0\)_PAD OSC2_Hard_Sync_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Soft_Sync_1\(0\)_PAD OSC2_Soft_Sync_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Preset_1\(0\).pad_out OSC2_Saw_Preset_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Preset_1\(0\)_PAD OSC2_Saw_Preset_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_LFO_SW\(0\)_PAD OSC1_LFO_SW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT test_pin\(0\)_PAD test_pin\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
