$date
	Thu Mar 23 15:21:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! z_valid_o [3:0] $end
$var wire 2 " row_ready_o [1:0] $end
$var wire 1 # reset_i $end
$var wire 128 $ flat_z_o [127:0] $end
$var wire 64 % flat_row_i [63:0] $end
$var wire 128 & flat_correct_o [127:0] $end
$var wire 64 ' flat_col_i [63:0] $end
$var wire 1 ( error_o $end
$var wire 2 ) col_ready_o [1:0] $end
$var wire 1 * clk_i $end
$var parameter 32 + array_height_p $end
$var parameter 32 , array_width_p $end
$var parameter 96 - max_clks $end
$var parameter 32 . width_p $end
$var reg 2 / col_valid_i [1:0] $end
$var reg 1 0 en_i $end
$var reg 2 1 flush_i [1:0] $end
$var reg 2 2 row_valid_i [1:0] $end
$var reg 4 3 z_yumi_i [3:0] $end
$var integer 32 4 i [31:0] $end
$scope begin genblk1[0] $end
$var parameter 2 5 j $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 6 j $end
$upscope $end
$scope begin genblk2[0] $end
$var parameter 2 7 j $end
$upscope $end
$scope begin genblk2[1] $end
$var parameter 2 8 j $end
$upscope $end
$scope begin genblk3[0] $end
$var parameter 2 9 j $end
$scope begin genblk1[0] $end
$var parameter 2 : k $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 ; k $end
$upscope $end
$upscope $end
$scope begin genblk3[1] $end
$var parameter 2 < j $end
$scope begin genblk1[0] $end
$var parameter 2 = k $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 > k $end
$upscope $end
$upscope $end
$scope begin genblk4[0] $end
$var parameter 2 ? j $end
$scope begin genblk1[0] $end
$var parameter 2 @ k $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 A k $end
$upscope $end
$upscope $end
$scope begin genblk4[1] $end
$var parameter 2 B j $end
$scope begin genblk1[0] $end
$var parameter 2 C k $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 D k $end
$upscope $end
$upscope $end
$scope module cg $end
$var parameter 32 E cycle_time_p $end
$var reg 1 * clk_o $end
$upscope $end
$scope module dut $end
$var wire 1 * clk_i $end
$var wire 64 F col_i [63:0] $end
$var wire 2 G col_valid_i [1:0] $end
$var wire 1 0 en_i $end
$var wire 2 H flush_i [1:0] $end
$var wire 64 I row_i [63:0] $end
$var wire 2 J row_valid_i [1:0] $end
$var wire 4 K z_yumi_i [3:0] $end
$var wire 4 L z_valid_o [3:0] $end
$var wire 128 M z_o [127:0] $end
$var wire 2 N row_ready_o [1:0] $end
$var wire 1 # reset_i $end
$var wire 2 O col_ready_o [1:0] $end
$var parameter 32 P array_height_p $end
$var parameter 32 Q array_width_p $end
$var parameter 32 R width_p $end
$scope begin genblk1[0] $end
$var parameter 2 S i $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 T i $end
$upscope $end
$scope begin genblk2[0] $end
$var parameter 2 U i $end
$upscope $end
$scope begin genblk2[1] $end
$var parameter 2 V i $end
$upscope $end
$scope begin genblk3[0] $end
$var parameter 2 W i $end
$scope begin genblk1[0] $end
$var parameter 2 X j $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 Y j $end
$upscope $end
$upscope $end
$scope begin genblk3[1] $end
$var parameter 2 Z i $end
$scope begin genblk1[0] $end
$var parameter 2 [ j $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 \ j $end
$upscope $end
$upscope $end
$scope begin genblk4[0] $end
$var parameter 2 ] i $end
$upscope $end
$scope begin genblk4[1] $end
$var parameter 2 ^ i $end
$upscope $end
$scope begin genblk5[0] $end
$var parameter 2 _ i $end
$upscope $end
$scope begin genblk5[1] $end
$var parameter 2 ` i $end
$upscope $end
$scope begin genblk6[0] $end
$var parameter 2 a i $end
$scope begin genblk1[0] $end
$var parameter 2 b j $end
$scope module mac_inst $end
$var wire 32 c a_i [31:0] $end
$var wire 32 d a_o [31:0] $end
$var wire 1 e a_ready_o $end
$var wire 1 f a_valid_i $end
$var wire 1 g a_valid_o $end
$var wire 1 h accum_valid_o $end
$var wire 32 i b_i [31:0] $end
$var wire 32 j b_o [31:0] $end
$var wire 1 k b_ready_o $end
$var wire 1 l b_valid_i $end
$var wire 1 m b_valid_o $end
$var wire 1 * clk_i $end
$var wire 1 0 en_i $end
$var wire 1 n flush_i $end
$var wire 1 # reset_i $end
$var wire 1 o flush_o $end
$var wire 1 p b_yumi_i $end
$var wire 32 q accum_o [31:0] $end
$var wire 1 r a_yumi_i $end
$var parameter 32 s width_p $end
$var reg 32 t a_r [31:0] $end
$var reg 32 u accum_r [31:0] $end
$var reg 32 v b_r [31:0] $end
$var reg 1 o flush_r $end
$var reg 32 w product_r [31:0] $end
$var reg 1 x reset_flush_r $end
$var reg 8 y state_n [7:0] $end
$var reg 8 z state_r [7:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 { j $end
$scope module mac_inst $end
$var wire 32 | a_i [31:0] $end
$var wire 32 } a_o [31:0] $end
$var wire 1 r a_ready_o $end
$var wire 1 g a_valid_i $end
$var wire 1 ~ a_valid_o $end
$var wire 1 !" a_yumi_i $end
$var wire 1 "" accum_valid_o $end
$var wire 32 #" b_i [31:0] $end
$var wire 32 $" b_o [31:0] $end
$var wire 1 %" b_ready_o $end
$var wire 1 &" b_valid_i $end
$var wire 1 '" b_valid_o $end
$var wire 1 * clk_i $end
$var wire 1 0 en_i $end
$var wire 1 o flush_i $end
$var wire 1 (" flush_o $end
$var wire 1 # reset_i $end
$var wire 1 )" b_yumi_i $end
$var wire 32 *" accum_o [31:0] $end
$var parameter 32 +" width_p $end
$var reg 32 ," a_r [31:0] $end
$var reg 32 -" accum_r [31:0] $end
$var reg 32 ." b_r [31:0] $end
$var reg 1 /" flush_r $end
$var reg 32 0" product_r [31:0] $end
$var reg 1 1" reset_flush_r $end
$var reg 8 2" state_n [7:0] $end
$var reg 8 3" state_r [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[1] $end
$var parameter 2 4" i $end
$scope begin genblk1[0] $end
$var parameter 2 5" j $end
$scope module mac_inst $end
$var wire 32 6" a_i [31:0] $end
$var wire 32 7" a_o [31:0] $end
$var wire 1 8" a_ready_o $end
$var wire 1 9" a_valid_i $end
$var wire 1 :" a_valid_o $end
$var wire 1 ;" accum_valid_o $end
$var wire 32 <" b_i [31:0] $end
$var wire 32 =" b_o [31:0] $end
$var wire 1 p b_ready_o $end
$var wire 1 m b_valid_i $end
$var wire 1 >" b_valid_o $end
$var wire 1 ?" b_yumi_i $end
$var wire 1 * clk_i $end
$var wire 1 0 en_i $end
$var wire 1 @" flush_i $end
$var wire 1 # reset_i $end
$var wire 1 A" flush_o $end
$var wire 32 B" accum_o [31:0] $end
$var wire 1 C" a_yumi_i $end
$var parameter 32 D" width_p $end
$var reg 32 E" a_r [31:0] $end
$var reg 32 F" accum_r [31:0] $end
$var reg 32 G" b_r [31:0] $end
$var reg 1 A" flush_r $end
$var reg 32 H" product_r [31:0] $end
$var reg 1 I" reset_flush_r $end
$var reg 8 J" state_n [7:0] $end
$var reg 8 K" state_r [7:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 L" j $end
$scope module mac_inst $end
$var wire 32 M" a_i [31:0] $end
$var wire 32 N" a_o [31:0] $end
$var wire 1 C" a_ready_o $end
$var wire 1 :" a_valid_i $end
$var wire 1 O" a_valid_o $end
$var wire 1 P" a_yumi_i $end
$var wire 1 Q" accum_valid_o $end
$var wire 32 R" b_i [31:0] $end
$var wire 32 S" b_o [31:0] $end
$var wire 1 )" b_ready_o $end
$var wire 1 '" b_valid_i $end
$var wire 1 T" b_valid_o $end
$var wire 1 U" b_yumi_i $end
$var wire 1 * clk_i $end
$var wire 1 0 en_i $end
$var wire 1 A" flush_i $end
$var wire 1 V" flush_o $end
$var wire 1 # reset_i $end
$var wire 32 W" accum_o [31:0] $end
$var parameter 32 X" width_p $end
$var reg 32 Y" a_r [31:0] $end
$var reg 32 Z" accum_r [31:0] $end
$var reg 32 [" b_r [31:0] $end
$var reg 1 \" flush_r $end
$var reg 32 ]" product_r [31:0] $end
$var reg 1 ^" reset_flush_r $end
$var reg 8 _" state_n [7:0] $end
$var reg 8 `" state_r [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module rg $end
$var wire 1 a" clk_i $end
$var wire 1 b" phase_lo_r $end
$var wire 1 c" phase_hi_r $end
$var wire 1 d" in_phase_2 $end
$var wire 1 e" in_phase_1 $end
$var wire 1 # async_reset_o $end
$var parameter 32 f" num_clocks_p $end
$var parameter 32 g" reset_cycles_hi_p $end
$var parameter 32 h" reset_cycles_lo_p $end
$var reg 4 i" ctr_hi_r [3:0] $end
$var reg 1 j" ctr_lo_r $end
$scope begin rof[0] $end
$var parameter 2 k" i $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 l" idx [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 m" idx [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$var reg 32 n" \col_i[0] [31:0] $end
$upscope $end
$scope module testbench $end
$var reg 32 o" \col_i[1] [31:0] $end
$upscope $end
$scope module testbench $end
$var reg 32 p" \row_i[0] [31:0] $end
$upscope $end
$scope module testbench $end
$var reg 32 q" \row_i[1] [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 k"
b1 h"
b1010 g"
b1 f"
b100000 X"
b1 L"
b100000 D"
b0 5"
b1 4"
b100000 +"
b1 {
b100000 s
b0 b
b0 a
b1 `
b0 _
b1 ^
b0 ]
b1 \
b0 [
b1 Z
b1 Y
b0 X
b0 W
b1 V
b0 U
b1 T
b0 S
b100000 R
b10 Q
b10 P
b1010 E
b1 D
b0 C
b1 B
b1 A
b0 @
b0 ?
b1 >
b0 =
b1 <
b1 ;
b0 :
b0 9
b1 8
b0 7
b1 6
b0 5
b100000 .
b1000 -
b10 ,
b10 +
$end
#0
$dumpvars
b0 q"
b0 p"
b0 o"
b0 n"
b10 m"
b10 l"
0j"
b0 i"
0e"
0d"
0c"
0b"
0a"
bx `"
bx _"
x^"
bx ]"
x\"
bx ["
bx Z"
bx Y"
bx W"
xV"
1U"
xT"
bx S"
bx R"
xQ"
1P"
xO"
bx N"
bx M"
bx K"
bx J"
xI"
bx H"
bx G"
bx F"
bx E"
xC"
bx B"
xA"
0@"
1?"
x>"
bx ="
bx <"
0;"
x:"
09"
x8"
bx 7"
b0 6"
bx 3"
bx 2"
x1"
bx 0"
x/"
bx ."
bx -"
bx ,"
bx *"
x)"
x("
x'"
0&"
x%"
bx $"
b0 #"
x""
1!"
x~
bx }
bx |
bx z
bx y
xx
bx w
bx v
bx u
bx t
xr
bx q
xp
xo
0n
xm
0l
xk
bx j
b0 i
0h
xg
0f
xe
bx d
b0 c
bx O
bx N
bx M
bx00 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 4
b0 3
b0 2
b0 1
10
b0 /
0*
bx )
1(
b0 '
b11110111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 &
b0 %
bx $
0#
bx "
bx00 !
$end
#5000
1a"
1*
#10000
1#
1e"
1b"
1j"
0a"
0*
#15000
b1 _"
1C"
1)"
0O"
0T"
b1 J"
18"
1p
0:"
0>"
b1 2"
1r
1%"
0~
0'"
b1 y
b11 "
b11 N
1e
b11 )
b11 O
1k
0g
0m
b0 W"
b0 Z"
b0 ]"
b0 S"
b0 ["
b0 N"
b0 Y"
0V"
0\"
b1 `"
b0 B"
b0 F"
b0 H"
b0 ="
b0 G"
b0 7"
b0 M"
b0 E"
0Q"
0A"
b1 K"
b0 *"
b0 -"
b0 0"
b0 $"
b0 R"
b0 ."
b0 }
b0 ,"
0("
0/"
b1 3"
b0 $
b0 M
b0 q
b0 u
b0 w
b0 j
b0 <"
b0 v
b0 d
b0 |
b0 t
b0 !
b0 L
0""
0o
b1 z
1a"
1*
#20000
b1 i"
0a"
0*
#25000
0x
01"
0I"
0^"
1a"
1*
#30000
b10 i"
0a"
0*
#35000
1a"
1*
#40000
b11 i"
0a"
0*
#45000
1a"
1*
#50000
b100 i"
0a"
0*
#55000
1a"
1*
#60000
b101 i"
0a"
0*
#65000
1a"
1*
#70000
b110 i"
0a"
0*
#75000
1a"
1*
#80000
b111 i"
0a"
0*
#85000
1a"
1*
#90000
b1000 i"
0a"
0*
#95000
1a"
1*
#100000
b1001 i"
0a"
0*
#105000
1a"
1*
#110000
0#
1d"
1c"
b1010 i"
0a"
0*
#115000
1a"
1*
#120000
b1000 y
1l
1f
b10110 i
b101100 c
b1 /
b1 G
b1 2
b1 J
b10110 n"
b10110 '
b10110 F
b0 o"
b101100 p"
b101100 %
b101100 I
b0 q"
0a"
0*
#125000
b10000 y
b10 "
b10 N
0e
b10 )
b10 O
0k
b1000 z
b101100 d
b101100 |
b101100 t
b10110 j
b10110 <"
b10110 v
1a"
1*
#130000
0l
0f
b0 /
b0 G
b0 2
b0 J
0a"
0*
#135000
b10000000 y
b10110 ="
b10110 G"
b101100 }
b101100 ,"
b1111001000 w
b10000 z
b1 4
1a"
1*
#140000
0a"
0*
#145000
b10 2"
b100 J"
b1 y
1g
1m
b10000000 z
b1111001000 $
b1111001000 M
b1111001000 q
b1111001000 u
b10 4
1a"
1*
#150000
0a"
0*
#155000
0p
0r
b11 "
b11 N
1e
b11 )
b11 O
1k
0g
0m
b100 K"
b10 3"
b1 z
b11 4
1a"
1*
#160000
0a"
0*
#165000
b100 4
1a"
1*
#170000
0a"
0*
#175000
b101 4
1a"
1*
#180000
0a"
0*
#185000
b110 4
1a"
1*
#190000
0a"
0*
#195000
b111 4
1a"
1*
#200000
0a"
0*
#205000
b1000 4
1a"
1*
#210000
b1000 2"
b1000 y
b1000 J"
1l
1&"
1f
19"
b1010011 i
b11111111111111111111111111111111 #"
b11111111111111111111111111011011 c
b1111000000 6"
b11 /
b11 G
b11 2
b11 J
b1010011 n"
b11111111111111111111111111111111 o"
b1111111111111111111111111111111100000000000000000000000001010011 '
b1111111111111111111111111111111100000000000000000000000001010011 F
b11111111111111111111111111011011 p"
b1111000000 q"
b111100000011111111111111111111111111011011 %
b111100000011111111111111111111111111011011 I
0a"
0*
#215000
b10000 J"
08"
b10000 2"
0%"
b10000 y
b0 "
b0 N
0e
b0 )
b0 O
0k
b1111000000 7"
b1111000000 M"
b1111000000 E"
b1000 K"
b11111111111111111111111111111111 $"
b11111111111111111111111111111111 R"
b11111111111111111111111111111111 ."
b1000 3"
b1010011 j
b1010011 <"
b1010011 v
b11111111111111111111111111011011 d
b11111111111111111111111111011011 |
b11111111111111111111111111011011 t
b1000 z
1a"
1*
#220000
0l
0&"
0f
09"
b0 4
b0 /
b0 G
b0 2
b0 J
0a"
0*
#225000
b10000000 y
b10000000 2"
b10000000 J"
b10000 z
b11111111111111111111010000000001 w
b10000 3"
b11111111111111111111111111010100 0"
b10000 K"
b101001010000000 H"
b1111000000 N"
b1111000000 Y"
b11111111111111111111111111111111 S"
b11111111111111111111111111111111 ["
b1 4
1a"
1*
#230000
0a"
0*
#235000
b1000 _"
b1 J"
1:"
1>"
b1 2"
1~
1'"
1g
1m
b101001010000000 B"
b101001010000000 F"
b10000000 K"
b11111111111111111111111111010100 *"
b11111111111111111111111111010100 -"
b10000000 3"
b111111111111111111111111110101000000000000000000010100101000000011111111111111111111011111001001 $
b111111111111111111111111110101000000000000000000010100101000000011111111111111111111011111001001 M
b11111111111111111111011111001001 q
b11111111111111111111011111001001 u
b10000000 z
b10 4
1a"
1*
#240000
0a"
0*
#245000
b1 y
b10 2"
1r
b10 )
b10 O
1%"
0~
0'"
b100 J"
b10 "
b10 N
18"
1p
0:"
0>"
b10000 _"
0C"
0)"
b1 3"
b1 K"
b1000 `"
b11 4
1a"
1*
#250000
0a"
0*
#255000
b10000000 _"
0p
0r
b11 "
b11 N
1e
b11 )
b11 O
1k
0g
0m
b11111111111111111111110001000000 ]"
b10000 `"
b1010011 ="
b1010011 G"
b100 K"
b11111111111111111111111111011011 }
b11111111111111111111111111011011 ,"
b10 3"
b1 z
b100 4
1a"
1*
#260000
0a"
0*
#265000
b1 _"
1O"
1T"
b10000000 `"
b11111111111111111111110001000000111111111111111111111111110101000000000000000000010100101000000011111111111111111111011111001001 $
b11111111111111111111110001000000111111111111111111111111110101000000000000000000010100101000000011111111111111111111011111001001 M
b11111111111111111111110001000000 W"
b11111111111111111111110001000000 Z"
b101 4
1a"
1*
#270000
0a"
0*
#275000
1C"
1)"
0O"
0T"
b1 `"
b110 4
1a"
1*
#280000
0a"
0*
#285000
b111 4
1a"
1*
#290000
0a"
0*
#295000
b1000 4
1a"
1*
#300000
b1000 2"
b1000 J"
1&"
19"
b0 i
b1100011 #"
b0 c
b1010 6"
b10 /
b10 G
b10 2
b10 J
b0 n"
b1100011 o"
b110001100000000000000000000000000000000 '
b110001100000000000000000000000000000000 F
b0 p"
b1010 q"
b101000000000000000000000000000000000 %
b101000000000000000000000000000000000 I
0a"
0*
#305000
b10000 2"
b1 )
b1 O
0%"
b10000 J"
b1 "
b1 N
08"
b0 d
b0 |
b0 t
b0 j
b0 <"
b0 v
b1000 3"
b1100011 $"
b1100011 R"
b1100011 ."
b1000 K"
b1010 7"
b1010 M"
b1010 E"
1a"
1*
#310000
0&"
09"
b0 4
b0 /
b0 G
b0 2
b0 J
0a"
0*
#315000
b10000000 J"
b10000000 2"
b1100011 S"
b1100011 ["
b1010 N"
b1010 Y"
b1100111110 H"
b10000 K"
b11111111111111111111000110110001 0"
b10000 3"
b1 4
1a"
1*
#320000
0a"
0*
#325000
b1000 _"
b1 2"
1~
1'"
b1 J"
1:"
1>"
b10000000 3"
b11111111111111111111000110000101 *"
b11111111111111111111000110000101 -"
b10000000 K"
b11111111111111111111110001000000111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 $
b11111111111111111111110001000000111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 M
b101010110111110 B"
b101010110111110 F"
b10 4
1a"
1*
#330000
0a"
0*
#335000
b10000 _"
0C"
0)"
b11 "
b11 N
18"
1p
0:"
0>"
1r
b11 )
b11 O
1%"
0~
0'"
b1000 `"
b1 K"
b1 3"
b11 4
1a"
1*
#340000
0a"
0*
#345000
b10000000 _"
b0 }
b0 ,"
b0 ="
b0 G"
b10000 `"
b1111011110 ]"
b100 4
1a"
1*
#350000
0a"
0*
#355000
b1 _"
1O"
1T"
0(
b11110111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 $
b11110111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 M
b11110 W"
b11110 Z"
b10000000 `"
b101 4
1a"
1*
#360000
0a"
0*
#365000
1C"
1)"
0O"
0T"
b1 `"
b110 4
1a"
1*
#370000
0a"
0*
#375000
b111 4
1a"
1*
#380000
0a"
0*
#385000
b1000 4
1a"
1*
