

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl4/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:4 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9e225bb090ddda21777dac22ba77b2c9  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=CUDAStencilKernel.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D "
Parsing file _cuobjdump_complete_output_g9YWCh
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: CUDAStencilKernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcc0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalRowiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalRowiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalRowiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalRowiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalColiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalColiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalColiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalColiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9ToFlatIdxiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9ToFlatIdxiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9ToFlatIdxiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9ToFlatIdxiii" from 0xc to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalRowiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalRowiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalRowiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalRowiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalColiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalColiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalColiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalColiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9ToFlatIdxiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: reconvergence points for _Z9ToFlatIdxiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9ToFlatIdxiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9ToFlatIdxiii'.
GPGPU-Sim PTX: allocating shared region for "sh_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x148 (_1.ptx:142) @%p1 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:147) bra.uni $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (_1.ptx:156) @!%p2 bra $Lt_3_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p3 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d8 (_1.ptx:199) @%p4 bra $Lt_3_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e0 (_1.ptx:200) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3f0 (_1.ptx:237) @%p5 bra $Lt_3_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (_1.ptx:242) @%p6 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x418 (_1.ptx:243) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x528 (_1.ptx:280) @%p7 bra $Lt_3_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x548 (_1.ptx:288) @%p8 bra $Lt_3_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x770 (_1.ptx:360) @%p9 bra $Lt_3_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sh_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c0 (_1.ptx:392) @%p1 bra $Lt_4_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (_1.ptx:397) bra.uni $Lt_4_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x818 (_1.ptx:406) @!%p2 bra $Lt_4_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x930 (_1.ptx:444) @%p3 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x950 (_1.ptx:449) @%p4 bra $Lt_4_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x958 (_1.ptx:450) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa68 (_1.ptx:487) @%p5 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:492) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa90 (_1.ptx:493) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xba0 (_1.ptx:530) @%p7 bra $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbc0 (_1.ptx:538) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xde8 (_1.ptx:610) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_JL3RXz"
Running: cat _ptx_JL3RXz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kMn0nT
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kMn0nT --output-file  /dev/null 2> _ptx_JL3RXzinfo"
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' : regs=17, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_JL3RXz _ptx2_kMn0nT _ptx_JL3RXzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcb0, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test

Performing stencil operation on host for later comparison with CUDA output
Depending on host capabilities, this may take a while.
Performing 1 warmup passes...
GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 15360 (ipc=30.7) sim_rate=1706 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:46:25 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(9,0,0) tid=(0,159,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 172800 (ipc=115.2) sim_rate=17280 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:46:26 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,0,0) tid=(0,255,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 197344 (ipc=98.7) sim_rate=5980 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:46:49 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(5,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 327552 (ipc=93.6) sim_rate=9633 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:46:50 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(13,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(16,0,0) tid=(0,111,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(28,0,0) tid=(0,61,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 614719 (ipc=111.8) sim_rate=17563 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:46:51 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,0,0) tid=(0,228,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(14,0,0) tid=(0,97,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(6,0,0) tid=(0,225,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,0,0) tid=(0,225,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(3,0,0) tid=(0,129,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,0,0) tid=(0,65,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1188036 (ipc=158.4) sim_rate=33001 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:46:52 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(0,129,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(12,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1481572 (ipc=185.2) sim_rate=40042 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:46:53 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(10,0,0) tid=(0,193,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(28,0,0) tid=(0,161,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8908,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8909,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8913,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8914,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8922,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8923,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8928,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8929,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1694436 (ipc=188.3) sim_rate=44590 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:46:54 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9078,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9079,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9111,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9112,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9255,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9256,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9259,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9260,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9305,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9306,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9311,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9312,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9324,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9325,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9343,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9344,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9354,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9355,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9356,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9357,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9375,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9376,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(28,0,0) tid=(0,193,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 1850167 (ipc=176.2) sim_rate=47440 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:46:55 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(32,0,0) tid=(0,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(22,0,0) tid=(0,6,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(33,0,0) tid=(0,68,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2081805 (ipc=181.0) sim_rate=52045 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:46:56 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(16,0,0) tid=(0,213,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(24,0,0) tid=(0,116,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(21,0,0) tid=(0,96,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2389256 (ipc=191.1) sim_rate=58274 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:46:57 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(18,0,0) tid=(0,50,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(28,0,0) tid=(0,195,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(23,0,0) tid=(0,131,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2695368 (ipc=207.3) sim_rate=64175 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:46:58 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(22,0,0) tid=(0,227,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(23,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(29,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(33,0,0) tid=(0,163,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13856,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13857,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3131048 (ipc=223.6) sim_rate=72815 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:46:59 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(29,0,0) tid=(0,163,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14196,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14197,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14302,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14303,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14362,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14363,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14530,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14531,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14538,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14539,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14543,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14544,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14553,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14553,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14554,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14554,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14610,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14611,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14718,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14719,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14722,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14723,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14793,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14794,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14797,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14798,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14801,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14802,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3232872 (ipc=215.5) sim_rate=73474 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:47:00 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(53,0,0) tid=(0,29,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(54,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(52,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3455494 (ipc=216.0) sim_rate=76788 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:47:01 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(48,0,0) tid=(0,136,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3597874 (ipc=211.6) sim_rate=78214 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:47:02 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(53,0,0) tid=(0,155,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(34,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(37,0,0) tid=(0,135,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 3885689 (ipc=215.9) sim_rate=82674 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:47:03 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(39,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(39,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(44,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4190764 (ipc=226.5) sim_rate=87307 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:47:04 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(37,0,0) tid=(0,229,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(35,0,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18878,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(18879,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(37,0,0) tid=(0,133,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(37,0,0) tid=(0,229,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 4601068 (ipc=236.0) sim_rate=93899 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:47:05 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(53,0,0) tid=(0,244,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19821,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19822,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19887,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19888,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19897,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19898,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19931,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19932,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20056,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20057,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20097,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20098,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20132,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20133,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,1,0) tid=(0,83,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20178,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20184,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20192,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20203,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20237,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20241,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20307,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 4789744 (ipc=233.6) sim_rate=95794 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:47:06 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(55,0,0) tid=(0,233,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(7,1,0) tid=(0,159,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 4977188 (ipc=231.5) sim_rate=97591 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:47:07 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(5,1,0) tid=(0,131,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,1,0) tid=(0,143,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 5154617 (ipc=224.1) sim_rate=99127 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:47:08 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(45,0,0) tid=(0,88,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(55,0,0) tid=(0,54,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(48,0,0) tid=(0,231,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(46,0,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 5560887 (ipc=231.7) sim_rate=104922 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:47:09 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(51,0,0) tid=(0,188,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(51,0,0) tid=(0,20,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24413,0), 5 CTAs running
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(59,0,0) tid=(0,194,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 5861317 (ipc=239.2) sim_rate=108542 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:47:10 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(55,0,0) tid=(0,172,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(57,0,0) tid=(0,54,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(56,0,0) tid=(0,237,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 6114962 (ipc=244.6) sim_rate=111181 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:47:11 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25255,0), 5 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(14,1,0) tid=(0,180,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(59,0,0) tid=(0,144,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25689,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25752,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25761,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25765,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25799,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25814,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25833,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25990,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 6363686 (ipc=244.8) sim_rate=113637 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:47:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26071,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26073,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26235,0), 5 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,1,0) tid=(0,234,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(24,1,0) tid=(0,39,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 6516349 (ipc=237.0) sim_rate=114321 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:47:13 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(27,1,0) tid=(0,87,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,1,0) tid=(0,88,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,1,0) tid=(0,139,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(62,0,0) tid=(0,130,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 6900352 (ipc=237.9) sim_rate=118971 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:47:14 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,1,0) tid=(0,191,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,1,0) tid=(0,241,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(60,0,0) tid=(0,124,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,1,0) tid=(0,245,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(3,1,0) tid=(0,175,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 7476692 (ipc=249.2) sim_rate=126723 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:47:15 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(63,0,0) tid=(0,90,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(6,1,0) tid=(0,163,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(23,1,0) tid=(0,236,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 7706921 (ipc=252.7) sim_rate=128448 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:47:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (30580,0), 3 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(36,1,0) tid=(0,201,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (30800,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (30804,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (30900,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (30967,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (30985,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31014,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (31051,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31202,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31222,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (31249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31273,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (31281,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31422,0), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(27,1,0) tid=(0,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31785,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 7921991 (ipc=247.6) sim_rate=129868 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:47:17 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(36,1,0) tid=(0,118,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(12,1,0) tid=(0,141,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(19,1,0) tid=(0,225,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 8178316 (ipc=244.1) sim_rate=131908 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:47:18 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(51,1,0) tid=(0,144,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(24,1,0) tid=(0,208,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(24,1,0) tid=(0,184,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(12,1,0) tid=(0,37,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(16,1,0) tid=(0,151,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 8672646 (ipc=251.4) sim_rate=137661 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:47:19 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(16,1,0) tid=(0,179,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(13,1,0) tid=(0,127,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34938,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 8965299 (ipc=256.2) sim_rate=140082 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:47:20 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(20,1,0) tid=(0,194,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(13,1,0) tid=(0,97,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35426,0), 3 CTAs running
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(21,1,0) tid=(0,75,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35499,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35604,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35659,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35730,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (35811,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (35856,0), 3 CTAs running
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(22,1,0) tid=(0,107,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (35950,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (36147,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (36203,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (36277,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (36323,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (36329,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 9334379 (ipc=255.7) sim_rate=143605 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:47:21 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36581,0), 2 CTAs running
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(52,1,0) tid=(0,75,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(56,1,0) tid=(0,28,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(45,1,0) tid=(0,167,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 9627226 (ipc=250.1) sim_rate=145867 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:47:22 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(32,1,0) tid=(0,230,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(29,1,0) tid=(0,214,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(26,1,0) tid=(0,117,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(34,1,0) tid=(0,214,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(39,1,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 10099740 (ipc=255.7) sim_rate=150742 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:47:23 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(27,1,0) tid=(0,225,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(35,1,0) tid=(0,227,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(30,1,0) tid=(0,51,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(62,1,0) tid=(0,211,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40342,0), 2 CTAs running
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(37,1,0) tid=(0,48,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40440,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40485,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40548,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40721,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40726,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40834,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40894,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40900,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40945,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 10646959 (ipc=259.7) sim_rate=156572 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:47:24 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(37,1,0) tid=(0,173,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41042,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41051,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (41167,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41412,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41468,0), 2 CTAs running
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(44,1,0) tid=(0,27,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(48,1,0) tid=(0,59,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(48,1,0) tid=(0,169,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(63,1,0) tid=(0,131,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 11058036 (ipc=254.2) sim_rate=160261 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:47:25 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(51,1,0) tid=(0,90,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(51,1,0) tid=(0,107,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 11316888 (ipc=257.2) sim_rate=161669 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:47:26 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(50,1,0) tid=(0,124,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44073,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(48,1,0) tid=(0,125,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(43,1,0) tid=(0,48,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44613,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44644,0), 1 CTAs running
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(54,1,0) tid=(0,222,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (44883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44891,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 11719432 (ipc=260.4) sim_rate=165062 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:47:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45166,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(54,1,0) tid=(0,79,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45259,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45288,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (45296,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45344,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45434,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45984,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46041,0), 1 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(59,1,0) tid=(0,65,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(58,1,0) tid=(0,129,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(56,1,0) tid=(0,68,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 12094144 (ipc=249.4) sim_rate=167974 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:47:28 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(63,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(59,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49203,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (49263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49339,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (49549,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (49566,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (49624,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50342,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 0.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 50343
gpu_sim_insn = 12312064
gpu_ipc =     244.5636
gpu_tot_sim_cycle = 50343
gpu_tot_sim_insn = 12312064
gpu_tot_ipc =     244.5636
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 22502
gpu_stall_icnt2sh    = 3260
gpu_total_sim_rate=168658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 221824
	L1I_total_cache_misses = 1571
	L1I_total_cache_miss_rate = 0.0071
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7307
L1D_cache:
	L1D_cache_core[0]: Access = 2772, Miss = 2025, Miss_rate = 0.731, Pending_hits = 485, Reservation_fails = 1101
	L1D_cache_core[1]: Access = 2772, Miss = 2018, Miss_rate = 0.728, Pending_hits = 434, Reservation_fails = 395
	L1D_cache_core[2]: Access = 2464, Miss = 1787, Miss_rate = 0.725, Pending_hits = 410, Reservation_fails = 629
	L1D_cache_core[3]: Access = 2772, Miss = 1998, Miss_rate = 0.721, Pending_hits = 444, Reservation_fails = 1370
	L1D_cache_core[4]: Access = 2772, Miss = 2027, Miss_rate = 0.731, Pending_hits = 416, Reservation_fails = 585
	L1D_cache_core[5]: Access = 2772, Miss = 2011, Miss_rate = 0.725, Pending_hits = 473, Reservation_fails = 896
	L1D_cache_core[6]: Access = 2464, Miss = 1778, Miss_rate = 0.722, Pending_hits = 441, Reservation_fails = 1343
	L1D_cache_core[7]: Access = 2772, Miss = 2028, Miss_rate = 0.732, Pending_hits = 433, Reservation_fails = 1000
	L1D_cache_core[8]: Access = 2772, Miss = 1999, Miss_rate = 0.721, Pending_hits = 478, Reservation_fails = 999
	L1D_cache_core[9]: Access = 2464, Miss = 1807, Miss_rate = 0.733, Pending_hits = 390, Reservation_fails = 572
	L1D_cache_core[10]: Access = 2464, Miss = 1801, Miss_rate = 0.731, Pending_hits = 397, Reservation_fails = 1115
	L1D_cache_core[11]: Access = 2464, Miss = 1796, Miss_rate = 0.729, Pending_hits = 403, Reservation_fails = 1134
	L1D_cache_core[12]: Access = 2464, Miss = 1775, Miss_rate = 0.720, Pending_hits = 382, Reservation_fails = 1103
	L1D_cache_core[13]: Access = 2772, Miss = 2013, Miss_rate = 0.726, Pending_hits = 480, Reservation_fails = 1031
	L1D_cache_core[14]: Access = 2464, Miss = 1777, Miss_rate = 0.721, Pending_hits = 399, Reservation_fails = 1397
	L1D_total_cache_accesses = 39424
	L1D_total_cache_misses = 28640
	L1D_total_cache_miss_rate = 0.7265
	L1D_total_cache_pending_hits = 6465
	L1D_total_cache_reservation_fails = 14670
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7424
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0162
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7304
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10618
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 220253
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1571
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7307
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 
gpgpu_n_tot_thrd_icount = 13258752
gpgpu_n_tot_w_icount = 414336
gpgpu_n_stall_shd_mem = 33102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12256
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 330240
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 2689536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33102
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44698	W0_Idle:117427	W0_Scoreboard:845167	W1:25216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:384	W32:388736
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98048 {8:12256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1572864 {40:4096,72:4096,136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1666816 {136:12256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 565 
maxdqlatency = 0 
maxmflatency = 1161 
averagemflatency = 370 
max_icnt2mem_latency = 563 
max_icnt2sh_latency = 50342 
mrq_lat_table:12456 	1111 	943 	1586 	3723 	5411 	6555 	2860 	60 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3513 	19247 	5885 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15562 	5963 	2945 	2650 	1279 	446 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8213 	3824 	234 	0 	0 	0 	0 	0 	0 	879 	2961 	5760 	6784 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	49 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        50        49        51        52        50        52        49        51        52        50        46        49        49        50        51 
dram[1]:        46        45        52        50        51        52        50        49        47        51        50        45        51        51        50        51 
dram[2]:        48        45        51        48        50        51        48        51        49        50        51        45        45        43        50        47 
dram[3]:        46        51        51        51        50        52        51        52        52        51        45        50        46        51        51        50 
dram[4]:        44        45        51        51        50        51        52        51        50        50        50        50        50        51        51        49 
dram[5]:        51        49        51        51        50        48        51        51        51        50        48        51        50        50        49        51 
maximum service time to same row:
dram[0]:      5704      5652      9051      8980      5669      6087      5792      5297      6718      6916      7147      8272      9422      9430      9498      9327 
dram[1]:      5478      5672      8821      8762      5388      6563      5371      5303      6925      6848      6077      6353      9168      9192      9068      9182 
dram[2]:      4303      5325      8897      8874      5737      5668      5350      5641      6084      6701      6512      6818      9063      9110      9384      8875 
dram[3]:      4847      5322      9042      8861      6647      5875      5652      6639      6308      7027      6691      5918      9062      9113      9385      8876 
dram[4]:      4547      5350      9359      9367      6587      6458      5398      6646      7113      6625      6437      6331      9113      9129      9134      9079 
dram[5]:      4834      5363      8746      9337      5881      4209      5307      6812      6603      6293      5594      6500      9222      9245      9128      9237 
average row accesses per activate:
dram[0]:  8.555555  8.527778 15.041667 14.400000 15.500000 20.500000 16.416666 14.666667 14.000000 13.133333 12.312500 13.892858 12.566667 13.464286 16.277779 14.142858 
dram[1]:  8.885715  6.500000 15.695652 14.480000 14.461538 21.764706 11.969697 11.371428 11.314285 13.166667 10.675675 11.558824 13.888889 12.225806 11.037037 14.047619 
dram[2]: 11.333333  8.270270 18.631578 13.730769 19.421053 20.444445 17.043478 15.680000 12.156250 13.517241 17.086956 11.787879 13.814815 11.029411 12.333333 14.650000 
dram[3]:  8.000000 10.000000 15.695652 15.166667 19.526316 17.809525 11.676471 13.166667 10.394737  9.452381 11.314285 10.648648  9.450000 10.416667 12.291667 12.869565 
dram[4]:  9.147058 11.214286 20.055555 19.105263 17.761906 19.578947 18.809525 13.689655 15.153846 12.741936 13.233334 14.481482 10.243243 13.851851 16.500000 14.900000 
dram[5]: 10.928572  9.687500 17.095238 17.900000 16.000000 19.473684 13.033334 11.848485 16.250000  9.309524 12.677420 13.928572 11.393939 12.300000 12.739130 13.454545 
average row locality = 34707/2669 = 13.003747
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       170       170       174       172       184       182       206       208       206       206       207       204       203       201       168       172 
dram[1]:       173       175       174       174       188       183       207       210       209       207       209       210       200       203       174       170 
dram[2]:       173       172       172       174       185       186       208       208       207       208       210       207       201       204       174       171 
dram[3]:       175       171       174       176       183       187       209       207       208       209       209       208       202       201       170       171 
dram[4]:       174       174       174       175       186       185       208       209       207       208       209       206       204       201       173       174 
dram[5]:       172       174       175       174       187       186       207       209       208       207       209       208       202       201       173       172 
total reads: 18350
bank skew: 210/168 = 1.25
chip skew: 3067/3033 = 1.01
number of total write accesses:
dram[0]:       138       137       187       188       188       187       188       188       186       188       187       185       174       176       125       125 
dram[1]:       138       137       187       188       188       187       188       188       187       188       186       183       175       176       124       125 
dram[2]:       133       134       182       183       184       182       184       184       182       184       183       182       172       171       122       122 
dram[3]:       137       139       187       188       188       187       188       188       187       188       187       186       176       174       125       125 
dram[4]:       137       140       187       188       187       187       187       188       187       187       188       185       175       173       124       124 
dram[5]:       134       136       184       184       181       184       184       182       182       184       184       182       174       168       120       124 
total reads: 16357
bank skew: 188/120 = 1.57
chip skew: 2750/2684 = 1.02
average mf latency per bank:
dram[0]:        327       314       311       318       342       331       322       317       324       324       319       309       300       315       303       312
dram[1]:        299       301       298       298       319       305       302       291       305       291       305       298       300       288       292       294
dram[2]:        319       304       305       295       323       314       297       306       304       309       309       312       300       306       308       303
dram[3]:        294       296       291       291       310       307       292       303       300       309       293       309       302       314       298       295
dram[4]:        290       305       294       301       302       304       293       303       311       307       303       307       298       306       290       301
dram[5]:        289       308       296       317       307       325       308       307       326       314       308       298       301       296       299       314
maximum mf latency per bank:
dram[0]:        797      1016       914       833       932      1009       924       989       934       943       965       922      1056      1058       983       939
dram[1]:        998       849       853       864      1005       997       993       833       823       798       881       967      1115       871       879       879
dram[2]:        864       758       873       751      1116      1012       823       897       898       903       892       866      1010       907       894       761
dram[3]:        769       716       768       716       798       905       764       829       706       894       891       943       824      1002       679       831
dram[4]:        978       727       840       991       862       737       724       751      1161       830      1040       879       811       799       802       764
dram[5]:        813       824       789       892       894       913       890       922      1053       938       956       942       880       913       857       894

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66452 n_nop=55440 n_act=430 n_pre=414 n_req=5780 n_rd=6066 n_write=4102 bw_util=0.306
n_activity=41945 dram_eff=0.4848
bk0: 340a 58878i bk1: 340a 58709i bk2: 348a 56357i bk3: 344a 56381i bk4: 368a 55552i bk5: 364a 55708i bk6: 412a 55955i bk7: 416a 55753i bk8: 412a 57162i bk9: 412a 56330i bk10: 414a 56256i bk11: 408a 56312i bk12: 406a 57189i bk13: 402a 56396i bk14: 336a 59449i bk15: 344a 58726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.7195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66452 n_nop=55270 n_act=484 n_pre=468 n_req=5811 n_rd=6132 n_write=4098 bw_util=0.3079
n_activity=42894 dram_eff=0.477
bk0: 346a 59346i bk1: 350a 58407i bk2: 348a 56547i bk3: 348a 56105i bk4: 376a 55789i bk5: 366a 56322i bk6: 414a 55882i bk7: 420a 55823i bk8: 418a 56636i bk9: 414a 56518i bk10: 418a 56315i bk11: 420a 56487i bk12: 400a 57036i bk13: 406a 56633i bk14: 348a 58735i bk15: 340a 58893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.64582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66452 n_nop=55423 n_act=416 n_pre=400 n_req=5744 n_rd=6120 n_write=4093 bw_util=0.3074
n_activity=41363 dram_eff=0.4938
bk0: 346a 59040i bk1: 344a 58729i bk2: 344a 57261i bk3: 348a 56407i bk4: 370a 56045i bk5: 372a 56087i bk6: 416a 56471i bk7: 416a 55907i bk8: 414a 56658i bk9: 416a 56240i bk10: 420a 56488i bk11: 414a 56339i bk12: 402a 56863i bk13: 408a 56629i bk14: 348a 58510i bk15: 342a 58860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.76406
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66452 n_nop=55260 n_act=496 n_pre=480 n_req=5810 n_rd=6120 n_write=4096 bw_util=0.3075
n_activity=43135 dram_eff=0.4737
bk0: 350a 59069i bk1: 342a 59044i bk2: 348a 57123i bk3: 352a 56583i bk4: 366a 55994i bk5: 374a 56051i bk6: 418a 56257i bk7: 414a 56083i bk8: 416a 56230i bk9: 418a 56547i bk10: 418a 56699i bk11: 416a 56109i bk12: 404a 56115i bk13: 402a 56905i bk14: 340a 59159i bk15: 342a 58741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.7624
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66452 n_nop=55439 n_act=405 n_pre=389 n_req=5811 n_rd=6134 n_write=4085 bw_util=0.3076
n_activity=41583 dram_eff=0.4915
bk0: 348a 59591i bk1: 348a 58369i bk2: 348a 56688i bk3: 350a 56659i bk4: 372a 56378i bk5: 370a 56066i bk6: 416a 56410i bk7: 418a 56086i bk8: 414a 57167i bk9: 416a 56481i bk10: 418a 56308i bk11: 412a 56296i bk12: 408a 56730i bk13: 402a 57024i bk14: 346a 59436i bk15: 348a 59109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.88974
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66452 n_nop=55360 n_act=439 n_pre=423 n_req=5751 n_rd=6128 n_write=4102 bw_util=0.3079
n_activity=42469 dram_eff=0.4818
bk0: 344a 59689i bk1: 348a 58815i bk2: 350a 56639i bk3: 348a 56179i bk4: 374a 55989i bk5: 372a 56184i bk6: 414a 56255i bk7: 418a 55875i bk8: 416a 56823i bk9: 414a 56476i bk10: 418a 56490i bk11: 416a 56445i bk12: 404a 56732i bk13: 402a 57011i bk14: 346a 59016i bk15: 344a 58839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.62248

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2421, Miss = 1518, Miss_rate = 0.627, Pending_hits = 597, Reservation_fails = 110
L2_cache_bank[1]: Access = 2445, Miss = 1515, Miss_rate = 0.620, Pending_hits = 601, Reservation_fails = 11
L2_cache_bank[2]: Access = 2334, Miss = 1534, Miss_rate = 0.657, Pending_hits = 600, Reservation_fails = 221
L2_cache_bank[3]: Access = 2320, Miss = 1532, Miss_rate = 0.660, Pending_hits = 604, Reservation_fails = 116
L2_cache_bank[4]: Access = 2449, Miss = 1530, Miss_rate = 0.625, Pending_hits = 577, Reservation_fails = 192
L2_cache_bank[5]: Access = 2411, Miss = 1530, Miss_rate = 0.635, Pending_hits = 574, Reservation_fails = 7
L2_cache_bank[6]: Access = 2420, Miss = 1530, Miss_rate = 0.632, Pending_hits = 612, Reservation_fails = 195
L2_cache_bank[7]: Access = 2388, Miss = 1530, Miss_rate = 0.641, Pending_hits = 607, Reservation_fails = 7
L2_cache_bank[8]: Access = 2455, Miss = 1535, Miss_rate = 0.625, Pending_hits = 610, Reservation_fails = 133
L2_cache_bank[9]: Access = 2439, Miss = 1532, Miss_rate = 0.628, Pending_hits = 610, Reservation_fails = 6
L2_cache_bank[10]: Access = 2399, Miss = 1533, Miss_rate = 0.639, Pending_hits = 576, Reservation_fails = 105
L2_cache_bank[11]: Access = 2369, Miss = 1531, Miss_rate = 0.646, Pending_hits = 567, Reservation_fails = 13
L2_total_cache_accesses = 28850
L2_total_cache_misses = 18350
L2_total_cache_miss_rate = 0.6360
L2_total_cache_pending_hits = 7135
L2_total_cache_reservation_fails = 1116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9213
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 147
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 926
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.121

icnt_total_pkts_mem_to_simt=78684
icnt_total_pkts_simt_to_mem=73906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1208
	minimum = 6
	maximum = 343
Network latency average = 12.4155
	minimum = 6
	maximum = 338
Slowest packet = 27535
Flit latency average = 11.8176
	minimum = 6
	maximum = 334
Slowest flit = 74970
Fragmentation average = 0.106274
	minimum = 0
	maximum = 278
Injected packet rate average = 0.0424495
	minimum = 0.0355362 (at node 12)
	maximum = 0.0487655 (at node 23)
Accepted packet rate average = 0.0424495
	minimum = 0.0355362 (at node 12)
	maximum = 0.0487655 (at node 23)
Injected flit rate average = 0.11226
	minimum = 0.0914725 (at node 12)
	maximum = 0.136444 (at node 19)
Accepted flit rate average= 0.11226
	minimum = 0.0962795 (at node 12)
	maximum = 0.123652 (at node 19)
Injected packet length average = 2.64454
Accepted packet length average = 2.64454
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1208 (1 samples)
	minimum = 6 (1 samples)
	maximum = 343 (1 samples)
Network latency average = 12.4155 (1 samples)
	minimum = 6 (1 samples)
	maximum = 338 (1 samples)
Flit latency average = 11.8176 (1 samples)
	minimum = 6 (1 samples)
	maximum = 334 (1 samples)
Fragmentation average = 0.106274 (1 samples)
	minimum = 0 (1 samples)
	maximum = 278 (1 samples)
Injected packet rate average = 0.0424495 (1 samples)
	minimum = 0.0355362 (1 samples)
	maximum = 0.0487655 (1 samples)
Accepted packet rate average = 0.0424495 (1 samples)
	minimum = 0.0355362 (1 samples)
	maximum = 0.0487655 (1 samples)
Injected flit rate average = 0.11226 (1 samples)
	minimum = 0.0914725 (1 samples)
	maximum = 0.136444 (1 samples)
Accepted flit rate average = 0.11226 (1 samples)
	minimum = 0.0962795 (1 samples)
	maximum = 0.123652 (1 samples)
Injected packet size average = 2.64454 (1 samples)
Accepted packet size average = 2.64454 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 13 sec (73 sec)
gpgpu_simulation_rate = 168658 (inst/sec)
gpgpu_simulation_rate = 689 (cycle/sec)
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,50343)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,50343)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,50343)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,50343)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,50343)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,50343)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,50343)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(10,0,0) tid=(0,127,0)
GPGPU-Sim uArch: cycles simulated: 50843  inst.: 12484864 (ipc=345.6) sim_rate=166464 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:47:31 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 51343  inst.: 12535040 (ipc=223.0) sim_rate=164934 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:47:32 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,0,0) tid=(0,95,0)
GPGPU-Sim uArch: cycles simulated: 52843  inst.: 12668192 (ipc=142.5) sim_rate=164521 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:47:33 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(4,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(19,0,0) tid=(0,47,0)
GPGPU-Sim uArch: cycles simulated: 53843  inst.: 12906293 (ipc=169.8) sim_rate=165465 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:47:34 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(24,0,0) tid=(0,204,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(8,0,0) tid=(0,56,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(2,0,0) tid=(0,33,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(7,0,0) tid=(0,129,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(5,0,0) tid=(0,193,0)
GPGPU-Sim uArch: cycles simulated: 54843  inst.: 13346052 (ipc=229.8) sim_rate=168937 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:47:35 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,0,0) tid=(0,33,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(14,0,0) tid=(0,33,0)
GPGPU-Sim uArch: cycles simulated: 55343  inst.: 13652036 (ipc=268.0) sim_rate=170650 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:47:36 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(7,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(9,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(2,0,0) tid=(0,161,0)
GPGPU-Sim uArch: cycles simulated: 56343  inst.: 13956228 (ipc=274.0) sim_rate=172299 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:47:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6032,50343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6033,50343)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6049,50343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6050,50343)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6256,50343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6257,50343)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6268,50343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6269,50343)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6278,50343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6279,50343)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6350,50343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6351,50343)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6447,50343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6448,50343)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6450,50343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6451,50343)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6460,50343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6461,50343)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(23,0,0) tid=(0,65,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6544,50343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6545,50343)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6550,50343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6551,50343)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6554,50343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6555,50343)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6568,50343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6569,50343)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6679,50343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6680,50343)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6681,50343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6682,50343)
GPGPU-Sim uArch: cycles simulated: 57343  inst.: 14046884 (ipc=247.8) sim_rate=171303 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:47:38 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(20,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(18,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(21,0,0) tid=(0,203,0)
GPGPU-Sim uArch: cycles simulated: 58843  inst.: 14302777 (ipc=234.2) sim_rate=172322 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:47:39 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(37,0,0) tid=(0,45,0)
GPGPU-Sim uArch: cycles simulated: 59843  inst.: 14482825 (ipc=228.5) sim_rate=172414 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:47:40 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(21,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(21,0,0) tid=(0,141,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(20,0,0) tid=(0,241,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(15,0,0) tid=(0,247,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(26,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 60843  inst.: 14975272 (ipc=253.6) sim_rate=176179 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:47:41 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(24,0,0) tid=(0,227,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(17,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(41,0,0) tid=(0,99,0)
GPGPU-Sim uArch: cycles simulated: 61343  inst.: 15253672 (ipc=267.4) sim_rate=177368 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:47:42 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(17,0,0) tid=(0,131,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11081,50343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11082,50343)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(17,0,0) tid=(0,35,0)
GPGPU-Sim uArch: cycles simulated: 61843  inst.: 15413256 (ipc=269.7) sim_rate=177163 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:47:43 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11569,50343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11570,50343)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11609,50343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11610,50343)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11655,50343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11656,50343)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11736,50343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11737,50343)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11819,50343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11820,50343)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11820,50343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11821,50343)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(44,0,0) tid=(0,163,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11892,50343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11893,50343)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12037,50343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12038,50343)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12048,50343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12049,50343)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12131,50343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12132,50343)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12299,50343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12300,50343)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12325,50343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12326,50343)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12400,50343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12401,50343)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12423,50343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12424,50343)
GPGPU-Sim uArch: cycles simulated: 62843  inst.: 15560578 (ipc=259.9) sim_rate=176824 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:47:44 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(45,0,0) tid=(0,131,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(41,0,0) tid=(0,186,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(48,0,0) tid=(0,158,0)
GPGPU-Sim uArch: cycles simulated: 63843  inst.: 15791570 (ipc=257.7) sim_rate=177433 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:47:45 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(59,0,0) tid=(0,69,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(43,0,0) tid=(0,199,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(44,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 65343  inst.: 16115566 (ipc=253.6) sim_rate=179061 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:47:46 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(39,0,0) tid=(0,167,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(41,0,0) tid=(0,79,0)
GPGPU-Sim uArch: cycles simulated: 65843  inst.: 16361844 (ipc=261.3) sim_rate=179800 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:47:47 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(31,0,0) tid=(0,86,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(40,0,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15728,50343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15729,50343)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(43,0,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16033,50343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16034,50343)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(31,0,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16266,50343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16267,50343)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(30,0,0) tid=(0,95,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16335,50343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(16336,50343)
GPGPU-Sim uArch: cycles simulated: 66843  inst.: 16844720 (ipc=274.7) sim_rate=183094 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:47:48 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(40,0,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16831,50343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16832,50343)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16939,50343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16940,50343)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(32,0,0) tid=(0,226,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17030,50343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17031,50343)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17097,50343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17098,50343)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17176,50343), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17182,50343), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17231,50343), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17379,50343), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17386,50343), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17394,50343), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 67843  inst.: 17053748 (ipc=271.0) sim_rate=183373 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:47:49 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(6,1,0) tid=(0,121,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17547,50343), 5 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,1,0) tid=(0,149,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 68843  inst.: 17268034 (ipc=267.9) sim_rate=183702 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:47:50 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(4,1,0) tid=(0,179,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(56,0,0) tid=(0,224,0)
GPGPU-Sim uArch: cycles simulated: 70343  inst.: 17501987 (ipc=259.5) sim_rate=184231 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:47:51 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(54,0,0) tid=(0,130,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(54,0,0) tid=(0,40,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20528,50343), 5 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(58,0,0) tid=(0,208,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(4,1,0) tid=(0,226,0)
GPGPU-Sim uArch: cycles simulated: 71343  inst.: 17941277 (ipc=268.1) sim_rate=186888 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:47:52 2016
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(45,0,0) tid=(0,240,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21015,50343), 5 CTAs running
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(58,0,0) tid=(0,80,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(50,0,0) tid=(0,208,0)
GPGPU-Sim uArch: cycles simulated: 71843  inst.: 18216368 (ipc=274.6) sim_rate=187797 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:47:53 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(47,0,0) tid=(0,59,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(50,0,0) tid=(0,205,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21999,50343), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 72343  inst.: 18433756 (ipc=278.3) sim_rate=188099 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:47:54 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(53,0,0) tid=(0,84,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22105,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22202,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22226,50343), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22244,50343), 5 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(53,0,0) tid=(0,19,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22342,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22354,50343), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22437,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22512,50343), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22612,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22643,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22781,50343), 4 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(19,1,0) tid=(0,120,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22931,50343), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 73343  inst.: 18666239 (ipc=276.3) sim_rate=188547 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:47:55 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(21,1,0) tid=(0,106,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(11,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(60,0,0) tid=(0,205,0)
GPGPU-Sim uArch: cycles simulated: 75343  inst.: 18937930 (ipc=265.0) sim_rate=189379 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:47:56 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,1,0) tid=(0,16,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,1,0) tid=(0,68,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(60,0,0) tid=(0,73,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1,1,0) tid=(0,33,0)
GPGPU-Sim uArch: cycles simulated: 76343  inst.: 19372604 (ipc=271.6) sim_rate=191807 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:47:57 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,1,0) tid=(0,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26198,50343), 4 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(10,1,0) tid=(0,234,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(5,1,0) tid=(0,158,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(31,1,0) tid=(0,63,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(63,0,0) tid=(0,200,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26858,50343), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 77343  inst.: 19903102 (ipc=281.1) sim_rate=195128 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:47:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (27047,50343), 3 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(9,1,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27181,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27358,50343), 4 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(62,0,0) tid=(0,137,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27416,50343), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (27477,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27561,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27678,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27683,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27743,50343), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27836,50343), 3 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(62,0,0) tid=(0,143,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27888,50343), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (28000,50343), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 78843  inst.: 20208263 (ipc=277.1) sim_rate=196196 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:47:59 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28563,50343), 3 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(32,1,0) tid=(0,105,0)
GPGPU-Sim uArch: cycles simulated: 79843  inst.: 20305101 (ipc=271.0) sim_rate=195241 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:48:00 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(38,1,0) tid=(0,52,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(34,1,0) tid=(0,12,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(20,1,0) tid=(0,41,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(47,1,0) tid=(0,218,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(11,1,0) tid=(0,182,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(18,1,0) tid=(0,151,0)
GPGPU-Sim uArch: cycles simulated: 81343  inst.: 20853883 (ipc=275.5) sim_rate=198608 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:48:01 2016
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(12,1,0) tid=(0,210,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(18,1,0) tid=(0,55,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(11,1,0) tid=(0,189,0)
GPGPU-Sim uArch: cycles simulated: 81843  inst.: 21151036 (ipc=280.6) sim_rate=199538 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:48:02 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(25,1,0) tid=(0,22,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (31694,50343), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(12,1,0) tid=(0,101,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (31984,50343), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(21,1,0) tid=(0,28,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (32202,50343), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (32204,50343), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (32273,50343), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (32304,50343), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(55,1,0) tid=(0,182,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (32375,50343), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (32498,50343), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 82843  inst.: 21542058 (ipc=284.0) sim_rate=201327 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:48:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (32587,50343), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (32697,50343), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (32754,50343), 2 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(50,1,0) tid=(0,203,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (32848,50343), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (32943,50343), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (32970,50343), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (33531,50343), 3 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(47,1,0) tid=(0,43,0)
GPGPU-Sim uArch: cycles simulated: 84843  inst.: 21775107 (ipc=274.3) sim_rate=201621 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:48:04 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(49,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(46,1,0) tid=(0,90,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(35,1,0) tid=(0,146,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(56,1,0) tid=(0,57,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(26,1,0) tid=(0,71,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(36,1,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 86343  inst.: 22317522 (ipc=277.9) sim_rate=204747 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:48:05 2016
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(35,1,0) tid=(0,103,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(30,1,0) tid=(0,237,0)
GPGPU-Sim uArch: cycles simulated: 86843  inst.: 22574318 (ipc=281.2) sim_rate=205221 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:48:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36522,50343), 1 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(35,1,0) tid=(0,170,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(27,1,0) tid=(0,21,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36887,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37009,50343), 1 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(40,1,0) tid=(0,132,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37098,50343), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37294,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37381,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (37411,50343), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(37,1,0) tid=(0,109,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (37640,50343), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37710,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37717,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37787,50343), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37917,50343), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37946,50343), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 88343  inst.: 22956719 (ipc=280.1) sim_rate=206817 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 12:48:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38244,50343), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(56,1,0) tid=(0,173,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38805,50343), 2 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(56,1,0) tid=(0,241,0)
GPGPU-Sim uArch: cycles simulated: 89843  inst.: 23095478 (ipc=273.0) sim_rate=206209 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 12:48:08 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(53,1,0) tid=(0,66,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(51,1,0) tid=(0,3,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(51,1,0) tid=(0,251,0)
GPGPU-Sim uArch: cycles simulated: 90843  inst.: 23441150 (ipc=274.8) sim_rate=207443 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 12:48:09 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(55,1,0) tid=(0,237,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(51,1,0) tid=(0,204,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(50,1,0) tid=(0,148,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(50,1,0) tid=(0,239,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (41218,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41300,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41415,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(51,1,0) tid=(0,234,0)
GPGPU-Sim uArch: cycles simulated: 91843  inst.: 23895694 (ipc=279.1) sim_rate=209611 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 12:48:10 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41590,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41741,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(46,1,0) tid=(0,170,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41817,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41952,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41991,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41997,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42042,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42408,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42415,50343), 1 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(46,1,0) tid=(0,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42757,50343), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42965,50343), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 93343  inst.: 24095656 (ipc=274.0) sim_rate=209527 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 12:48:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43113,50343), 1 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(62,1,0) tid=(0,129,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(63,1,0) tid=(0,71,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(57,1,0) tid=(0,255,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(60,1,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 95843  inst.: 24472704 (ipc=267.3) sim_rate=210971 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 12:48:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45865,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(61,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46070,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (46216,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46328,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46417,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46427,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46472,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46907,50343), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 0.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 46908
gpu_sim_insn = 12312064
gpu_ipc =     262.4726
gpu_tot_sim_cycle = 97251
gpu_tot_sim_insn = 24624128
gpu_tot_ipc =     253.2018
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 30890
gpu_stall_icnt2sh    = 4636
gpu_total_sim_rate=210462

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 443648
	L1I_total_cache_misses = 1571
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7307
L1D_cache:
	L1D_cache_core[0]: Access = 5544, Miss = 4038, Miss_rate = 0.728, Pending_hits = 989, Reservation_fails = 1571
	L1D_cache_core[1]: Access = 5236, Miss = 3817, Miss_rate = 0.729, Pending_hits = 876, Reservation_fails = 1197
	L1D_cache_core[2]: Access = 4928, Miss = 3568, Miss_rate = 0.724, Pending_hits = 805, Reservation_fails = 656
	L1D_cache_core[3]: Access = 5236, Miss = 3789, Miss_rate = 0.724, Pending_hits = 861, Reservation_fails = 1641
	L1D_cache_core[4]: Access = 5236, Miss = 3808, Miss_rate = 0.727, Pending_hits = 786, Reservation_fails = 864
	L1D_cache_core[5]: Access = 5236, Miss = 3809, Miss_rate = 0.727, Pending_hits = 910, Reservation_fails = 1154
	L1D_cache_core[6]: Access = 4928, Miss = 3571, Miss_rate = 0.725, Pending_hits = 849, Reservation_fails = 1755
	L1D_cache_core[7]: Access = 5544, Miss = 4051, Miss_rate = 0.731, Pending_hits = 908, Reservation_fails = 1517
	L1D_cache_core[8]: Access = 5544, Miss = 4012, Miss_rate = 0.724, Pending_hits = 955, Reservation_fails = 1268
	L1D_cache_core[9]: Access = 5236, Miss = 3825, Miss_rate = 0.731, Pending_hits = 882, Reservation_fails = 911
	L1D_cache_core[10]: Access = 5236, Miss = 3807, Miss_rate = 0.727, Pending_hits = 882, Reservation_fails = 1610
	L1D_cache_core[11]: Access = 4928, Miss = 3584, Miss_rate = 0.727, Pending_hits = 839, Reservation_fails = 2175
	L1D_cache_core[12]: Access = 5236, Miss = 3783, Miss_rate = 0.722, Pending_hits = 881, Reservation_fails = 1534
	L1D_cache_core[13]: Access = 5544, Miss = 4024, Miss_rate = 0.726, Pending_hits = 916, Reservation_fails = 1613
	L1D_cache_core[14]: Access = 5236, Miss = 3799, Miss_rate = 0.726, Pending_hits = 893, Reservation_fails = 1503
	L1D_total_cache_accesses = 78848
	L1D_total_cache_misses = 57285
	L1D_total_cache_miss_rate = 0.7265
	L1D_total_cache_pending_hits = 13232
	L1D_total_cache_reservation_fails = 20969
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 14848
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5974
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14728
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14995
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 442077
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1571
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7307
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 
gpgpu_n_tot_thrd_icount = 26517504
gpgpu_n_tot_w_icount = 828672
gpgpu_n_stall_shd_mem = 57833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24517
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 660480
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 5379072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 459264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 57833
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74836	W0_Idle:174054	W0_Scoreboard:1668004	W1:50432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:777472
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 196136 {8:24517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3145728 {40:8192,72:8192,136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3334312 {136:24517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 667 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 350 
max_icnt2mem_latency = 573 
max_icnt2sh_latency = 97250 
mrq_lat_table:24874 	2246 	1955 	3341 	7878 	10990 	12439 	5228 	133 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7727 	40758 	8795 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32754 	13780 	5076 	3413 	1862 	602 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16885 	7346 	301 	0 	0 	0 	0 	0 	0 	879 	2961 	5760 	10823 	12345 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	104 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        51        50        51        52        50        52        49        51        52        51        50        51        49        51        51 
dram[1]:        52        50        52        52        51        52        52        50        51        52        51        50        51        51        51        51 
dram[2]:        51        48        51        51        50        51        51        52        51        51        51        50        48        45        51        50 
dram[3]:        48        51        51        51        51        52        51        52        52        51        48        50        49        51        51        50 
dram[4]:        49        45        51        51        52        51        52        52        50        52        51        50        52        51        51        52 
dram[5]:        52        49        51        51        51        50        51        51        51        51        51        51        51        50        49        51 
maximum service time to same row:
dram[0]:      6319      6273      9051      8980      5669      6087      5792      5297      6718      6916      7147      8272      9422      9430      9498      9327 
dram[1]:      7200      8890      8821      8795      6044      6815      5371      5303      6925      6848      6082      7946      9168      9192      9068      9182 
dram[2]:      6256      6704      8897      8874      5737      5906      5350      5641      6896      6701      6512      6818      9063      9110      9384      8875 
dram[3]:      8407      6855      9042      8861      6647      6525      5652      6639      6883      8272      8016      7253      9062      9113      9385      8876 
dram[4]:      6467      6851      9359      9367      6587      6458      5398      6646      7113      7994      6510      7334      9113      9129      9134      9079 
dram[5]:      8566      8467      8847      9337      6248      6373      5307      6812      6603      7577      8127      7619      9222      9245      9128      9237 
average row accesses per activate:
dram[0]:  9.876923 10.126985 12.557693 13.020000 11.879311 13.800000 12.852459 11.434783 12.203125 10.833333 12.629032 11.597015 10.871428 11.676923 16.973684 14.681818 
dram[1]: 11.241380  9.013889 15.571428 14.931818 13.132075 15.750000 11.376812 12.060606 12.184615 12.428572 11.084507 11.112676 12.881356 11.235294 12.615385 13.520833 
dram[2]: 11.571428 10.716666 13.520833 12.320755 14.333333 14.142858 12.918033 12.492064 11.500000 12.234375 14.035714 10.698630 12.015873  9.607594 13.645833 13.183674 
dram[3]:  9.984615 11.464286 16.325001 16.000000 16.285715 14.765958 13.116667 13.789474 12.412699 11.084507 12.250000 11.347826 10.541667 11.984127 12.880000 12.860000 
dram[4]: 11.033898 12.538462 16.794872 16.525000 13.169811 14.183674 13.216666 13.250000 13.789474 13.166667 14.592592 13.946428 10.144737 12.508197 15.279070 14.954545 
dram[5]: 12.346154 10.590164 14.818182 14.555555 13.113208 13.800000 13.413794 12.296875 13.482759 11.000000 12.836065 11.969231 11.692307 11.968254 13.224490 14.108696 
average row locality = 69090/5511 = 12.536745
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       338       339       345       341       363       362       414       417       412       411       411       406       405       400       337       341 
dram[1]:       344       345       343       345       368       361       411       420       417       408       411       414       400       400       345       338 
dram[2]:       343       342       342       345       364       366       417       416       412       412       414       412       398       403       346       339 
dram[3]:       346       339       344       347       358       368       417       414       411       417       412       412       401       399       337       340 
dram[4]:       345       345       344       347       366       365       417       419       412       415       412       407       409       402       344       347 
dram[5]:       340       343       346       345       369       362       407       417       413       409       411       409       400       398       342       339 
total reads: 36391
bank skew: 420/337 = 1.25
chip skew: 6096/6042 = 1.01
number of total write accesses:
dram[0]:       304       299       308       310       326       328       370       372       369       369       372       371       356       359       308       305 
dram[1]:       308       304       311       312       328       332       374       376       375       375       376       375       360       364       311       311 
dram[2]:       305       301       307       308       324       327       371       371       370       371       372       369       359       356       309       307 
dram[3]:       303       303       309       309       326       326       370       372       371       370       372       371       358       356       307       303 
dram[4]:       306       307       311       314       332       330       376       376       374       375       376       374       362       361       313       311 
dram[5]:       302       303       306       310       326       328       371       370       369       372       372       369       360       356       306       310 
total reads: 32699
bank skew: 376/299 = 1.26
chip skew: 5498/5426 = 1.01
average mf latency per bank:
dram[0]:        291       284       290       297       310       297       297       298       300       298       301       293       287       295       285       289
dram[1]:        287       288       293       294       305       295       301       296       304       291       303       298       294       292       291       293
dram[2]:        287       279       289       286       298       295       288       296       293       294       296       301       288       292       289       293
dram[3]:        273       273       283       279       290       287       282       300       286       295       288       296       285       291       283       283
dram[4]:        274       275       288       283       285       286       284       287       291       294       292       293       282       286       278       281
dram[5]:        271       279       293       299       283       303       295       289       296       296       291       295       281       285       281       291
maximum mf latency per bank:
dram[0]:        833      1016       914       833       981      1009       924       989       934       943       965       922      1056      1058       983       939
dram[1]:        998       849       853       864      1005       997       993       845      1080       798       956       967      1179      1050      1055       934
dram[2]:        864       758       873       751      1116      1012       823       897       945       906       892       866      1010      1032       894       957
dram[3]:        769       716       891       716       798       905       837       975       870       975       891       943       851      1002       710      1035
dram[4]:        978       784       840       991       862       762       777       751      1161       892      1040       879       811       799       802       796
dram[5]:        908       824       821       892       894       913       890       922      1053       938       956       942       880       913       857       894

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128370 n_nop=106210 n_act=951 n_pre=935 n_req=11468 n_rd=12084 n_write=8190 bw_util=0.3159
n_activity=85492 dram_eff=0.4743
bk0: 676a 113102i bk1: 678a 112425i bk2: 690a 111687i bk3: 682a 111452i bk4: 726a 109620i bk5: 724a 109588i bk6: 828a 107917i bk7: 834a 107051i bk8: 824a 109004i bk9: 822a 107902i bk10: 822a 108325i bk11: 812a 107987i bk12: 810a 109518i bk13: 800a 108465i bk14: 674a 112040i bk15: 682a 110917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.59667
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128370 n_nop=106164 n_act=945 n_pre=929 n_req=11562 n_rd=12140 n_write=8192 bw_util=0.3168
n_activity=84911 dram_eff=0.4789
bk0: 688a 112893i bk1: 690a 111841i bk2: 686a 111605i bk3: 690a 111460i bk4: 736a 110015i bk5: 722a 110515i bk6: 822a 107608i bk7: 840a 107001i bk8: 834a 108414i bk9: 816a 108284i bk10: 822a 107870i bk11: 828a 107636i bk12: 800a 109098i bk13: 800a 108642i bk14: 690a 110695i bk15: 676a 111206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.7865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128370 n_nop=106181 n_act=938 n_pre=922 n_req=11498 n_rd=12142 n_write=8187 bw_util=0.3167
n_activity=84915 dram_eff=0.4788
bk0: 686a 112915i bk1: 684a 112358i bk2: 684a 112222i bk3: 690a 111188i bk4: 728a 109898i bk5: 732a 110088i bk6: 834a 108048i bk7: 832a 107103i bk8: 824a 108633i bk9: 824a 108463i bk10: 828a 108400i bk11: 824a 107976i bk12: 796a 109153i bk13: 806a 108620i bk14: 692a 110391i bk15: 678a 111032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.73272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128370 n_nop=106268 n_act=910 n_pre=894 n_req=11488 n_rd=12124 n_write=8174 bw_util=0.3162
n_activity=85662 dram_eff=0.4739
bk0: 692a 112859i bk1: 678a 113042i bk2: 688a 112503i bk3: 694a 111758i bk4: 716a 110442i bk5: 736a 110350i bk6: 834a 108171i bk7: 828a 107914i bk8: 822a 108430i bk9: 834a 108552i bk10: 824a 108531i bk11: 824a 108035i bk12: 802a 108861i bk13: 798a 109558i bk14: 674a 111542i bk15: 680a 111453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.67822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x800f3e00, atomic=0 1 entries : 0x7f2e214e6950 :  mf: uid=598319, sid00:w23, part=4, addr=0x800f3e00, load , size=32, unknown  status = IN_PARTITION_DRAM (97248), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128370 n_nop=106278 n_act=863 n_pre=847 n_req=11594 n_rd=12192 n_write=8190 bw_util=0.3176
n_activity=85072 dram_eff=0.4792
bk0: 690a 113591i bk1: 690a 112392i bk2: 688a 112103i bk3: 694a 112053i bk4: 732a 110932i bk5: 730a 110601i bk6: 834a 107972i bk7: 838a 108112i bk8: 824a 109685i bk9: 830a 108716i bk10: 824a 108474i bk11: 814a 108749i bk12: 818a 108864i bk13: 804a 109428i bk14: 688a 111565i bk15: 694a 111307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.70982
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128370 n_nop=106291 n_act=905 n_pre=889 n_req=11480 n_rd=12100 n_write=8185 bw_util=0.316
n_activity=85453 dram_eff=0.4748
bk0: 680a 114233i bk1: 686a 112821i bk2: 692a 112224i bk3: 690a 111472i bk4: 738a 110553i bk5: 724a 110476i bk6: 814a 108091i bk7: 834a 107416i bk8: 826a 108858i bk9: 818a 108486i bk10: 822a 108664i bk11: 818a 107834i bk12: 800a 109145i bk13: 796a 109089i bk14: 684a 111450i bk15: 678a 111196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.68523

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4709, Miss = 3025, Miss_rate = 0.642, Pending_hits = 1170, Reservation_fails = 112
L2_cache_bank[1]: Access = 4726, Miss = 3017, Miss_rate = 0.638, Pending_hits = 1173, Reservation_fails = 14
L2_cache_bank[2]: Access = 4781, Miss = 3039, Miss_rate = 0.636, Pending_hits = 1198, Reservation_fails = 228
L2_cache_bank[3]: Access = 4756, Miss = 3031, Miss_rate = 0.637, Pending_hits = 1206, Reservation_fails = 128
L2_cache_bank[4]: Access = 4840, Miss = 3036, Miss_rate = 0.627, Pending_hits = 1176, Reservation_fails = 196
L2_cache_bank[5]: Access = 4805, Miss = 3035, Miss_rate = 0.632, Pending_hits = 1168, Reservation_fails = 16
L2_cache_bank[6]: Access = 4818, Miss = 3026, Miss_rate = 0.628, Pending_hits = 1185, Reservation_fails = 196
L2_cache_bank[7]: Access = 4784, Miss = 3036, Miss_rate = 0.635, Pending_hits = 1179, Reservation_fails = 14
L2_cache_bank[8]: Access = 4859, Miss = 3049, Miss_rate = 0.627, Pending_hits = 1217, Reservation_fails = 137
L2_cache_bank[9]: Access = 4845, Miss = 3047, Miss_rate = 0.629, Pending_hits = 1218, Reservation_fails = 11
L2_cache_bank[10]: Access = 4798, Miss = 3028, Miss_rate = 0.631, Pending_hits = 1179, Reservation_fails = 110
L2_cache_bank[11]: Access = 4774, Miss = 3022, Miss_rate = 0.633, Pending_hits = 1176, Reservation_fails = 16
L2_total_cache_accesses = 57495
L2_total_cache_misses = 36391
L2_total_cache_miss_rate = 0.6329
L2_total_cache_pending_hits = 14245
L2_total_cache_reservation_fails = 1178
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17981
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 147
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 926
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.125

icnt_total_pkts_mem_to_simt=156373
icnt_total_pkts_simt_to_mem=147607
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3109
	minimum = 6
	maximum = 342
Network latency average = 10.7394
	minimum = 6
	maximum = 308
Slowest packet = 62251
Flit latency average = 9.81876
	minimum = 6
	maximum = 304
Slowest flit = 166267
Fragmentation average = 0.0334264
	minimum = 0
	maximum = 212
Injected packet rate average = 0.0452343
	minimum = 0.0379679 (at node 2)
	maximum = 0.0521659 (at node 17)
Accepted packet rate average = 0.0452343
	minimum = 0.0379679 (at node 2)
	maximum = 0.0521659 (at node 17)
Injected flit rate average = 0.119533
	minimum = 0.0980003 (at node 2)
	maximum = 0.143494 (at node 17)
Accepted flit rate average= 0.119533
	minimum = 0.10252 (at node 2)
	maximum = 0.131982 (at node 17)
Injected packet length average = 2.64252
Accepted packet length average = 2.64252
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 342.5 (2 samples)
Network latency average = 11.5775 (2 samples)
	minimum = 6 (2 samples)
	maximum = 323 (2 samples)
Flit latency average = 10.8182 (2 samples)
	minimum = 6 (2 samples)
	maximum = 319 (2 samples)
Fragmentation average = 0.0698501 (2 samples)
	minimum = 0 (2 samples)
	maximum = 245 (2 samples)
Injected packet rate average = 0.0438419 (2 samples)
	minimum = 0.0367521 (2 samples)
	maximum = 0.0504657 (2 samples)
Accepted packet rate average = 0.0438419 (2 samples)
	minimum = 0.0367521 (2 samples)
	maximum = 0.0504657 (2 samples)
Injected flit rate average = 0.115896 (2 samples)
	minimum = 0.0947364 (2 samples)
	maximum = 0.139969 (2 samples)
Accepted flit rate average = 0.115896 (2 samples)
	minimum = 0.0993997 (2 samples)
	maximum = 0.127817 (2 samples)
Injected packet size average = 2.6435 (2 samples)
Accepted packet size average = 2.6435 (2 samples)
Hops average = 1 (2 samples)
