Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Jan 10 14:28:54 2025
| Host         : e9a767cbc9ba running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hardwareWrapper_timing_summary_routed.rpt -pb hardwareWrapper_timing_summary_routed.pb -rpx hardwareWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hardwareWrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1349)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3769)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1349)
---------------------------
 There are 1349 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3769)
---------------------------------------------------
 There are 3769 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3777          inf        0.000                      0                 3777           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3777 Endpoints
Min Delay          3777 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.608ns  (logic 1.747ns (13.856%)  route 10.861ns (86.144%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          2.358     7.119    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X21Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.271 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.653     7.924    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.326     8.250 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_1/O
                         net (fo=9, routed)           1.498     9.748    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_1_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.872 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    10.324    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[11]_INST_0_i_1_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.448 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[11]_INST_0/O
                         net (fo=2, routed)           1.040    11.487    cpu/simpleRisc_i/bypassMux_0/execMemVal[11]
    SLICE_X23Y29         LUT4 (Prop_lut4_I1_O)        0.124    11.611 r  cpu/simpleRisc_i/bypassMux_0/r1Val[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.873    12.484    cpu/simpleRisc_i/bypassMux_0/execVal[11]
    SLICE_X22Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.608 r  cpu/simpleRisc_i/bypassMux_0/r2Val[11]_INST_0/O
                         net (fo=1, routed)           0.000    12.608    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[11]
    SLICE_X22Y29         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.519ns  (logic 1.747ns (13.954%)  route 10.772ns (86.046%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          2.358     7.119    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X21Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.271 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.656     7.927    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.326     8.253 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.664     8.917    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.041 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1/O
                         net (fo=14, routed)          1.341    10.382    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1_n_0
    SLICE_X22Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.506 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[22]_INST_0/O
                         net (fo=2, routed)           0.595    11.101    cpu/simpleRisc_i/bypassMux_0/execMemVal[22]
    SLICE_X21Y24         LUT4 (Prop_lut4_I1_O)        0.124    11.225 r  cpu/simpleRisc_i/bypassMux_0/r1Val[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.171    12.395    cpu/simpleRisc_i/bypassMux_0/execVal[22]
    SLICE_X24Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.519 r  cpu/simpleRisc_i/bypassMux_0/r2Val[22]_INST_0/O
                         net (fo=1, routed)           0.000    12.519    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[22]
    SLICE_X24Y24         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.451ns  (logic 1.977ns (15.878%)  route 10.474ns (84.122%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          2.358     7.119    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X21Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.271 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.656     7.927    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.326     8.253 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.664     8.917    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.041 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1/O
                         net (fo=14, routed)          1.314    10.355    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1_n_0
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.150    10.505 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[25]_INST_0/O
                         net (fo=2, routed)           0.827    11.332    cpu/simpleRisc_i/bypassMux_0/execMemVal[25]
    SLICE_X23Y23         LUT4 (Prop_lut4_I1_O)        0.328    11.660 r  cpu/simpleRisc_i/bypassMux_0/r1Val[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    12.327    cpu/simpleRisc_i/bypassMux_0/execVal[25]
    SLICE_X23Y23         LUT6 (Prop_lut6_I1_O)        0.124    12.451 r  cpu/simpleRisc_i/bypassMux_0/r2Val[25]_INST_0/O
                         net (fo=1, routed)           0.000    12.451    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[25]
    SLICE_X23Y23         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.393ns  (logic 1.747ns (14.097%)  route 10.646ns (85.903%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          2.358     7.119    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X21Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.271 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.653     7.924    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.326     8.250 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_1/O
                         net (fo=9, routed)           1.371     9.621    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_1_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.444    10.189    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[10]_INST_0_i_1_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.313 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[10]_INST_0/O
                         net (fo=2, routed)           1.158    11.471    cpu/simpleRisc_i/bypassMux_0/execMemVal[10]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.124    11.595 r  cpu/simpleRisc_i/bypassMux_0/r1Val[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    12.269    cpu/simpleRisc_i/bypassMux_0/execVal[10]
    SLICE_X22Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  cpu/simpleRisc_i/bypassMux_0/r2Val[10]_INST_0/O
                         net (fo=1, routed)           0.000    12.393    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[10]
    SLICE_X22Y29         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.331ns  (logic 1.747ns (14.167%)  route 10.584ns (85.833%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          2.358     7.119    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X21Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.271 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.653     7.924    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.326     8.250 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_1/O
                         net (fo=9, routed)           1.390     9.639    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_1_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.897    10.660    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[12]_INST_0_i_1_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.784 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[12]_INST_0/O
                         net (fo=2, routed)           0.874    11.658    cpu/simpleRisc_i/bypassMux_0/execMemVal[12]
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.782 r  cpu/simpleRisc_i/bypassMux_0/r1Val[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.426    12.207    cpu/simpleRisc_i/bypassMux_0/execVal[12]
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.331 r  cpu/simpleRisc_i/bypassMux_0/r2Val[12]_INST_0/O
                         net (fo=1, routed)           0.000    12.331    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[12]
    SLICE_X19Y26         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.322ns  (logic 1.747ns (14.178%)  route 10.575ns (85.822%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          2.358     7.119    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X21Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.271 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.656     7.927    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.326     8.253 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.664     8.917    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.041 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1/O
                         net (fo=14, routed)          1.473    10.513    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1_n_0
    SLICE_X24Y23         LUT5 (Prop_lut5_I0_O)        0.124    10.637 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[28]_INST_0/O
                         net (fo=2, routed)           0.953    11.591    cpu/simpleRisc_i/bypassMux_0/execMemVal[28]
    SLICE_X20Y23         LUT4 (Prop_lut4_I1_O)        0.124    11.715 r  cpu/simpleRisc_i/bypassMux_0/r1Val[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.483    12.198    cpu/simpleRisc_i/bypassMux_0/execVal[28]
    SLICE_X20Y23         LUT6 (Prop_lut6_I1_O)        0.124    12.322 r  cpu/simpleRisc_i/bypassMux_0/r2Val[28]_INST_0/O
                         net (fo=1, routed)           0.000    12.322    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[28]
    SLICE_X20Y23         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.309ns  (logic 1.747ns (14.193%)  route 10.562ns (85.807%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          2.358     7.119    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X21Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.271 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.653     7.924    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.326     8.250 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_1/O
                         net (fo=9, routed)           1.063     9.313    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_1_n_0
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.437 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[13]_INST_0_i_2/O
                         net (fo=2, routed)           0.837    10.274    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[13]_INST_0_i_2_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I2_O)        0.124    10.398 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[13]_INST_0/O
                         net (fo=2, routed)           1.016    11.414    cpu/simpleRisc_i/bypassMux_0/execMemVal[13]
    SLICE_X19Y28         LUT4 (Prop_lut4_I1_O)        0.124    11.538 r  cpu/simpleRisc_i/bypassMux_0/r1Val[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.647    12.185    cpu/simpleRisc_i/bypassMux_0/execVal[13]
    SLICE_X19Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.309 r  cpu/simpleRisc_i/bypassMux_0/r2Val[13]_INST_0/O
                         net (fo=1, routed)           0.000    12.309    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[13]
    SLICE_X19Y28         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.240ns  (logic 1.517ns (12.394%)  route 10.723ns (87.606%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          1.773     6.533    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X18Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.657 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[20]_INST_0_i_7/O
                         net (fo=1, routed)           0.817     7.474    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[20]_INST_0_i_7_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.598 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[20]_INST_0_i_3/O
                         net (fo=6, routed)           1.166     8.764    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[20]_INST_0_i_3_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.888 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[14]_INST_0_i_2/O
                         net (fo=5, routed)           1.170    10.059    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[14]_INST_0_i_2_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.183 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0/O
                         net (fo=2, routed)           1.135    11.317    cpu/simpleRisc_i/bypassMux_0/execMemVal[8]
    SLICE_X22Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.441 r  cpu/simpleRisc_i/bypassMux_0/r1Val[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    12.116    cpu/simpleRisc_i/bypassMux_0/execVal[8]
    SLICE_X22Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.240 r  cpu/simpleRisc_i/bypassMux_0/r2Val[8]_INST_0/O
                         net (fo=1, routed)           0.000    12.240    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[8]
    SLICE_X22Y27         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.083ns  (logic 1.747ns (14.458%)  route 10.336ns (85.542%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          2.358     7.119    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X21Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.271 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.656     7.927    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.326     8.253 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.664     8.917    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.041 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1/O
                         net (fo=14, routed)          0.849     9.890    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.014 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0/O
                         net (fo=2, routed)           1.186    11.199    cpu/simpleRisc_i/bypassMux_0/execMemVal[31]
    SLICE_X17Y25         LUT4 (Prop_lut4_I1_O)        0.124    11.323 r  cpu/simpleRisc_i/bypassMux_0/r1Val[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.636    11.959    cpu/simpleRisc_i/bypassMux_0/execVal[31]
    SLICE_X17Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.083 r  cpu/simpleRisc_i/bypassMux_0/r2Val[31]_INST_0/O
                         net (fo=1, routed)           0.000    12.083    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[31]
    SLICE_X17Y26         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.891ns  (logic 1.747ns (14.692%)  route 10.144ns (85.308%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cpu/simpleRisc_i/execLatch_0/inst/memOp_reg[0]/Q
                         net (fo=65, routed)          3.987     4.465    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/memOp[0]
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.295     4.760 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/addrBOut[31]_INST_0/O
                         net (fo=58, routed)          2.358     7.119    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/alu_31_sn_1
    SLICE_X21Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.271 f  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.656     7.927    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[8]_INST_0_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.326     8.253 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.664     8.917    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.041 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1/O
                         net (fo=14, routed)          0.850     9.891    cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[31]_INST_0_i_1_n_0
    SLICE_X20Y22         LUT4 (Prop_lut4_I0_O)        0.124    10.015 r  cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/doutB[21]_INST_0/O
                         net (fo=2, routed)           0.775    10.790    cpu/simpleRisc_i/bypassMux_0/execMemVal[21]
    SLICE_X20Y26         LUT4 (Prop_lut4_I1_O)        0.124    10.914 r  cpu/simpleRisc_i/bypassMux_0/r1Val[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.853    11.767    cpu/simpleRisc_i/bypassMux_0/execVal[21]
    SLICE_X23Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.891 r  cpu/simpleRisc_i/bypassMux_0/r2Val[21]_INST_0/O
                         net (fo=1, routed)           0.000    11.891    cpu/simpleRisc_i/execLatch_0/inst/rs2ValIn[21]
    SLICE_X23Y26         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rs2Val_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.231%)  route 0.114ns (44.769%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][19]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][19]/Q
                         net (fo=2, routed)           0.114     0.255    cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1]_30[19]
    SLICE_X17Y17         FDRE                                         r  cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/opLatch_0/inst/rd_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/execLatch_0/inst/rd_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.596%)  route 0.117ns (45.404%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/opLatch_0/inst/rd_reg[4]/C
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/opLatch_0/inst/rd_reg[4]/Q
                         net (fo=1, routed)           0.117     0.258    cpu/simpleRisc_i/execLatch_0/inst/rdIn[4]
    SLICE_X18Y34         FDRE                                         r  cpu/simpleRisc_i/execLatch_0/inst/rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][12]/C
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][12]/Q
                         net (fo=2, routed)           0.125     0.266    cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1]_30[12]
    SLICE_X19Y29         FDRE                                         r  cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.055%)  route 0.125ns (46.945%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][15]/C
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][15]/Q
                         net (fo=2, routed)           0.125     0.266    cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1]_30[15]
    SLICE_X19Y29         FDRE                                         r  cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.051%)  route 0.125ns (46.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][14]/C
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][14]/Q
                         net (fo=2, routed)           0.125     0.266    cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1]_30[14]
    SLICE_X19Y29         FDRE                                         r  cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.816%)  route 0.126ns (47.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][13]/C
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1][13]/Q
                         net (fo=2, routed)           0.126     0.267    cpu/simpleRisc_i/RegFile_0/inst/regfile_reg[1]_30[13]
    SLICE_X19Y29         FDRE                                         r  cpu/simpleRisc_i/RegFile_0/inst/toEdge_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/rd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/writeBackLatch_0/inst/rd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.525%)  route 0.127ns (47.475%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/rd_reg[0]/C
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/execLatch_0/inst/rd_reg[0]/Q
                         net (fo=2, routed)           0.127     0.268    cpu/simpleRisc_i/writeBackLatch_0/inst/rdIn[0]
    SLICE_X18Y32         FDRE                                         r  cpu/simpleRisc_i/writeBackLatch_0/inst/rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/rd_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/writeBackLatch_0/inst/rd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.525%)  route 0.127ns (47.475%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/rd_reg[1]/C
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/execLatch_0/inst/rd_reg[1]/Q
                         net (fo=2, routed)           0.127     0.268    cpu/simpleRisc_i/writeBackLatch_0/inst/rdIn[1]
    SLICE_X18Y32         FDRE                                         r  cpu/simpleRisc_i/writeBackLatch_0/inst/rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/writeBackLatch_0/inst/rd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.161%)  route 0.129ns (47.839%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/rd_reg[3]/C
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/execLatch_0/inst/rd_reg[3]/Q
                         net (fo=2, routed)           0.129     0.270    cpu/simpleRisc_i/writeBackLatch_0/inst/rdIn[3]
    SLICE_X18Y33         FDRE                                         r  cpu/simpleRisc_i/writeBackLatch_0/inst/rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/simpleRisc_i/execLatch_0/inst/alu_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/simpleRisc_i/writeBackLatch_0/inst/alu_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE                         0.000     0.000 r  cpu/simpleRisc_i/execLatch_0/inst/alu_reg[19]/C
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/simpleRisc_i/execLatch_0/inst/alu_reg[19]/Q
                         net (fo=3, routed)           0.130     0.271    cpu/simpleRisc_i/writeBackLatch_0/inst/aluIn[19]
    SLICE_X19Y23         FDRE                                         r  cpu/simpleRisc_i/writeBackLatch_0/inst/alu_reg[19]/D
  -------------------------------------------------------------------    -------------------





