<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>A Double-Edged Sword: Security Threats and Opportunities</p>
    <p>in One-Sided Network Communication</p>
    <p>Shin-Yeh Tsai Yiying Zhang</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>Memory</p>
    <p>User A</p>
    <p>Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>Send Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>Memory</p>
    <p>User A GET Key-50 Key-50</p>
    <p>Send Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>Memory</p>
    <p>User A GET Key-50 Key-50</p>
    <p>Reply Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>SET Key-100</p>
    <p>Key-50</p>
    <p>User B</p>
    <p>Send Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>SET Key-100</p>
    <p>Key-50</p>
    <p>Key-100 User B</p>
    <p>Send Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>SET Key-100</p>
    <p>Key-50</p>
    <p>Key-100 User B</p>
    <p>Reply Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>SET Key-100</p>
    <p>Key-50</p>
    <p>Key-100 User B</p>
    <p>One-sided communication</p>
    <p>Memory CPU</p>
    <p>Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>SET Key-100</p>
    <p>Key-50</p>
    <p>Key-100 User B</p>
    <p>One-sided communication</p>
    <p>Memory CPU</p>
    <p>Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>User A</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>SET Key-100</p>
    <p>Key-50</p>
    <p>Key-100 User B</p>
    <p>One-sided communication</p>
    <p>Memory CPU</p>
    <p>Server</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>GET Key-50User A</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>SET Key-100</p>
    <p>Key-50</p>
    <p>Key-100 User B</p>
    <p>One-sided communication</p>
    <p>Memory CPU</p>
    <p>Server</p>
    <p>Key-50</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>GET Key-50User A</p>
    <p>User B</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>SET Key-100</p>
    <p>Key-50</p>
    <p>Key-100 User B</p>
    <p>One-sided communication</p>
    <p>Memory CPU</p>
    <p>Server</p>
    <p>Key-50</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>Traditional (Two-sided communication)</p>
    <p>2</p>
    <p>SET Key-100</p>
    <p>GET Key-50User A</p>
    <p>User B</p>
    <p>Memory</p>
    <p>User A GET Key-50</p>
    <p>SET Key-100</p>
    <p>Key-50</p>
    <p>Key-100 User B</p>
    <p>One-sided communication</p>
    <p>Memory CPU</p>
    <p>Server</p>
    <p>Key-50</p>
    <p>Key-100</p>
  </div>
  <div class="page">
    <p>3</p>
    <p>RDMA</p>
    <p>Omni-Path</p>
    <p>NVMeOF</p>
    <p>GPUDirect</p>
    <p>Gen-Z</p>
  </div>
  <div class="page">
    <p>3</p>
    <p>[ATC 13] Pilaf</p>
    <p>[NSDI 14] FaRM</p>
    <p>[SIGCOMM 14] HERD</p>
    <p>[SOSP 15] DrTM</p>
    <p>[SoCC 17] APUS</p>
    <p>[SOSP 15] FaRM + Xact</p>
    <p>[ASPLOS 15] Mojim</p>
    <p>[EuroSys 16] DrTM+R</p>
    <p>[VLDB 16] RSI</p>
    <p>[OSDI 16] FaSST</p>
    <p>[ATC 16] Cell</p>
    <p>[OSDI 16] Wukong</p>
    <p>[SoCC 17] Hotpot</p>
    <p>[ATC 17] Octopus</p>
    <p>[VLDB 17] NAM-DB</p>
    <p>[OSDI 18] DRTM+H</p>
    <p>[SOSP 17] LITE [SOSP 17]</p>
    <p>KV-Direct</p>
    <p>[FAST 19] Orion</p>
    <p>[SYSTOR '19] Storm</p>
    <p>RDMA</p>
    <p>Omni-Path</p>
    <p>NVMeOF</p>
    <p>GPUDirect</p>
    <p>Gen-Z</p>
  </div>
  <div class="page">
    <p>3</p>
    <p>[ATC 13] Pilaf</p>
    <p>[NSDI 14] FaRM</p>
    <p>[SIGCOMM 14] HERD</p>
    <p>[SOSP 15] DrTM</p>
    <p>[SoCC 17] APUS</p>
    <p>[SOSP 15] FaRM + Xact</p>
    <p>[ASPLOS 15] Mojim</p>
    <p>[EuroSys 16] DrTM+R</p>
    <p>[VLDB 16] RSI</p>
    <p>[OSDI 16] FaSST</p>
    <p>[ATC 16] Cell</p>
    <p>[OSDI 16] Wukong</p>
    <p>[SoCC 17] Hotpot</p>
    <p>[ATC 17] Octopus</p>
    <p>[VLDB 17] NAM-DB</p>
    <p>[OSDI 18] DRTM+H</p>
    <p>[SOSP 17] LITE [SOSP 17]</p>
    <p>KV-Direct</p>
    <p>[FAST 19] Orion</p>
    <p>Performance [SYSTOR '19]</p>
    <p>Storm</p>
    <p>RDMA</p>
    <p>Omni-Path</p>
    <p>NVMeOF</p>
    <p>GPUDirect</p>
    <p>Gen-Z</p>
  </div>
  <div class="page">
    <p>3</p>
    <p>[ATC 13] Pilaf</p>
    <p>[NSDI 14] FaRM</p>
    <p>[SIGCOMM 14] HERD</p>
    <p>[SOSP 15] DrTM</p>
    <p>[SoCC 17] APUS</p>
    <p>[SOSP 15] FaRM + Xact</p>
    <p>[ASPLOS 15] Mojim</p>
    <p>[EuroSys 16] DrTM+R</p>
    <p>[VLDB 16] RSI</p>
    <p>[OSDI 16] FaSST</p>
    <p>[ATC 16] Cell</p>
    <p>[OSDI 16] Wukong</p>
    <p>[SoCC 17] Hotpot</p>
    <p>[ATC 17] Octopus</p>
    <p>[VLDB 17] NAM-DB</p>
    <p>[OSDI 18] DRTM+H</p>
    <p>[SOSP 17] LITE [SOSP 17]</p>
    <p>KV-Direct</p>
    <p>[FAST 19] Orion</p>
    <p>Performance [SYSTOR '19]</p>
    <p>Storm</p>
    <p>Scalability</p>
    <p>RDMA</p>
    <p>Omni-Path</p>
    <p>NVMeOF</p>
    <p>GPUDirect</p>
    <p>Gen-Z</p>
  </div>
  <div class="page">
    <p>3</p>
    <p>[ATC 13] Pilaf</p>
    <p>[NSDI 14] FaRM</p>
    <p>[SIGCOMM 14] HERD</p>
    <p>[SOSP 15] DrTM</p>
    <p>[SoCC 17] APUS</p>
    <p>[SOSP 15] FaRM + Xact</p>
    <p>[ASPLOS 15] Mojim</p>
    <p>[EuroSys 16] DrTM+R</p>
    <p>[VLDB 16] RSI</p>
    <p>[OSDI 16] FaSST</p>
    <p>[ATC 16] Cell</p>
    <p>[OSDI 16] Wukong</p>
    <p>[SoCC 17] Hotpot</p>
    <p>[ATC 17] Octopus</p>
    <p>[VLDB 17] NAM-DB</p>
    <p>[OSDI 18] DRTM+H</p>
    <p>[SOSP 17] LITE [SOSP 17]</p>
    <p>KV-Direct</p>
    <p>[FAST 19] Orion</p>
    <p>Performance [SYSTOR '19]</p>
    <p>Storm</p>
    <p>Scalability Usability</p>
    <p>RDMA</p>
    <p>Omni-Path</p>
    <p>NVMeOF</p>
    <p>GPUDirect</p>
    <p>Gen-Z</p>
  </div>
  <div class="page">
    <p>3</p>
    <p>[ATC 13] Pilaf</p>
    <p>[NSDI 14] FaRM</p>
    <p>[SIGCOMM 14] HERD</p>
    <p>[SOSP 15] DrTM</p>
    <p>[SoCC 17] APUS</p>
    <p>[SOSP 15] FaRM + Xact</p>
    <p>[ASPLOS 15] Mojim</p>
    <p>[EuroSys 16] DrTM+R</p>
    <p>[VLDB 16] RSI</p>
    <p>[OSDI 16] FaSST</p>
    <p>[ATC 16] Cell</p>
    <p>[OSDI 16] Wukong</p>
    <p>[SoCC 17] Hotpot</p>
    <p>[ATC 17] Octopus</p>
    <p>[VLDB 17] NAM-DB</p>
    <p>[OSDI 18] DRTM+H</p>
    <p>[SOSP 17] LITE [SOSP 17]</p>
    <p>KV-Direct</p>
    <p>[FAST 19] Orion</p>
    <p>Performance</p>
    <p>What about Security?</p>
    <p>[SYSTOR '19] Storm</p>
    <p>Scalability Usability</p>
    <p>RDMA</p>
    <p>Omni-Path</p>
    <p>NVMeOF</p>
    <p>GPUDirect</p>
    <p>Gen-Z</p>
  </div>
  <div class="page">
    <p>Outline  Introduction and Background  Vulnerabilities in One-Sided Communication  Vulnerabilities in One-Sided Hardware  Opportunities in One-Sided Communication  Conclusion</p>
    <p>4</p>
  </div>
  <div class="page">
    <p>Vulnerability 1: Lack of Accountability</p>
    <p>5</p>
    <p>Memory</p>
    <p>User A CPU</p>
    <p>WRITE accountability</p>
  </div>
  <div class="page">
    <p>Vulnerability 1: Lack of Accountability</p>
    <p>5</p>
    <p>Memory</p>
    <p>User A CPU</p>
    <p>SET Key-50</p>
    <p>WRITE accountability</p>
  </div>
  <div class="page">
    <p>Vulnerability 1: Lack of Accountability</p>
    <p>5</p>
    <p>Memory</p>
    <p>User A CPU</p>
    <p>SET Key-50</p>
    <p>Server: Who SET the (corrupted) record?</p>
    <p>WRITE accountability</p>
  </div>
  <div class="page">
    <p>Vulnerability 1: Lack of Accountability</p>
    <p>5</p>
    <p>Memory</p>
    <p>User A CPU</p>
    <p>SET Key-50</p>
    <p>Server: Who SET the (corrupted) record?</p>
    <p>WRITE accountability  READ accountability</p>
  </div>
  <div class="page">
    <p>Vulnerability 1: Lack of Accountability</p>
    <p>5</p>
    <p>Memory</p>
    <p>User A CPU</p>
    <p>GET Key-100</p>
    <p>SET Key-50</p>
    <p>Server: Who SET the (corrupted) record?</p>
    <p>User B</p>
    <p>WRITE accountability  READ accountability</p>
  </div>
  <div class="page">
    <p>Vulnerability 1: Lack of Accountability</p>
    <p>5</p>
    <p>Memory</p>
    <p>User A CPU</p>
    <p>GET Key-100</p>
    <p>SET Key-50</p>
    <p>Server: Who SET the (corrupted) record?</p>
    <p>Server: Who GET the (corrupted) record? User B</p>
    <p>WRITE accountability  READ accountability</p>
  </div>
  <div class="page">
    <p>Vulnerability 2: Denial of Service</p>
    <p>6</p>
    <p>Attack hardware Metadata1 Metadata2</p>
    <p>Hard to trace attackers  Can overload NICs easily</p>
  </div>
  <div class="page">
    <p>Attacker</p>
    <p>Vulnerability 2: Denial of Service</p>
    <p>6</p>
    <p>Attack hardware Metadata1 Metadata2</p>
    <p>Hard to trace attackers  Can overload NICs easily</p>
  </div>
  <div class="page">
    <p>Attacker</p>
    <p>Vulnerability 2: Denial of Service</p>
    <p>6</p>
    <p>Attack hardware Metadata1 Metadata2</p>
    <p>Hard to trace attackers  Can overload NICs easily</p>
  </div>
  <div class="page">
    <p>Attacker</p>
    <p>Vulnerability 2: Denial of Service</p>
    <p>6</p>
    <p>Attack hardware Metadata1 Metadata2</p>
    <p>Hard to trace attackers  Can overload NICs easily</p>
  </div>
  <div class="page">
    <p>Discussion and Defense  Adding intermediate layer at the sender side</p>
    <p>7 Library NIC CPU</p>
    <p>Memory Client</p>
    <p>Client NIC CPU</p>
    <p>Memory</p>
    <p>Intermediate Layer</p>
  </div>
  <div class="page">
    <p>Discussion and Defense  Adding intermediate layer at the sender side  Enhancing SmartNIC at the receiver side</p>
    <p>7</p>
    <p>SmartNIC</p>
    <p>Client NIC CPU</p>
    <p>Memory</p>
    <p>Client NIC CPU</p>
    <p>MemorySoC</p>
    <p>Library NIC CPU</p>
    <p>Memory Client</p>
    <p>Client NIC CPU</p>
    <p>Memory</p>
    <p>Intermediate Layer</p>
  </div>
  <div class="page">
    <p>Outline  Introduction and Background  Vulnerabilities in One-Sided Communication  Vulnerabilities in One-Sided Hardware  Opportunities in One-Sided Communication  Conclusion</p>
    <p>8</p>
  </div>
  <div class="page">
    <p>One- and Two-Sided Hardware</p>
    <p>9</p>
    <p>Memory</p>
    <p>Berkeley Socket</p>
    <p>CPU User</p>
    <p>Kernel</p>
    <p>Two-Sided</p>
  </div>
  <div class="page">
    <p>One- and Two-Sided Hardware</p>
    <p>9</p>
    <p>Memory</p>
    <p>Berkeley Socket</p>
    <p>CPU User</p>
    <p>Kernel</p>
    <p>Two-Sided</p>
  </div>
  <div class="page">
    <p>One- and Two-Sided Hardware</p>
    <p>9</p>
    <p>Memory</p>
    <p>Berkeley Socket</p>
    <p>CPU User</p>
    <p>Kernel</p>
    <p>Two-Sided</p>
  </div>
  <div class="page">
    <p>One- and Two-Sided Hardware</p>
    <p>9</p>
    <p>Memory</p>
    <p>Berkeley Socket</p>
    <p>CPU User</p>
    <p>Kernel</p>
    <p>Two-Sided</p>
  </div>
  <div class="page">
    <p>One- and Two-Sided Hardware</p>
    <p>9</p>
    <p>Memory</p>
    <p>CPU User Kernel</p>
    <p>One-sided CommunicationOne-Sided</p>
    <p>Memory</p>
    <p>Berkeley Socket</p>
    <p>CPU User</p>
    <p>Kernel</p>
    <p>Two-Sided</p>
  </div>
  <div class="page">
    <p>One- and Two-Sided Hardware</p>
    <p>9</p>
    <p>Memory</p>
    <p>CPU User Kernel</p>
    <p>One-sided CommunicationOne-Sided</p>
    <p>Memory</p>
    <p>Berkeley Socket</p>
    <p>CPU User</p>
    <p>Kernel</p>
    <p>Two-Sided</p>
  </div>
  <div class="page">
    <p>One- and Two-Sided Hardware</p>
    <p>9</p>
    <p>Memory</p>
    <p>CPU User Kernel</p>
    <p>One-sided CommunicationOne-Sided</p>
    <p>Memory</p>
    <p>Berkeley Socket</p>
    <p>CPU User</p>
    <p>Kernel</p>
    <p>Two-Sided</p>
    <p>Memory Region 1. rkey/lkey 2. Address</p>
  </div>
  <div class="page">
    <p>Vulnerability 3 Predictable Hardware Managed Keys</p>
    <p>10</p>
    <p>Virtual addr + rkey</p>
    <p>Physical addr</p>
    <p>PTE Translation</p>
    <p>rk ey</p>
    <p>/lk ey</p>
    <p>V al</p>
    <p>ue</p>
    <p>nth-MemoryRegion Registered 0 1000 2000 3000 4000 5000</p>
    <p>ConnectX-3 ConnectX-4 ConnectX-5</p>
  </div>
  <div class="page">
    <p>Vulnerability 3 Predictable Hardware Managed Keys</p>
    <p>10</p>
    <p>Virtual addr + rkey</p>
    <p>Physical addr</p>
    <p>PTE Translation</p>
    <p>rk ey</p>
    <p>/lk ey</p>
    <p>V al</p>
    <p>ue</p>
    <p>nth-MemoryRegion Registered 0 1000 2000 3000 4000 5000</p>
    <p>ConnectX-3 ConnectX-4 ConnectX-5</p>
  </div>
  <div class="page">
    <p>Vulnerability 3 Predictable Hardware Managed Keys</p>
    <p>10</p>
    <p>Virtual addr + rkey</p>
    <p>Physical addr</p>
    <p>PTE Translation</p>
    <p>rk ey</p>
    <p>/lk ey</p>
    <p>V al</p>
    <p>ue</p>
    <p>nth-MemoryRegion Registered 0 1000 2000 3000 4000 5000</p>
    <p>ConnectX-3 ConnectX-4 ConnectX-5</p>
  </div>
  <div class="page">
    <p>Vulnerability 3 Predictable Hardware Managed Keys</p>
    <p>10</p>
    <p>Virtual addr + rkey</p>
    <p>Physical addr</p>
    <p>PTE Translation</p>
    <p>rk ey</p>
    <p>/lk ey</p>
    <p>V al</p>
    <p>ue</p>
    <p>nth-MemoryRegion Registered 0 1000 2000 3000 4000 5000</p>
    <p>ConnectX-3 ConnectX-4 ConnectX-5</p>
  </div>
  <div class="page">
    <p>Vulnerability 4 - Side Channel in NICs</p>
    <p>11</p>
    <p>ConnectX-5, 1KB READ request latency</p>
    <p>Virtual addr + rkey</p>
    <p>Physical addr</p>
    <p>PTE Translation P</p>
    <p>er ce</p>
    <p>nt ile</p>
    <p>Latency (us) 0 1 2 3 4 5 6 7 8</p>
    <p>Hit Miss-PageTableEntries Miss-MemoryRegionInfo</p>
  </div>
  <div class="page">
    <p>Vulnerability 4 - Side Channel in NICs</p>
    <p>11</p>
    <p>ConnectX-5, 1KB READ request latency</p>
    <p>Virtual addr + rkey</p>
    <p>Physical addr</p>
    <p>PTE Translation P</p>
    <p>er ce</p>
    <p>nt ile</p>
    <p>Latency (us) 0 1 2 3 4 5 6 7 8</p>
    <p>Hit Miss-PageTableEntries Miss-MemoryRegionInfo</p>
  </div>
  <div class="page">
    <p>Vulnerability 4 - Side Channel in NICs</p>
    <p>11</p>
    <p>ConnectX-5, 1KB READ request latency</p>
    <p>Virtual addr + rkey</p>
    <p>Physical addr</p>
    <p>PTE Translation P</p>
    <p>er ce</p>
    <p>nt ile</p>
    <p>Latency (us) 0 1 2 3 4 5 6 7 8</p>
    <p>Hit Miss-PageTableEntries Miss-MemoryRegionInfo</p>
  </div>
  <div class="page">
    <p>Side-Channel Attacks in RDMA (Pythia, USENIX Sec 19)</p>
    <p>12</p>
    <p>Server Machine</p>
    <p>RDMA Network</p>
    <p>RNIC SRAM</p>
    <p>Main Memory CPU</p>
    <p>Client Machine</p>
    <p>Attacker</p>
    <p>Client Machine</p>
    <p>Victim</p>
    <p>QP MR PTE</p>
    <p>PCIe PTEMRData A</p>
    <p>cc es</p>
    <p>s P</p>
    <p>ro ba</p>
    <p>bi lit</p>
    <p>y (%</p>
    <p>) 0</p>
    <p>Timeline (ms) 0 20 40 60 80 100 120 140</p>
    <p>Victim Attacker</p>
  </div>
  <div class="page">
    <p>Discussion and Defense  Generate memory registration keys cryptographically</p>
    <p>13</p>
    <p>Sequential to Random</p>
  </div>
  <div class="page">
    <p>Discussion and Defense  Generate memory registration keys cryptographically  Isolate on-board resources for different clients</p>
    <p>13</p>
    <p>On-board Resource</p>
    <p>Sequential to Random</p>
  </div>
  <div class="page">
    <p>Discussion and Defense  Generate memory registration keys cryptographically  Isolate on-board resources for different clients  Enhancing SmartNIC at the receiver side</p>
    <p>13</p>
    <p>On-board Resource</p>
    <p>SmartNIC</p>
    <p>Client NIC CPU</p>
    <p>Memory</p>
    <p>Client NIC CPU</p>
    <p>MemorySoC</p>
    <p>Sequential to Random</p>
  </div>
  <div class="page">
    <p>Outline  Introduction and Background  Vulnerabilities in One-Sided Communication  Vulnerabilities in One-Sided Hardware  Opportunities in One-Sided Communication  Conclusion</p>
    <p>14</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>15</p>
    <p>ORAM Access Server</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>15</p>
    <p>ORAM Access Server</p>
    <p>ORAM READ/WRITE</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>15</p>
    <p>ORAM Access Server</p>
    <p>ORAM READ/WRITE</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>15</p>
    <p>ORAM Access Server</p>
    <p>ORAM READ/WRITE</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>15</p>
    <p>ORAM Access Server</p>
    <p>ORAM READ/WRITE</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>15</p>
    <p>ORAM Access Server</p>
    <p>ORAM READ/WRITE</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>15</p>
    <p>ORAM Access Server</p>
    <p>One-sided READ</p>
    <p>ORAM READ/WRITE</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>15</p>
    <p>ORAM Access Server</p>
    <p>One-sided READ</p>
    <p>ORAM READ/WRITE</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>16</p>
    <p>ORAM Access Server</p>
    <p>K% One-sided READ</p>
    <p>(1-K)% ORAM READ 100% ORAM WRITE</p>
  </div>
  <div class="page">
    <p>Opportunity of One-sided Communication</p>
    <p>17</p>
    <p>ORAM Access Server</p>
    <p>X% One-sided READ</p>
    <p>(1-X)% ORAM READ 100% ORAM WRITE</p>
    <p>Th ro</p>
    <p>ug hp</p>
    <p>ut (K</p>
    <p>O P</p>
    <p>S )</p>
    <p>K% of One-Sided READ Operations 0 25 50 75 100</p>
  </div>
  <div class="page">
    <p>Conclusion  Security concerns of one-sided communication  Tradeoffs between Performance and Security  Hardware Vendor, Software Developers, and Datacenter</p>
    <p>18</p>
  </div>
  <div class="page">
    <p>Conclusion  Security concerns of one-sided communication  Tradeoffs between Performance and Security  Hardware Vendor, Software Developers, and Datacenter</p>
    <p>18</p>
  </div>
  <div class="page">
    <p>Thank you Questions?</p>
    <p>wuklab.io</p>
  </div>
</Presentation>
