-- VHDL for IBM SMS ALD page 44.10.02.1
-- Title: 1* CONSOLE STOP PRINT LATCH
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/27/2020 10:10:16 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_44_10_02_1_1_CONSOLE_STOP_PRINT_LATCH is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CONSOLE_STOP_CONDITION_LATCH:	 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		MS_CONSOLE_STOPPED:	 in STD_LOGIC;
		PS_CONSOLE_HOME_POSITION:	 in STD_LOGIC;
		PS_CONS_CLOCK_4_POS:	 in STD_LOGIC;
		PS_CONS_STOP_CR_COMPLETE:	 in STD_LOGIC;
		PS_CONS_STOP_PRINT_COMP_COND:	 in STD_LOGIC;
		MS_CONS_STOP_PRINT_OUT_COND:	 in STD_LOGIC;
		MV_START_PRINT_SWITCH:	 in STD_LOGIC;
		PS_CONS_MX_35_POS:	 in STD_LOGIC;
		PS_CONS_CLOCK_3_POS:	 in STD_LOGIC;
		PS_MASTER_ERROR:	 in STD_LOGIC;
		MV_CONS_CYCLE_CTRL_LOGIC_STEP:	 in STD_LOGIC;
		MV_CONS_CYCLE_CTRL_STOR_SCAN:	 in STD_LOGIC;
		MV_CONS_MODE_SW_I_E_CYCLE_MODE:	 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		PS_CONS_STOP_PRINT_LATCH:	 out STD_LOGIC;
		MS_CONS_STOP_PRINT_MX_GATE:	 out STD_LOGIC;
		MS_CONS_STOP_PRINT_LATCH:	 out STD_LOGIC;
		PS_CONS_STOP_PRINT_COMPLETE:	 out STD_LOGIC;
		MS_CONS_STOP_RESET:	 out STD_LOGIC;
		MS_CONS_START_STOP_PRINT_OUT:	 out STD_LOGIC;
		PS_CONS_ERROR_STOP:	 out STD_LOGIC;
		PS_LOGIC_STEP_OR_IE_OR_STG_CY_STAR_AUTS_STAR:	 out STD_LOGIC;
		PS_CONS_CYCLE_STOP:	 out STD_LOGIC;
		PS_CONS_NORMAL_STOP:	 out STD_LOGIC);
end ALD_44_10_02_1_1_CONSOLE_STOP_PRINT_LATCH;

architecture behavioral of ALD_44_10_02_1_1_CONSOLE_STOP_PRINT_LATCH is 

	signal OUT_2A_B: STD_LOGIC;
	signal OUT_1A_G: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_4B_G_Latch: STD_LOGIC;
	signal OUT_3B_A: STD_LOGIC;
	signal OUT_3B_A_Latch: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_4C_K: STD_LOGIC;
	signal OUT_4D_P: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_2E_NoPin: STD_LOGIC;
	signal OUT_1E_R: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_1G_F: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_3H_NoPin: STD_LOGIC;
	signal OUT_1H_D: STD_LOGIC;
	signal OUT_3I_NoPin: STD_LOGIC;
	signal OUT_1I_D: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;

begin

	OUT_2A_B <= NOT OUT_4B_G;
	OUT_1A_G <= NOT(PS_CONSOLE_STOP_CONDITION_LATCH AND OUT_2A_B );
	OUT_4B_G_Latch <= NOT(OUT_3B_A AND MS_PROGRAM_RESET_4 AND MS_CONSOLE_STOPPED );
	OUT_3B_A_Latch <= NOT(OUT_4B_G AND OUT_DOT_4C );
	OUT_2B_C <= NOT(OUT_3B_A );
	OUT_4C_K <= NOT(PS_CONSOLE_HOME_POSITION AND PS_CONS_CLOCK_4_POS );
	OUT_4D_P <= NOT(PS_CONS_STOP_CR_COMPLETE AND OUT_5E_C );
	OUT_5E_C <= NOT(MS_CONS_STOP_PRINT_OUT_COND AND MV_START_PRINT_SWITCH );
	OUT_4E_G <= NOT(OUT_2B_C AND OUT_5E_C );
	OUT_2E_NoPin <= NOT(OUT_2B_C AND PS_CONS_STOP_PRINT_COMP_COND );
	OUT_1E_R <= NOT OUT_2E_NoPin;
	OUT_3F_E <= NOT(PS_CONS_MX_35_POS AND PS_CONS_CLOCK_3_POS AND OUT_2A_B );
	OUT_3G_NoPin <= NOT(OUT_2A_B AND PS_MASTER_ERROR );
	OUT_1G_F <= NOT(OUT_3G_NoPin );
	OUT_5H_D <= NOT(MV_CONS_CYCLE_CTRL_LOGIC_STEP AND MV_CONS_CYCLE_CTRL_STOR_SCAN AND MV_CONS_MODE_SW_I_E_CYCLE_MODE );
	OUT_3H_NoPin <= NOT(OUT_2A_B AND OUT_5H_D AND MS_MASTER_ERROR );
	OUT_1H_D <= NOT(OUT_3H_NoPin );
	OUT_3I_NoPin <= NOT(OUT_2A_B AND MS_MASTER_ERROR );
	OUT_1I_D <= NOT(OUT_3I_NoPin );
	OUT_DOT_4C <= OUT_4C_K OR OUT_4D_P;

	PS_CONS_STOP_PRINT_LATCH <= OUT_2A_B;
	MS_CONS_STOP_PRINT_MX_GATE <= OUT_1A_G;
	MS_CONS_STOP_PRINT_LATCH <= OUT_2B_C;
	MS_CONS_STOP_RESET <= OUT_4E_G;
	PS_CONS_STOP_PRINT_COMPLETE <= OUT_1E_R;
	MS_CONS_START_STOP_PRINT_OUT <= OUT_3F_E;
	PS_CONS_ERROR_STOP <= OUT_1G_F;
	PS_LOGIC_STEP_OR_IE_OR_STG_CY_STAR_AUTS_STAR <= OUT_5H_D;
	PS_CONS_CYCLE_STOP <= OUT_1H_D;
	PS_CONS_NORMAL_STOP <= OUT_1I_D;

	Latch_4B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4B_G_Latch,
		Q => OUT_4B_G,
		QBar => OPEN );

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_A_Latch,
		Q => OUT_3B_A,
		QBar => OPEN );


end;
