*----------------------------------------------------------------------------------------
*	Innovus 20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2025-Nov-09 04:55:48 (2025-Nov-08 23:25:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: collision_avoidance_car
*
*	Liberty Libraries used: 
*	        view1: ../IN/lib/slow.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        0.9 
*
*       Power View : view1
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile ./reports/post_cts/power_post_cts.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.39885633 	   43.2885%
Total Switching Power:       0.46698584 	   50.6828%
Total Leakage Power:         0.05554776 	    6.0287%
Total Power:                 0.92138992 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3427      0.3831     0.03936      0.7651       83.04 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                    0.03765     0.06095     0.01582      0.1144       12.42 
Clock (Combinational)            0.01854     0.02295   0.0003727     0.04186       4.543 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.3989       0.467     0.05555      0.9214         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.3989       0.467     0.05555      0.9214         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01854     0.02295   0.0003727     0.04186       4.543 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.01854     0.02295   0.0003727     0.04186       4.543 
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.015500 usec 
Clock Toggle Rate:   129.0323 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:       CTS_ccl_a_buf_00004 (CLKBUFX16):          0.02109 
*                Highest Leakage Power:  current_speed_out_reg[0] (SDFFRHQX8):        0.0003009 
*          Total Cap:      8.57927e-11 F
*          Total instances in design:   736
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

