*****************************************************************

  Device    [IOLHR_OL_CLKGEN]

  Author    [clwang]

  Abstract  [The Prim Device Of IOLHR_OL_CLKGEN]

  Revision History:

********************************************************************************/
prim
device IOLHR_OL_CLKGEN
{
    parameter
    (
        config string CP_CLK_POL4    = "FALSE",
        config string CP_CLK_POL5    = "FALSE",
        config string CP_CLK_POL6    = "FALSE",
        config string CP_OPPOSITE_EN = "FALSE"
    );
    port 
    (
        input        OCLKDIV,
        input        OCLKDIVB,
        input        SERCLK,
        input        SERCLKB,
        input        OCLK,
        input        OCLKB,
        output       CLK_STG0,
        output       CLK_STG1,
        output       CLK_STG2_0,
        output       CLK_STG2_1,
        output       CLK_STG2_2
    );

}; // end of device IOLHR_OL_CLKGEN

/**Device***********************************************************************

  Device    [IOLHR_OL_CLKGEN]
  
  Author    [kongbiao]  

  Abstract  [This specified how to propagate the input signal to the outputs based on
             configuration]

  Revision History:

********************************************************************************/
propagation pop of IOLHR_OL_CLKGEN
{
    propagate ( OCLKDIV --> CLK_STG0 );
    propagate ( OCLKDIVB --> CLK_STG0 );
    propagate ( SERCLK --> CLK_STG0 );
    propagate ( SERCLKB --> CLK_STG0 );
    propagate ( OCLK --> CLK_STG0 );
    propagate ( OCLKB --> CLK_STG0 );
    
    propagate ( OCLKDIV --> CLK_STG1 );
    propagate ( OCLKDIVB --> CLK_STG1 );
    propagate ( SERCLK --> CLK_STG1 );
    propagate ( SERCLKB --> CLK_STG1 );
    propagate ( OCLK --> CLK_STG1 );
    propagate ( OCLKB --> CLK_STG1 );

    propagate ( OCLKDIV --> CLK_STG2_0 );
    propagate ( OCLKDIVB --> CLK_STG2_0 );
    propagate ( SERCLK --> CLK_STG2_0 );
    propagate ( SERCLKB --> CLK_STG2_0 );
    propagate ( OCLK --> CLK_STG2_0 );
    propagate ( OCLKB --> CLK_STG2_0 );
    
    propagate ( OCLKDIV --> CLK_STG2_1 );
    propagate ( OCLKDIVB --> CLK_STG2_1 );
    propagate ( SERCLK --> CLK_STG2_1 );
    propagate ( SERCLKB --> CLK_STG2_1 );
    propagate ( OCLK --> CLK_STG2_1 );
    propagate ( OCLKB --> CLK_STG2_1 );
    
    propagate ( OCLKDIV --> CLK_STG2_2 );
    propagate ( OCLKDIVB --> CLK_STG2_2 );
    propagate ( SERCLK --> CLK_STG2_2 );
    propagate ( SERCLKB --> CLK_STG2_2 );
    propagate ( OCLK --> CLK_STG2_2 );
    propagate ( OCLKB --> CLK_STG2_2 );
    
}; // end of propagation for IOLHR_OL_CLKGEN

/**Device***********************************************************************                  
                                                                                                  
  Device    [IOLHR_OL_CLKGEN]                                                                                
                                                                                                  
  Author    [kongbiao]                                                                               
                                                                                                  
  Abstract  [This specified the timing model under specific configuration]                        
                                                                                                  
  Revision History:                                                                               
                                                                                                  
********************************************************************************/                 
                                                                                                  
timing  mux21_tnl of IOLHR_OL_CLKGEN  
{

};










