xrun(64): 22.09-s004: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s004: Started on Dec 14, 2024 at 20:39:11 +07
xrun
	-sv
	-64bit
	+access+rwc
	-INPUT wave.tcl
	-incdir /home/DN01/hoang2/spi/sim/../tb/src
	-f /home/DN01/hoang2/spi/sim/../tb/list/list_tb.txt
		/home/DN01/hoang2/spi/sim/../tb/src/tb_spi.sv
file: /home/DN01/hoang2/spi/sim/../tb/src/tb_spi.sv
	interface worklib.itf_spi_env:sv
		errors: 0, warnings: 0
	program worklib.test:sv
		errors: 0, warnings: 0
	module worklib.tb_spi:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		$unit_0x3675c7e9
		tb_spi
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: ........
        $fatal("trans randomize is failed");
                                         |
xmelab: *W,STRINT (/home/DN01/hoang2/spi/tb/src/generator.sv,16|41): String literal argument supplied to integer parameter.
............ Done
	Generating native compiled code:
		worklib.spi_module:v <0x0e4d4d0c>
			streams:  37, words: 18587
		worklib.tb_spi:sv <0x737e6b50>
			streams:  10, words:  3209
		worklib.test:sv <0x37861abe>
			streams:   7, words:  6313
		worklib.itf_spi_env:sv <0x7a883ea0>
			streams:  77, words: 101893
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                    2       2
		Interfaces:                 1       1
		Programs:                   1       1
		Registers:                 72     116
		Scalar wires:              14       -
		Vectored wires:             4       -
		Named events:               1       3
		Always blocks:             15      15
		Initial blocks:             3       3
		Clocking blocks:            1       1
		Clocking items:             9       9
		Parallel blocks:            2       2
		Cont. assignments:          5       7
		Pseudo assignments:         7       7
		Compilation units:          1       1
		SV Class declarations:      7       7
		SV Class specializations:   7       7
	Writing initial simulation snapshot: worklib.tb_spi:sv
Loading snapshot worklib.tb_spi:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /mnt/CADENCE/xcelium_2209/tools/xcelium/files/xmsimrc
xcelium> database -open wave -shm -default -event
Created default SHM database wave
xcelium> probe -create -database wave testbench -all -dynamic -shm -depth all
xmsim: *SE,PNOOBJ: Path element could not be found: testbench.
xmsim: *SE,PRNFND: No items are probed because no objects were found that match any specified name.
xcelium> probe -create testbench.data* testbench.tb_arr_vld -database wave -unpacked 1500000 
xmsim: *SE,PNOOBJ: Path element could not be found: testbench.
xmsim: *SE,PNOOBJ: Path element could not be found: testbench.
xmsim: *SE,PRNFND: No items are probed because no objects were found that match any specified name.
xcelium> run
time: 405 [PASSED] i_data_p: 06, i_data_s: 0e, o_data_p  : 0e, o_data_s: 06
time: 865 [PASSED] i_data_p: 8f, i_data_s: ef, o_data_p  : ef, o_data_s: 8f
time: 1325 [PASSED] i_data_p: 44, i_data_s: 3b, o_data_p  : 3b, o_data_s: 44
time: 1785 [PASSED] i_data_p: bb, i_data_s: 83, o_data_p  : 83, o_data_s: bb
time: 2245 [PASSED] i_data_p: 63, i_data_s: b4, o_data_p  : b4, o_data_s: 63
time: 2705 [PASSED] i_data_p: 25, i_data_s: 12, o_data_p  : 12, o_data_s: 25
time: 84765 [FAILED] i_data_p: cd, i_data_s: d1, o_data_p  : 51, o_data_s: cd
xmsim: *W,NCTERM: Simulation received SIGTERM signal from process 1, user id 0 (/usr/lib/systemd/systemd).
TOOL:	xrun(64)	22.09-s004: Exiting on Dec 14, 2024 at 22:00:03 +07  (total: 01:20:52)
