#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_00000238cbbdd870 .scope module, "Testbench" "Testbench" 2 10;
 .timescale 0 0;
v00000238cbc3caf0_0 .var "CLK", 0 0;
v00000238cbc3c370_0 .var "INSTRUCTION", 31 0;
v00000238cbc3cb90_0 .net "PC", 31 0, v00000238cbc36b50_0;  1 drivers
v00000238cbc3cc30_0 .var "RESET", 0 0;
v00000238cbc622c0_0 .var/i "i", 31 0;
E_00000238cbbcc740 .event anyedge, v00000238cbc36b50_0;
S_00000238cbba99e0 .scope module, "mycpu" "cpu" 2 15, 3 16 0, S_00000238cbbdd870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_data";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000238cbc3b8d0_0 .net "ALUop", 2 0, v00000238cbc36f10_0;  1 drivers
v00000238cbc3b150_0 .net "CLK", 0 0, v00000238cbc3caf0_0;  1 drivers
v00000238cbc3b330_0 .net "I12", 7 0, v00000238cbc36470_0;  1 drivers
v00000238cbc3b510_0 .net "INSTRUCTION", 31 0, v00000238cbc3c370_0;  1 drivers
v00000238cbc3b830_0 .net "PC_data", 31 0, v00000238cbc36b50_0;  alias, 1 drivers
v00000238cbc3be70_0 .net "RESET", 0 0, v00000238cbc3cc30_0;  1 drivers
v00000238cbc3c910_0 .net "branch", 0 0, v00000238cbc35890_0;  1 drivers
v00000238cbc3c4b0_0 .net "extendedvalue", 31 0, v00000238cbc3b790_0;  1 drivers
v00000238cbc3b5b0_0 .net "immediate", 7 0, v00000238cbc36790_0;  1 drivers
v00000238cbc3b970_0 .net "isregout", 0 0, v00000238cbc352f0_0;  1 drivers
v00000238cbc3c550_0 .net "istwoscomp", 0 0, v00000238cbc36d30_0;  1 drivers
v00000238cbc3bab0_0 .net "jump", 0 0, v00000238cbc36830_0;  1 drivers
v00000238cbc3ca50_0 .net "jumpOrbranch", 7 0, v00000238cbc354d0_0;  1 drivers
v00000238cbc3bb50_0 .net "leftshiftout", 31 0, L_00000238cbc625e0;  1 drivers
v00000238cbc3c5f0_0 .net "muxcontrol", 0 0, v00000238cbc35c50_0;  1 drivers
v00000238cbc3c2d0_0 .net "opcode", 7 0, v00000238cbc368d0_0;  1 drivers
v00000238cbc3bc90_0 .net "readreg1", 2 0, v00000238cbc35a70_0;  1 drivers
v00000238cbc3bd30_0 .net "readreg2", 2 0, v00000238cbc36970_0;  1 drivers
v00000238cbc3c730_0 .net "regout1", 7 0, L_00000238cbbc8730;  1 drivers
v00000238cbc3bf10_0 .net "regout2", 7 0, L_00000238cbbc8ff0;  1 drivers
v00000238cbc3bfb0_0 .net "regout2ORimmediate", 7 0, v00000238cbc36ab0_0;  1 drivers
v00000238cbc3c050_0 .net "twoscompout", 7 0, v00000238cbc3cf50_0;  1 drivers
v00000238cbc3c190_0 .net "writeanable", 0 0, v00000238cbc35250_0;  1 drivers
v00000238cbc3c230_0 .net "writedata", 7 0, v00000238cbbd7650_0;  1 drivers
v00000238cbc3c870_0 .net "writereg", 2 0, v00000238cbc35070_0;  1 drivers
v00000238cbc3c690_0 .net "zero", 0 0, v00000238cbc36c90_0;  1 drivers
S_00000238cbbb0770 .scope module, "alu" "ALUUnit" 3 47, 4 42 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /INPUT 3 "select";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero";
v00000238cbc35750_0 .net "Ii1", 7 0, L_00000238cbbc9060;  1 drivers
v00000238cbc357f0_0 .net "Ii2", 7 0, L_00000238cbc636c0;  1 drivers
v00000238cbc36330_0 .net "Ii3", 7 0, L_00000238cbbc90d0;  1 drivers
v00000238cbc365b0_0 .net "Ii4", 7 0, L_00000238cbbc9220;  1 drivers
v00000238cbc36650_0 .net "data1", 7 0, L_00000238cbbc8730;  alias, 1 drivers
v00000238cbc360b0_0 .net "data2", 7 0, v00000238cbc36ab0_0;  alias, 1 drivers
v00000238cbc35610_0 .net "result", 7 0, v00000238cbbd7650_0;  alias, 1 drivers
v00000238cbc35430_0 .net "select", 2 0, v00000238cbc36f10_0;  alias, 1 drivers
v00000238cbc36c90_0 .var "zero", 0 0;
E_00000238cbbcc9c0 .event anyedge, v00000238cbbd7650_0;
S_00000238cbbb0900 .scope module, "add" "AddUnit" 4 61, 4 7 0, S_00000238cbbb0770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
v00000238cbbd78d0_0 .net "data1", 7 0, L_00000238cbbc8730;  alias, 1 drivers
v00000238cbbd7fb0_0 .net "data2", 7 0, v00000238cbc36ab0_0;  alias, 1 drivers
v00000238cbbd7c90_0 .net "result", 7 0, L_00000238cbc636c0;  alias, 1 drivers
L_00000238cbc636c0 .delay 8 (2,2,2) L_00000238cbc636c0/d;
L_00000238cbc636c0/d .arith/sum 8, L_00000238cbbc8730, v00000238cbc36ab0_0;
S_00000238cbba39f0 .scope module, "and1" "AndUnit" 4 62, 4 13 0, S_00000238cbbb0770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_00000238cbbc90d0/d .functor AND 8, L_00000238cbbc8730, v00000238cbc36ab0_0, C4<11111111>, C4<11111111>;
L_00000238cbbc90d0 .delay 8 (1,1,1) L_00000238cbbc90d0/d;
v00000238cbbd7510_0 .net "data1", 7 0, L_00000238cbbc8730;  alias, 1 drivers
v00000238cbbd7d30_0 .net "data2", 7 0, v00000238cbc36ab0_0;  alias, 1 drivers
v00000238cbbd7f10_0 .net "result", 7 0, L_00000238cbbc90d0;  alias, 1 drivers
S_00000238cbba3b80 .scope module, "forward" "ForwardUnit" 4 60, 4 1 0, S_00000238cbbb0770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data2";
    .port_info 1 /OUTPUT 8 "result";
L_00000238cbbc9060/d .functor BUFZ 8, v00000238cbc36ab0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000238cbbc9060 .delay 8 (1,1,1) L_00000238cbbc9060/d;
v00000238cbbd8230_0 .net "data2", 7 0, v00000238cbc36ab0_0;  alias, 1 drivers
v00000238cbbd76f0_0 .net "result", 7 0, L_00000238cbbc9060;  alias, 1 drivers
S_00000238cbbae260 .scope module, "mux" "MuxUnit" 4 64, 4 25 0, S_00000238cbbb0770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 3 "select";
    .port_info 5 /OUTPUT 8 "result";
v00000238cbbd82d0_0 .net "I1", 7 0, L_00000238cbbc9060;  alias, 1 drivers
v00000238cbbd73d0_0 .net "I2", 7 0, L_00000238cbc636c0;  alias, 1 drivers
v00000238cbbd75b0_0 .net "I3", 7 0, L_00000238cbbc90d0;  alias, 1 drivers
v00000238cbbd7790_0 .net "I4", 7 0, L_00000238cbbc9220;  alias, 1 drivers
v00000238cbbd7650_0 .var "result", 7 0;
v00000238cbbd7830_0 .net "select", 2 0, v00000238cbc36f10_0;  alias, 1 drivers
E_00000238cbbcd740/0 .event anyedge, v00000238cbbd7830_0, v00000238cbbd76f0_0, v00000238cbbd7c90_0, v00000238cbbd7f10_0;
E_00000238cbbcd740/1 .event anyedge, v00000238cbbd7790_0;
E_00000238cbbcd740 .event/or E_00000238cbbcd740/0, E_00000238cbbcd740/1;
S_00000238cbbae3f0 .scope module, "or1" "OrUnit" 4 63, 4 19 0, S_00000238cbbb0770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_00000238cbbc9220/d .functor OR 8, L_00000238cbbc8730, v00000238cbc36ab0_0, C4<00000000>, C4<00000000>;
L_00000238cbbc9220 .delay 8 (1,1,1) L_00000238cbbc9220/d;
v00000238cbc35cf0_0 .net "data1", 7 0, L_00000238cbbc8730;  alias, 1 drivers
v00000238cbc35930_0 .net "data2", 7 0, v00000238cbc36ab0_0;  alias, 1 drivers
v00000238cbc36510_0 .net "result", 7 0, L_00000238cbbc9220;  alias, 1 drivers
S_00000238cbba9d50 .scope module, "controlUnit1" "controlunit" 3 42, 5 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /OUTPUT 1 "writeanable";
    .port_info 2 /OUTPUT 1 "istwoscomp";
    .port_info 3 /OUTPUT 1 "isregout";
    .port_info 4 /OUTPUT 3 "ALUop";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "jump";
v00000238cbc36f10_0 .var "ALUop", 2 0;
v00000238cbc35890_0 .var "branch", 0 0;
v00000238cbc352f0_0 .var "isregout", 0 0;
v00000238cbc36d30_0 .var "istwoscomp", 0 0;
v00000238cbc36830_0 .var "jump", 0 0;
v00000238cbc36dd0_0 .net "opcode", 7 0, v00000238cbc368d0_0;  alias, 1 drivers
v00000238cbc35250_0 .var "writeanable", 0 0;
E_00000238cbbcdd00 .event anyedge, v00000238cbc36dd0_0;
S_00000238cbba9ee0 .scope module, "dec" "decoder" 3 40, 6 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 8 "opcode";
    .port_info 2 /OUTPUT 8 "immediate";
    .port_info 3 /OUTPUT 3 "readreg2";
    .port_info 4 /OUTPUT 3 "readreg1";
    .port_info 5 /OUTPUT 3 "writereg";
    .port_info 6 /OUTPUT 8 "jumpOrbranch";
v00000238cbc36790_0 .var "immediate", 7 0;
v00000238cbc366f0_0 .net "instruction", 31 0, v00000238cbc3c370_0;  alias, 1 drivers
v00000238cbc354d0_0 .var "jumpOrbranch", 7 0;
v00000238cbc368d0_0 .var "opcode", 7 0;
v00000238cbc35a70_0 .var "readreg1", 2 0;
v00000238cbc36970_0 .var "readreg2", 2 0;
v00000238cbc35070_0 .var "writereg", 2 0;
E_00000238cbbcd540 .event anyedge, v00000238cbc366f0_0;
S_00000238cbba0cc0 .scope module, "leftshift1" "leftshift" 3 50, 7 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /OUTPUT 32 "result";
v00000238cbc35110_0 .net *"_ivl_2", 29 0, L_00000238cbc62720;  1 drivers
L_00000238cbc64138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000238cbc359d0_0 .net *"_ivl_4", 1 0, L_00000238cbc64138;  1 drivers
v00000238cbc363d0_0 .net "data1", 31 0, v00000238cbc3b790_0;  alias, 1 drivers
v00000238cbc35e30_0 .net "result", 31 0, L_00000238cbc625e0;  alias, 1 drivers
L_00000238cbc62720 .part v00000238cbc3b790_0, 0, 30;
L_00000238cbc625e0 .concat [ 2 30 0 0], L_00000238cbc64138, L_00000238cbc62720;
S_00000238cbba0e50 .scope module, "mux1" "mux2x1" 3 45, 8 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v00000238cbc36e70_0 .net "input1", 7 0, L_00000238cbbc8ff0;  alias, 1 drivers
v00000238cbc35b10_0 .net "input2", 7 0, v00000238cbc3cf50_0;  alias, 1 drivers
v00000238cbc36470_0 .var "out", 7 0;
v00000238cbc351b0_0 .net "select", 0 0, v00000238cbc36d30_0;  alias, 1 drivers
E_00000238cbbcd080 .event anyedge, v00000238cbc36d30_0, v00000238cbc35b10_0, v00000238cbc36e70_0;
S_00000238cbba5310 .scope module, "mux2" "mux2x1" 3 46, 8 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v00000238cbc35bb0_0 .net "input1", 7 0, v00000238cbc36790_0;  alias, 1 drivers
v00000238cbc35390_0 .net "input2", 7 0, v00000238cbc36470_0;  alias, 1 drivers
v00000238cbc36ab0_0 .var "out", 7 0;
v00000238cbc35570_0 .net "select", 0 0, v00000238cbc352f0_0;  alias, 1 drivers
E_00000238cbbcde80 .event anyedge, v00000238cbc352f0_0, v00000238cbc36470_0, v00000238cbc36790_0;
S_00000238cbba54a0 .scope module, "mux32bit_control1" "mux32bit_control" 3 54, 9 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "result";
v00000238cbc35ed0_0 .net "branch", 0 0, v00000238cbc35890_0;  alias, 1 drivers
v00000238cbc356b0_0 .net "jump", 0 0, v00000238cbc36830_0;  alias, 1 drivers
v00000238cbc35c50_0 .var "result", 0 0;
v00000238cbc36a10_0 .net "zero", 0 0, v00000238cbc36c90_0;  alias, 1 drivers
E_00000238cbbcd940 .event anyedge, v00000238cbc36c90_0, v00000238cbc35890_0, v00000238cbc36830_0;
S_00000238cbc3a3c0 .scope module, "pc1" "pc" 3 41, 10 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "leftshiftout";
    .port_info 3 /INPUT 1 "muxcontrol";
    .port_info 4 /OUTPUT 32 "PC_data";
v00000238cbc35d90_0 .net "CLK", 0 0, v00000238cbc3caf0_0;  alias, 1 drivers
v00000238cbc361f0_0 .var "PC", 31 0;
v00000238cbc36b50_0 .var "PC_data", 31 0;
v00000238cbc35f70_0 .net "RESET", 0 0, v00000238cbc3cc30_0;  alias, 1 drivers
v00000238cbc36010_0 .net "leftshiftout", 31 0, L_00000238cbc625e0;  alias, 1 drivers
v00000238cbc36bf0_0 .net "muxcontrol", 0 0, v00000238cbc35c50_0;  alias, 1 drivers
E_00000238cbbcd780 .event posedge, v00000238cbc35d90_0;
S_00000238cbc3ab90 .scope module, "regfile" "reg_file" 3 43, 11 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "OUT2ADDRESS";
    .port_info 1 /INPUT 3 "OUT1ADDRESS";
    .port_info 2 /INPUT 3 "INADDRESS";
    .port_info 3 /INPUT 8 "IN";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /OUTPUT 8 "OUT1";
    .port_info 8 /OUTPUT 8 "OUT2";
L_00000238cbbc8730/d .functor BUFZ 8, L_00000238cbc62ae0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000238cbbc8730 .delay 8 (2,2,2) L_00000238cbbc8730/d;
L_00000238cbbc8ff0/d .functor BUFZ 8, L_00000238cbc62b80, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000238cbbc8ff0 .delay 8 (2,2,2) L_00000238cbbc8ff0/d;
v00000238cbc36290_0 .net "CLOCK", 0 0, v00000238cbc3caf0_0;  alias, 1 drivers
v00000238cbc3c410_0 .net "IN", 7 0, v00000238cbbd7650_0;  alias, 1 drivers
v00000238cbc3ceb0_0 .net "INADDRESS", 2 0, v00000238cbc35070_0;  alias, 1 drivers
v00000238cbc3ce10_0 .net "OUT1", 7 0, L_00000238cbbc8730;  alias, 1 drivers
v00000238cbc3b0b0_0 .net "OUT1ADDRESS", 2 0, v00000238cbc35a70_0;  alias, 1 drivers
v00000238cbc3b3d0_0 .net "OUT2", 7 0, L_00000238cbbc8ff0;  alias, 1 drivers
v00000238cbc3ccd0_0 .net "OUT2ADDRESS", 2 0, v00000238cbc36970_0;  alias, 1 drivers
v00000238cbc3c7d0 .array "REGISTER", 0 7, 7 0;
v00000238cbc3b1f0_0 .net "RESET", 0 0, v00000238cbc3cc30_0;  alias, 1 drivers
v00000238cbc3b6f0_0 .net "WRITE", 0 0, v00000238cbc35250_0;  alias, 1 drivers
v00000238cbc3b470_0 .net *"_ivl_0", 7 0, L_00000238cbc62ae0;  1 drivers
v00000238cbc3ba10_0 .net *"_ivl_10", 4 0, L_00000238cbc633a0;  1 drivers
L_00000238cbc640f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000238cbc3bdd0_0 .net *"_ivl_13", 1 0, L_00000238cbc640f0;  1 drivers
v00000238cbc3b650_0 .net *"_ivl_2", 4 0, L_00000238cbc62c20;  1 drivers
L_00000238cbc640a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000238cbc3b290_0 .net *"_ivl_5", 1 0, L_00000238cbc640a8;  1 drivers
v00000238cbc3cd70_0 .net *"_ivl_8", 7 0, L_00000238cbc62b80;  1 drivers
v00000238cbc3bbf0_0 .var/i "i", 31 0;
L_00000238cbc62ae0 .array/port v00000238cbc3c7d0, L_00000238cbc62c20;
L_00000238cbc62c20 .concat [ 3 2 0 0], v00000238cbc35a70_0, L_00000238cbc640a8;
L_00000238cbc62b80 .array/port v00000238cbc3c7d0, L_00000238cbc633a0;
L_00000238cbc633a0 .concat [ 3 2 0 0], v00000238cbc36970_0, L_00000238cbc640f0;
S_00000238cbc3aeb0 .scope module, "signextend1" "signextend" 3 49, 12 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /OUTPUT 32 "result";
v00000238cbc3c9b0_0 .net "data", 7 0, v00000238cbc354d0_0;  alias, 1 drivers
v00000238cbc3b790_0 .var "result", 31 0;
E_00000238cbbcd7c0 .event anyedge, v00000238cbc354d0_0;
S_00000238cbc3a550 .scope module, "twoscom" "twocomp" 3 44, 13 1 0, S_00000238cbba99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input_nupm";
    .port_info 1 /OUTPUT 8 "output_nupm";
v00000238cbc3c0f0_0 .net "input_nupm", 7 0, L_00000238cbbc8ff0;  alias, 1 drivers
v00000238cbc3cf50_0 .var/s "output_nupm", 7 0;
E_00000238cbbcdec0 .event anyedge, v00000238cbc36e70_0;
S_00000238cbbb49f0 .scope module, "adder32bit" "adder32bit" 14 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
o00000238cbbe21e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000238cbc63620_0 .net "data1", 31 0, o00000238cbbe21e8;  0 drivers
o00000238cbbe2218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000238cbc63800_0 .net "data2", 31 0, o00000238cbbe2218;  0 drivers
v00000238cbc62d60_0 .net "result", 31 0, L_00000238cbc62900;  1 drivers
L_00000238cbc62900 .delay 32 (2,2,2) L_00000238cbc62900/d;
L_00000238cbc62900/d .arith/sum 32, o00000238cbbe21e8, o00000238cbbe2218;
S_00000238cbbb4b80 .scope module, "mux32bit" "mux32bit" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "result";
o00000238cbbe2308 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000238cbc63f80_0 .net "I0", 31 0, o00000238cbbe2308;  0 drivers
o00000238cbbe2338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000238cbc62860_0 .net "I1", 31 0, o00000238cbbe2338;  0 drivers
v00000238cbc62360_0 .var "result", 31 0;
o00000238cbbe2398 .functor BUFZ 1, C4<z>; HiZ drive
v00000238cbc638a0_0 .net "select", 0 0, o00000238cbbe2398;  0 drivers
E_00000238cbbcdd40 .event anyedge, v00000238cbc638a0_0, v00000238cbc62860_0, v00000238cbc63f80_0;
S_00000238cbba9850 .scope module, "zero_out" "zero_out" 16 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "result";
    .port_info 1 /OUTPUT 1 "data";
v00000238cbc63120_0 .var "data", 0 0;
o00000238cbbe24b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000238cbc63580_0 .net "result", 7 0, o00000238cbbe24b8;  0 drivers
E_00000238cbbcdc40 .event anyedge, v00000238cbc63580_0;
    .scope S_00000238cbba9ee0;
T_0 ;
    %wait E_00000238cbbcd540;
    %load/vec4 v00000238cbc366f0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000238cbc368d0_0, 0, 8;
    %load/vec4 v00000238cbc366f0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v00000238cbc35070_0, 0, 3;
    %load/vec4 v00000238cbc366f0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v00000238cbc35a70_0, 0, 3;
    %load/vec4 v00000238cbc366f0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v00000238cbc36970_0, 0, 3;
    %load/vec4 v00000238cbc366f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000238cbc36790_0, 0, 8;
    %load/vec4 v00000238cbc366f0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v00000238cbc354d0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000238cbc3a3c0;
T_1 ;
    %wait E_00000238cbbcd780;
    %load/vec4 v00000238cbc35f70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000238cbc36b50_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000238cbc36bf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000238cbc36b50_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000238cbc36b50_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000238cbc36010_0;
    %load/vec4 v00000238cbc36b50_0;
    %add;
    %addi 4, 0, 32;
    %assign/vec4 v00000238cbc36b50_0, 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000238cbba9d50;
T_2 ;
    %wait E_00000238cbbcdd00;
    %load/vec4 v00000238cbc36dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc352f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000238cbc36f10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36830_0, 0, 1;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc35250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc352f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000238cbc36f10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36830_0, 0, 1;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc35250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc352f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000238cbc36f10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36830_0, 0, 1;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc35250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc36d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc352f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000238cbc36f10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36830_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc35250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc352f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000238cbc36f10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36830_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc35250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc352f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000238cbc36f10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36830_0, 0, 1;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc35250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc352f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000238cbc36f10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36830_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc352f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000238cbc36f10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc36830_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc35250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc36d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc352f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000238cbc36f10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc35890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36830_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000238cbc3ab90;
T_3 ;
    %wait E_00000238cbbcd780;
    %load/vec4 v00000238cbc3b1f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000238cbc3bbf0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000238cbc3bbf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000238cbc3bbf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238cbc3c7d0, 0, 4;
    %load/vec4 v00000238cbc3bbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000238cbc3bbf0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000238cbc3b6f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %delay 1, 0;
    %load/vec4 v00000238cbc3c410_0;
    %load/vec4 v00000238cbc3ceb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000238cbc3c7d0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000238cbc3a550;
T_4 ;
    %wait E_00000238cbbcdec0;
    %delay 1, 0;
    %load/vec4 v00000238cbc3c0f0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000238cbc3cf50_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000238cbba0e50;
T_5 ;
    %wait E_00000238cbbcd080;
    %load/vec4 v00000238cbc351b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000238cbc36e70_0;
    %store/vec4 v00000238cbc36470_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000238cbc35b10_0;
    %store/vec4 v00000238cbc36470_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000238cbba5310;
T_6 ;
    %wait E_00000238cbbcde80;
    %load/vec4 v00000238cbc35570_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000238cbc35bb0_0;
    %store/vec4 v00000238cbc36ab0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000238cbc35390_0;
    %store/vec4 v00000238cbc36ab0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000238cbbae260;
T_7 ;
    %wait E_00000238cbbcd740;
    %load/vec4 v00000238cbbd7830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000238cbbd7650_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v00000238cbbd82d0_0;
    %assign/vec4 v00000238cbbd7650_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v00000238cbbd73d0_0;
    %assign/vec4 v00000238cbbd7650_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v00000238cbbd75b0_0;
    %assign/vec4 v00000238cbbd7650_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v00000238cbbd7790_0;
    %assign/vec4 v00000238cbbd7650_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000238cbbb0770;
T_8 ;
    %wait E_00000238cbbcc9c0;
    %load/vec4 v00000238cbc35610_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc36c90_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc36c90_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000238cbc3aeb0;
T_9 ;
    %wait E_00000238cbbcd7c0;
    %load/vec4 v00000238cbc3c9b0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 16777215, 0, 24;
    %load/vec4 v00000238cbc3c9b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000238cbc3b790_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000238cbc3c9b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000238cbc3b790_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000238cbba54a0;
T_10 ;
    %wait E_00000238cbbcd940;
    %load/vec4 v00000238cbc36a10_0;
    %load/vec4 v00000238cbc35ed0_0;
    %and;
    %load/vec4 v00000238cbc356b0_0;
    %or;
    %store/vec4 v00000238cbc35c50_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000238cbbdd870;
T_11 ;
    %wait E_00000238cbbcc740;
    %delay 2, 0;
    %load/vec4 v00000238cbc3cb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %pushi/vec4 262154, 0, 32;
    %store/vec4 v00000238cbc3c370_0, 0, 32;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 327681, 0, 32;
    %store/vec4 v00000238cbc3c370_0, 0, 32;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 393217, 0, 32;
    %store/vec4 v00000238cbc3c370_0, 0, 32;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 458761, 0, 32;
    %store/vec4 v00000238cbc3c370_0, 0, 32;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 50594821, 0, 32;
    %store/vec4 v00000238cbc3c370_0, 0, 32;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 117507078, 0, 32;
    %store/vec4 v00000238cbc3c370_0, 0, 32;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 117243904, 0, 32;
    %store/vec4 v00000238cbc3c370_0, 0, 32;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 33620999, 0, 32;
    %store/vec4 v00000238cbc3c370_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000238cbbdd870;
T_12 ;
    %vpi_call 2 82 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000238cbbdd870 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000238cbc622c0_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000238cbc622c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 86 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000238cbc3c7d0, v00000238cbc622c0_0 > {0 0 0};
    %load/vec4 v00000238cbc622c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000238cbc622c0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc3cc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc3caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc3cc30_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc3cc30_0, 0, 1;
    %delay 260, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000238cbbdd870;
T_13 ;
    %delay 4, 0;
    %load/vec4 v00000238cbc3caf0_0;
    %inv;
    %store/vec4 v00000238cbc3caf0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000238cbbb4b80;
T_14 ;
    %wait E_00000238cbbcdd40;
    %load/vec4 v00000238cbc638a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000238cbc62860_0;
    %store/vec4 v00000238cbc62360_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000238cbc63f80_0;
    %store/vec4 v00000238cbc62360_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000238cbba9850;
T_15 ;
    %wait E_00000238cbbcdc40;
    %load/vec4 v00000238cbc63580_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000238cbc63120_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000238cbc63120_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./controlunit.v";
    "./decoder.v";
    "./leftshift.v";
    "./mux2x1.v";
    "./32bitmux_control.v";
    "./pc.v";
    "./reg_file.v";
    "./signextend.v";
    "./2scompement.v";
    "./32bitadder.v";
    "./32bitmux.v";
    "./zero.v";
