Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
<<<<<<< Updated upstream
| Date         : Sat Apr  6 16:39:23 2024
| Host         : DESKTOP-CDQO724 running 64-bit major release  (build 9200)
=======
| Date         : Sat Apr  6 17:37:54 2024
| Host         : Sean running 64-bit major release  (build 9200)
>>>>>>> Stashed changes
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
<<<<<<< Updated upstream
 There are 89 register/latch pins with no clock driven by root clock pin: CLK_1KHZ/FLEX_CLK_OUT_reg/Q (HIGH)

 There are 164 register/latch pins with no clock driven by root clock pin: CLK_6p25MHZ/FLEX_CLK_OUT_reg/Q (HIGH)
=======
 There are 107 register/latch pins with no clock driven by root clock pin: CLK_1KHZ/FLEX_CLK_OUT_reg/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: CLK_6p25MHZ/FLEX_CLK_OUT_reg/Q (HIGH)
>>>>>>> Stashed changes


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
<<<<<<< Updated upstream
 There are 605 pins that are not constrained for maximum delay. (HIGH)
=======
 There are 684 pins that are not constrained for maximum delay. (HIGH)
>>>>>>> Stashed changes

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream
      5.091        0.000                      0                  130        0.099        0.000                      0                  130        4.500        0.000                       0                    67  
=======
      5.241        0.000                      0                  130        0.101        0.000                      0                  130        4.500        0.000                       0                    67  
>>>>>>> Stashed changes


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream
sys_clk_pin         5.091        0.000                      0                  130        0.099        0.000                      0                  130        4.500        0.000                       0                    67  
=======
sys_clk_pin         5.241        0.000                      0                  130        0.101        0.000                      0                  130        4.500        0.000                       0                    67  
>>>>>>> Stashed changes


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

<<<<<<< Updated upstream
Setup :            0  Failing Endpoints,  Worst Slack        5.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        5.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
>>>>>>> Stashed changes
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream
Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.766ns (18.155%)  route 3.453ns (81.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_1KHZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           1.126     6.730    CLK_1KHZ/COUNT_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.854 r  CLK_1KHZ/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.929     7.783    CLK_1KHZ/COUNT[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.399     9.306    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    CLK_1KHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.766ns (18.155%)  route 3.453ns (81.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_1KHZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           1.126     6.730    CLK_1KHZ/COUNT_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.854 r  CLK_1KHZ/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.929     7.783    CLK_1KHZ/COUNT[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.399     9.306    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    CLK_1KHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.766ns (18.155%)  route 3.453ns (81.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_1KHZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           1.126     6.730    CLK_1KHZ/COUNT_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.854 r  CLK_1KHZ/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.929     7.783    CLK_1KHZ/COUNT[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.399     9.306    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    CLK_1KHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.766ns (18.155%)  route 3.453ns (81.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_1KHZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           1.126     6.730    CLK_1KHZ/COUNT_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.854 r  CLK_1KHZ/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.929     7.783    CLK_1KHZ/COUNT[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.399     9.306    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    CLK_1KHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.828ns (20.109%)  route 3.290ns (79.891%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_6p25MHZ/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.113     6.656    CLK_6p25MHZ/COUNT_reg[11]
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.780 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.640     7.419    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.543 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.448     7.991    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.115 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.089     9.204    CLK_6p25MHZ/clear
    SLICE_X40Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.447    14.788    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[28]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    CLK_6p25MHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.828ns (20.109%)  route 3.290ns (79.891%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_6p25MHZ/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.113     6.656    CLK_6p25MHZ/COUNT_reg[11]
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.780 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.640     7.419    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.543 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.448     7.991    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.115 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.089     9.204    CLK_6p25MHZ/clear
    SLICE_X40Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.447    14.788    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[29]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    CLK_6p25MHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.828ns (20.109%)  route 3.290ns (79.891%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_6p25MHZ/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.113     6.656    CLK_6p25MHZ/COUNT_reg[11]
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.780 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.640     7.419    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.543 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.448     7.991    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.115 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.089     9.204    CLK_6p25MHZ/clear
    SLICE_X40Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.447    14.788    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[30]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    CLK_6p25MHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.828ns (20.109%)  route 3.290ns (79.891%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_6p25MHZ/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.113     6.656    CLK_6p25MHZ/COUNT_reg[11]
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.780 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.640     7.419    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.543 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.448     7.991    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.115 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.089     9.204    CLK_6p25MHZ/clear
    SLICE_X40Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.447    14.788    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[31]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    CLK_6p25MHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[31]/C
=======
Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[13]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        3.908ns  (logic 0.766ns (19.602%)  route 3.142ns (80.398%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
=======
  Data Path Delay:        4.164ns  (logic 0.828ns (19.885%)  route 3.336ns (80.115%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          1.553     5.074    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  CLK_1KHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.106     6.698    CLK_1KHZ/COUNT_reg[31]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.822 r  CLK_1KHZ/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.929     7.751    CLK_1KHZ/COUNT[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.107     8.982    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[24]/R
=======
                         net (fo=66, routed)          1.566     5.087    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  CLK_1KHZ/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  CLK_1KHZ/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.882     6.425    CLK_1KHZ/COUNT_reg[13]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  CLK_1KHZ/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.594     7.143    CLK_1KHZ/COUNT[0]_i_9__0_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  CLK_1KHZ/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.307     7.575    CLK_1KHZ/COUNT[0]_i_4__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.552     9.251    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[24]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          1.445    14.786    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[24]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.407    CLK_1KHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[31]/C
=======
                         net (fo=66, routed)          1.436    14.777    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    CLK_1KHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[13]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        3.908ns  (logic 0.766ns (19.602%)  route 3.142ns (80.398%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
=======
  Data Path Delay:        4.164ns  (logic 0.828ns (19.885%)  route 3.336ns (80.115%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          1.553     5.074    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  CLK_1KHZ/COUNT_reg[31]/Q
                         net (fo=2, routed)           1.106     6.698    CLK_1KHZ/COUNT_reg[31]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.822 r  CLK_1KHZ/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.929     7.751    CLK_1KHZ/COUNT[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.107     8.982    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[25]/R
=======
                         net (fo=66, routed)          1.566     5.087    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  CLK_1KHZ/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  CLK_1KHZ/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.882     6.425    CLK_1KHZ/COUNT_reg[13]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  CLK_1KHZ/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.594     7.143    CLK_1KHZ/COUNT[0]_i_9__0_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  CLK_1KHZ/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.307     7.575    CLK_1KHZ/COUNT[0]_i_4__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.552     9.251    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[25]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          1.445    14.786    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[25]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.407    CLK_1KHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.425    
=======
                         net (fo=66, routed)          1.436    14.777    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    CLK_1KHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.885%)  route 3.336ns (80.115%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  CLK_1KHZ/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  CLK_1KHZ/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.882     6.425    CLK_1KHZ/COUNT_reg[13]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  CLK_1KHZ/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.594     7.143    CLK_1KHZ/COUNT[0]_i_9__0_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  CLK_1KHZ/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.307     7.575    CLK_1KHZ/COUNT[0]_i_4__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.552     9.251    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    CLK_1KHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.885%)  route 3.336ns (80.115%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  CLK_1KHZ/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  CLK_1KHZ/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.882     6.425    CLK_1KHZ/COUNT_reg[13]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  CLK_1KHZ/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.594     7.143    CLK_1KHZ/COUNT[0]_i_9__0_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  CLK_1KHZ/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.307     7.575    CLK_1KHZ/COUNT[0]_i_4__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.552     9.251    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    CLK_1KHZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.666%)  route 3.179ns (79.334%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  CLK_1KHZ/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  CLK_1KHZ/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.882     6.425    CLK_1KHZ/COUNT_reg[13]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  CLK_1KHZ/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.594     7.143    CLK_1KHZ/COUNT[0]_i_9__0_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  CLK_1KHZ/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.307     7.575    CLK_1KHZ/COUNT[0]_i_4__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.395     9.094    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    CLK_1KHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.666%)  route 3.179ns (79.334%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  CLK_1KHZ/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  CLK_1KHZ/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.882     6.425    CLK_1KHZ/COUNT_reg[13]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  CLK_1KHZ/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.594     7.143    CLK_1KHZ/COUNT[0]_i_9__0_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  CLK_1KHZ/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.307     7.575    CLK_1KHZ/COUNT[0]_i_4__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.395     9.094    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    CLK_1KHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.666%)  route 3.179ns (79.334%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  CLK_1KHZ/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  CLK_1KHZ/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.882     6.425    CLK_1KHZ/COUNT_reg[13]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  CLK_1KHZ/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.594     7.143    CLK_1KHZ/COUNT[0]_i_9__0_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  CLK_1KHZ/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.307     7.575    CLK_1KHZ/COUNT[0]_i_4__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.395     9.094    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    CLK_1KHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.666%)  route 3.179ns (79.334%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  CLK_1KHZ/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  CLK_1KHZ/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.882     6.425    CLK_1KHZ/COUNT_reg[13]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  CLK_1KHZ/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.594     7.143    CLK_1KHZ/COUNT[0]_i_9__0_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  CLK_1KHZ/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.307     7.575    CLK_1KHZ/COUNT[0]_i_4__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.395     9.094    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    CLK_1KHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.704ns (17.822%)  route 3.246ns (82.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  CLK_1KHZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.833     6.364    CLK_1KHZ/COUNT_reg[27]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  CLK_1KHZ/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           1.152     7.641    CLK_1KHZ/COUNT[0]_i_6__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.261     9.025    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[20]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    CLK_1KHZ/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 CLK_1KHZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.704ns (17.822%)  route 3.246ns (82.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  CLK_1KHZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.833     6.364    CLK_1KHZ/COUNT_reg[27]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  CLK_1KHZ/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           1.152     7.641    CLK_1KHZ/COUNT[0]_i_6__0_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  CLK_1KHZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.261     9.025    CLK_1KHZ/COUNT[0]_i_1__0_n_0
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[21]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    CLK_1KHZ/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.478    
>>>>>>> Stashed changes





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK_1KHZ/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    CLK_1KHZ/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  CLK_1KHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    CLK_1KHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.920    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_7
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK_1KHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK_1KHZ/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    CLK_1KHZ/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  CLK_1KHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    CLK_1KHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.931    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_5
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK_1KHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK_1KHZ/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    CLK_1KHZ/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  CLK_1KHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    CLK_1KHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.956    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_6
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK_1KHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK_1KHZ/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    CLK_1KHZ/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  CLK_1KHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    CLK_1KHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.956    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_4
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK_1KHZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.563     1.446    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK_1KHZ/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    CLK_1KHZ/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  CLK_1KHZ/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.946    CLK_1KHZ/COUNT_reg[28]_i_1__0_n_7
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[28]/D
=======
                         net (fo=66, routed)          0.564     1.447    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK_1KHZ/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    CLK_1KHZ/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  CLK_1KHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    CLK_1KHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  CLK_1KHZ/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.959    CLK_1KHZ/COUNT_reg[28]_i_1__0_n_7
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[28]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.829     1.957    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    CLK_1KHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
=======
                         net (fo=66, routed)          0.830     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK_1KHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
>>>>>>> Stashed changes
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.563     1.446    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK_1KHZ/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    CLK_1KHZ/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  CLK_1KHZ/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.959    CLK_1KHZ/COUNT_reg[28]_i_1__0_n_5
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[30]/D
=======
                         net (fo=66, routed)          0.564     1.447    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK_1KHZ/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    CLK_1KHZ/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  CLK_1KHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    CLK_1KHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  CLK_1KHZ/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.970    CLK_1KHZ/COUNT_reg[28]_i_1__0_n_5
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[30]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.829     1.957    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    CLK_1KHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[26]/C
=======
                         net (fo=66, routed)          0.830     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK_1KHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[23]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.563     1.446    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK_1KHZ/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    CLK_1KHZ/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  CLK_1KHZ/COUNT_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.982    CLK_1KHZ/COUNT_reg[28]_i_1__0_n_6
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[29]/D
=======
                         net (fo=66, routed)          0.564     1.447    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK_1KHZ/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    CLK_1KHZ/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  CLK_1KHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    CLK_1KHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.995 r  CLK_1KHZ/COUNT_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.995    CLK_1KHZ/COUNT_reg[28]_i_1__0_n_6
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[29]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.829     1.957    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    CLK_1KHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
=======
                         net (fo=66, routed)          0.830     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK_1KHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.995    
>>>>>>> Stashed changes
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.563     1.446    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK_1KHZ/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    CLK_1KHZ/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  CLK_1KHZ/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.984    CLK_1KHZ/COUNT_reg[28]_i_1__0_n_4
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/D
=======
                         net (fo=66, routed)          0.564     1.447    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  CLK_1KHZ/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK_1KHZ/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    CLK_1KHZ/COUNT_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  CLK_1KHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    CLK_1KHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  CLK_1KHZ/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    CLK_1KHZ/COUNT_reg[24]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.995 r  CLK_1KHZ/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.995    CLK_1KHZ/COUNT_reg[28]_i_1__0_n_4
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.829     1.957    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    CLK_1KHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
=======
                         net (fo=66, routed)          0.830     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  CLK_1KHZ/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK_1KHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.995    
>>>>>>> Stashed changes
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
<<<<<<< Updated upstream
  Source:                 CLK_1KHZ/COUNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/FLEX_CLK_OUT_reg/D
=======
  Source:                 CLK_6p25MHZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/FLEX_CLK_OUT_reg/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.575ns  (logic 0.254ns (44.206%)  route 0.321ns (55.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
=======
  Data Path Delay:        0.349ns  (logic 0.186ns (53.273%)  route 0.163ns (46.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.561     1.444    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CLK_1KHZ/COUNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  CLK_1KHZ/COUNT_reg[28]/Q
                         net (fo=2, routed)           0.114     1.722    CLK_1KHZ/COUNT_reg[28]
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  CLK_1KHZ/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.207     1.974    CLK_1KHZ/COUNT[0]_i_6__0_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.019 r  CLK_1KHZ/FLEX_CLK_OUT_i_1__0/O
                         net (fo=1, routed)           0.000     2.019    CLK_1KHZ/FLEX_CLK_OUT_i_1__0_n_0
    SLICE_X35Y47         FDRE                                         r  CLK_1KHZ/FLEX_CLK_OUT_reg/D
=======
                         net (fo=66, routed)          0.561     1.444    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CLK_6p25MHZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.163     1.748    CLK_6p25MHZ/COUNT_reg[0]
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  CLK_6p25MHZ/FLEX_CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.793    CLK_6p25MHZ/FLEX_CLK_OUT_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  CLK_6p25MHZ/FLEX_CLK_OUT_reg/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.832     1.959    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  CLK_1KHZ/FLEX_CLK_OUT_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091     1.806    CLK_1KHZ/FLEX_CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CLK_6p25MHZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/FLEX_CLK_OUT_reg/D
=======
                         net (fo=66, routed)          0.830     1.957    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  CLK_6p25MHZ/FLEX_CLK_OUT_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.120     1.580    CLK_6p25MHZ/FLEX_CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_6p25MHZ/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[11]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.351ns  (logic 0.186ns (52.993%)  route 0.165ns (47.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns
=======
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.561     1.444    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CLK_6p25MHZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.165     1.750    CLK_6p25MHZ/COUNT_reg[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  CLK_6p25MHZ/FLEX_CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.795    CLK_6p25MHZ/FLEX_CLK_OUT_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  CLK_6p25MHZ/FLEX_CLK_OUT_reg/D
=======
                         net (fo=66, routed)          0.562     1.445    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CLK_6p25MHZ/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    CLK_6p25MHZ/COUNT_reg[11]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  CLK_6p25MHZ/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    CLK_6p25MHZ/COUNT_reg[8]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[11]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=66, routed)          0.832     1.959    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  CLK_6p25MHZ/FLEX_CLK_OUT_reg/C
                         clock pessimism             -0.498     1.461    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091     1.552    CLK_6p25MHZ/FLEX_CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  CLK_1KHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK_1KHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    CLK_1KHZ/COUNT_reg[22]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  CLK_1KHZ/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    CLK_1KHZ/COUNT_reg[20]_i_1__0_n_5
    SLICE_X34Y48         FDRE                                         r  CLK_1KHZ/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  CLK_1KHZ/COUNT_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    CLK_1KHZ/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  CLK_1KHZ/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLK_1KHZ/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.127     1.736    CLK_1KHZ/COUNT_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  CLK_1KHZ/COUNT_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    CLK_1KHZ/COUNT_reg[8]_i_1__0_n_5
    SLICE_X34Y45         FDRE                                         r  CLK_1KHZ/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  CLK_1KHZ/COUNT_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    CLK_1KHZ/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  CLK_1KHZ/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLK_1KHZ/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.127     1.736    CLK_1KHZ/COUNT_reg[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  CLK_1KHZ/COUNT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    CLK_1KHZ/COUNT_reg[12]_i_1__0_n_5
    SLICE_X34Y46         FDRE                                         r  CLK_1KHZ/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  CLK_1KHZ/COUNT_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    CLK_1KHZ/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_1KHZ/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1KHZ/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  CLK_1KHZ/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLK_1KHZ/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.127     1.736    CLK_1KHZ/COUNT_reg[6]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  CLK_1KHZ/COUNT_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    CLK_1KHZ/COUNT_reg[4]_i_1__0_n_5
    SLICE_X34Y44         FDRE                                         r  CLK_1KHZ/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    CLK_1KHZ/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  CLK_1KHZ/COUNT_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    CLK_1KHZ/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    
=======
                         net (fo=66, routed)          0.831     1.958    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    CLK_6p25MHZ/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    
>>>>>>> Stashed changes





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
<<<<<<< Updated upstream
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   CLK_1KHZ/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   CLK_1KHZ/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   CLK_1KHZ/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   CLK_1KHZ/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   CLK_1KHZ/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   CLK_1KHZ/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   CLK_1KHZ/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   CLK_1KHZ/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   CLK_1KHZ/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   CLK_6p25MHZ/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   CLK_6p25MHZ/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   CLK_6p25MHZ/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   CLK_6p25MHZ/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   CLK_6p25MHZ/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   CLK_6p25MHZ/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   CLK_6p25MHZ/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   CLK_6p25MHZ/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   CLK_6p25MHZ/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   CLK_6p25MHZ/COUNT_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   CLK_1KHZ/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK_1KHZ/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK_1KHZ/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   CLK_1KHZ/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   CLK_1KHZ/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   CLK_1KHZ/COUNT_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   CLK_1KHZ/COUNT_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   CLK_1KHZ/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   CLK_1KHZ/COUNT_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   CLK_1KHZ/COUNT_reg[18]/C
=======
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   CLK_1KHZ/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   CLK_1KHZ/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   CLK_1KHZ/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   CLK_1KHZ/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   CLK_1KHZ/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   CLK_1KHZ/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   CLK_1KHZ/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   CLK_1KHZ/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   CLK_1KHZ/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   CLK_1KHZ/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   CLK_1KHZ/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   CLK_1KHZ/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   CLK_1KHZ/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   CLK_1KHZ/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   CLK_1KHZ/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   CLK_1KHZ/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   CLK_1KHZ/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   CLK_1KHZ/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   CLK_1KHZ/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   CLK_1KHZ/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   CLK_1KHZ/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   CLK_1KHZ/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   CLK_1KHZ/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   CLK_1KHZ/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   CLK_1KHZ/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   CLK_1KHZ/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   CLK_1KHZ/COUNT_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   CLK_1KHZ/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   CLK_1KHZ/COUNT_reg[10]/C
>>>>>>> Stashed changes



