EESchema-LIBRARY Version 2.3  31/07/2013-15:48:20
# Converted with eagle2kicad.ulp Version 1.1
# Device count = 2
#
# DEVSET Name: ATXMEGA256A3
# Dev Prefix: U
# Gate count = 1
#
DEF U_ATXMEGA256A3 U 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: A3
F0 "U" -320 1216 50 H V L B
F1 "ATXMEGA256A3" -320 -1280 50 H V L B
F2 "atmel-xmega-TQFP-64A-64" 0 150 50 H I C C
DRAW
P 2 1 0 0 384 -1152 -384 -1152 N
P 2 1 0 0 384 -1152 384 1152 N
P 2 1 0 0 384 1152 -384 1152 N
P 2 1 0 0 -384 1152 -384 -1152 N
X !RESET!/PDI 57 -448 1088 100 R 40 40 1 1 B 
X AVCC 61 -448 704 100 R 40 40 1 1 W 
X GND 14 -448 576 100 R 40 40 1 1 W 
X GND 24 -448 576 100 R 40 40 1 1 W 
X GND 34 -448 576 100 R 40 40 1 1 W 
X GND 44 -448 576 100 R 40 40 1 1 W 
X GND 52 -448 576 100 R 40 40 1 1 W 
X GND 60 -448 576 100 R 40 40 1 1 W 
X PA0 62 448 1088 100 L 40 40 1 1 B 
X PA1 63 448 1024 100 L 40 40 1 1 B 
X PA2 64 448 960 100 L 40 40 1 1 B 
X PA3 1 448 896 100 L 40 40 1 1 B 
X PA4 2 448 832 100 L 40 40 1 1 B 
X PA5 3 448 768 100 L 40 40 1 1 B 
X PA6 4 448 704 100 L 40 40 1 1 B 
X PA7 5 448 640 100 L 40 40 1 1 B 
X PB0 6 448 512 100 L 40 40 1 1 B 
X PB1 7 448 448 100 L 40 40 1 1 B 
X PB2 8 448 384 100 L 40 40 1 1 B 
X PB3 9 448 320 100 L 40 40 1 1 B 
X PB4 10 448 256 100 L 40 40 1 1 B 
X PB5 11 448 192 100 L 40 40 1 1 B 
X PB6 12 448 128 100 L 40 40 1 1 B 
X PB7 13 448 64 100 L 40 40 1 1 B 
X PC0 16 448 -64 100 L 40 40 1 1 B 
X PC1 17 448 -128 100 L 40 40 1 1 B 
X PC2 18 448 -192 100 L 40 40 1 1 B 
X PC3 19 448 -256 100 L 40 40 1 1 B 
X PC4 20 448 -320 100 L 40 40 1 1 B 
X PC5 21 448 -384 100 L 40 40 1 1 B 
X PC6 22 448 -448 100 L 40 40 1 1 B 
X PC7 23 448 -512 100 L 40 40 1 1 B 
X PD0 26 448 -640 100 L 40 40 1 1 B 
X PD1 27 448 -704 100 L 40 40 1 1 B 
X PD2 28 448 -768 100 L 40 40 1 1 B 
X PD3 29 448 -832 100 L 40 40 1 1 B 
X PD4 30 448 -896 100 L 40 40 1 1 B 
X PD5 31 448 -960 100 L 40 40 1 1 B 
X PD6 32 448 -1024 100 L 40 40 1 1 B 
X PD7 33 448 -1088 100 L 40 40 1 1 B 
X PDI 56 -448 1024 100 R 40 40 1 1 B 
X PE0 36 -448 -64 100 R 40 40 1 1 B 
X PE1 37 -448 -128 100 R 40 40 1 1 B 
X PE2 38 -448 -192 100 R 40 40 1 1 B 
X PE3 39 -448 -256 100 R 40 40 1 1 B 
X PE4 40 -448 -320 100 R 40 40 1 1 B 
X PE5 41 -448 -384 100 R 40 40 1 1 B 
X PE6 42 -448 -448 100 R 40 40 1 1 B 
X PE7 43 -448 -512 100 R 40 40 1 1 B 
X PF0 46 -448 -640 100 R 40 40 1 1 B 
X PF1 47 -448 -704 100 R 40 40 1 1 B 
X PF2 48 -448 -768 100 R 40 40 1 1 B 
X PF3 49 -448 -832 100 R 40 40 1 1 B 
X PF4 50 -448 -896 100 R 40 40 1 1 B 
X PF5 51 -448 -960 100 R 40 40 1 1 B 
X PF6 54 -448 -1024 100 R 40 40 1 1 B 
X PF7 55 -448 -1088 100 R 40 40 1 1 B 
X PR0 58 -448 128 100 R 40 40 1 1 B 
X PR1 59 -448 64 100 R 40 40 1 1 B 
X VCC 15 -448 832 100 R 40 40 1 1 W 
X VCC 25 -448 832 100 R 40 40 1 1 W 
X VCC 35 -448 832 100 R 40 40 1 1 W 
X VCC 45 -448 832 100 R 40 40 1 1 W 
X VCC 53 -448 832 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF
DEF U_ATXMEGA256A3 U 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: A3
F0 "U" -320 1216 50 H V L B
F1 "ATXMEGA256A3" -320 -1280 50 H V L B
F2 "atmel-xmega-MLF-(VQFN)-64M2-64" 0 150 50 H I C C
DRAW
P 2 1 0 0 384 -1152 -384 -1152 N
P 2 1 0 0 384 -1152 384 1152 N
P 2 1 0 0 384 1152 -384 1152 N
P 2 1 0 0 -384 1152 -384 -1152 N
X !RESET!/PDI 57 -448 1088 100 R 40 40 1 1 B 
X AVCC 61 -448 704 100 R 40 40 1 1 W 
X GND 14 -448 576 100 R 40 40 1 1 W 
X GND 24 -448 576 100 R 40 40 1 1 W 
X GND 34 -448 576 100 R 40 40 1 1 W 
X GND 44 -448 576 100 R 40 40 1 1 W 
X GND 52 -448 576 100 R 40 40 1 1 W 
X GND 60 -448 576 100 R 40 40 1 1 W 
X GND TH -448 576 100 R 40 40 1 1 W 
X PA0 62 448 1088 100 L 40 40 1 1 B 
X PA1 63 448 1024 100 L 40 40 1 1 B 
X PA2 64 448 960 100 L 40 40 1 1 B 
X PA3 1 448 896 100 L 40 40 1 1 B 
X PA4 2 448 832 100 L 40 40 1 1 B 
X PA5 3 448 768 100 L 40 40 1 1 B 
X PA6 4 448 704 100 L 40 40 1 1 B 
X PA7 5 448 640 100 L 40 40 1 1 B 
X PB0 6 448 512 100 L 40 40 1 1 B 
X PB1 7 448 448 100 L 40 40 1 1 B 
X PB2 8 448 384 100 L 40 40 1 1 B 
X PB3 9 448 320 100 L 40 40 1 1 B 
X PB4 10 448 256 100 L 40 40 1 1 B 
X PB5 11 448 192 100 L 40 40 1 1 B 
X PB6 12 448 128 100 L 40 40 1 1 B 
X PB7 13 448 64 100 L 40 40 1 1 B 
X PC0 16 448 -64 100 L 40 40 1 1 B 
X PC1 17 448 -128 100 L 40 40 1 1 B 
X PC2 18 448 -192 100 L 40 40 1 1 B 
X PC3 19 448 -256 100 L 40 40 1 1 B 
X PC4 20 448 -320 100 L 40 40 1 1 B 
X PC5 21 448 -384 100 L 40 40 1 1 B 
X PC6 22 448 -448 100 L 40 40 1 1 B 
X PC7 23 448 -512 100 L 40 40 1 1 B 
X PD0 26 448 -640 100 L 40 40 1 1 B 
X PD1 27 448 -704 100 L 40 40 1 1 B 
X PD2 28 448 -768 100 L 40 40 1 1 B 
X PD3 29 448 -832 100 L 40 40 1 1 B 
X PD4 30 448 -896 100 L 40 40 1 1 B 
X PD5 31 448 -960 100 L 40 40 1 1 B 
X PD6 32 448 -1024 100 L 40 40 1 1 B 
X PD7 33 448 -1088 100 L 40 40 1 1 B 
X PDI 56 -448 1024 100 R 40 40 1 1 B 
X PE0 36 -448 -64 100 R 40 40 1 1 B 
X PE1 37 -448 -128 100 R 40 40 1 1 B 
X PE2 38 -448 -192 100 R 40 40 1 1 B 
X PE3 39 -448 -256 100 R 40 40 1 1 B 
X PE4 40 -448 -320 100 R 40 40 1 1 B 
X PE5 41 -448 -384 100 R 40 40 1 1 B 
X PE6 42 -448 -448 100 R 40 40 1 1 B 
X PE7 43 -448 -512 100 R 40 40 1 1 B 
X PF0 46 -448 -640 100 R 40 40 1 1 B 
X PF1 47 -448 -704 100 R 40 40 1 1 B 
X PF2 48 -448 -768 100 R 40 40 1 1 B 
X PF3 49 -448 -832 100 R 40 40 1 1 B 
X PF4 50 -448 -896 100 R 40 40 1 1 B 
X PF5 51 -448 -960 100 R 40 40 1 1 B 
X PF6 54 -448 -1024 100 R 40 40 1 1 B 
X PF7 55 -448 -1088 100 R 40 40 1 1 B 
X PR0 58 -448 128 100 R 40 40 1 1 B 
X PR1 59 -448 64 100 R 40 40 1 1 B 
X VCC 15 -448 832 100 R 40 40 1 1 W 
X VCC 25 -448 832 100 R 40 40 1 1 W 
X VCC 35 -448 832 100 R 40 40 1 1 W 
X VCC 45 -448 832 100 R 40 40 1 1 W 
X VCC 53 -448 832 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: MT9V032
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MT9V032 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: MT9V032
F0 "IC" -768 704 50 H V L B
F1 "MT9V032" -768 640 50 H V L B
F2 "dan-aptina-CLCC48-MT9V032" 0 150 50 H I C C
DRAW
P 2 1 0 0 -832 768 -768 832 N
P 2 1 0 0 -768 832 -32 832 N
P 2 1 0 0 -32 832 32 832 N
P 2 1 0 0 32 832 832 832 N
P 2 1 0 0 832 832 896 768 N
P 2 1 0 0 896 768 896 -832 N
P 2 1 0 0 896 -832 832 -896 N
P 2 1 0 0 832 -896 -768 -896 N
P 2 1 0 0 -768 -896 -832 -832 N
P 2 1 0 0 -832 -832 -832 768 N
P 2 1 0 0 -256 192 -256 -256 N
P 2 1 0 0 -256 -256 320 -256 N
P 2 1 0 0 320 -256 320 192 N
P 2 1 0 0 320 192 -256 192 N
A 0 832 32 -1799 -1 1 1 0 N -32 832 32 832
P 2 1 0 0 320 192 352 224 N
P 2 1 0 0 320 192 352 160 N
P 2 1 0 0 320 192 288 160 N
P 2 1 0 0 320 192 288 224 N
X !RESET 32 1024 -320 200 L 40 40 1 1 I 
X AGND@34 34 1024 -192 200 L 40 40 1 1 P 
X AGND@38 38 1024 64 200 L 40 40 1 1 P 
X BYPASS_CLKIN_N 8 -960 256 200 R 40 40 1 1 I 
X BYPASS_CLKIN_P 9 -960 192 200 R 40 40 1 1 I 
X DGND/RSVD 29 320 -1024 200 U 40 40 1 1 P 
X DGND@13 13 -960 -64 200 R 40 40 1 1 P 
X DGND@48 48 64 960 200 D 40 40 1 1 B 
X DOUT0 45 256 960 200 D 40 40 1 1 O 
X DOUT1 44 320 960 200 D 40 40 1 1 O 
X DOUT2 43 384 960 200 D 40 40 1 1 O 
X DOUT3 42 1024 320 200 L 40 40 1 1 O 
X DOUT4 41 1024 256 200 L 40 40 1 1 O 
X DOUT5 15 -960 -192 200 R 40 40 1 1 O 
X DOUT6 16 -960 -256 200 R 40 40 1 1 O 
X DOUT7 17 -960 -320 200 R 40 40 1 1 O 
X DOUT8 18 -960 -384 200 R 40 40 1 1 O 
X DOUT9 19 -320 -1024 200 U 40 40 1 1 O 
X EXPOSURE 23 -64 -1024 200 U 40 40 1 1 I 
X FRAME_VALID 21 -192 -1024 200 U 40 40 1 1 O 
X LED_OUT 27 192 -1024 200 U 40 40 1 1 B 
X LINE_VALID 20 -256 -1024 200 U 40 40 1 1 O 
X LVDSGND@7 7 -960 320 200 R 40 40 1 1 P 
X LVDSGND@12 12 -960 0 200 R 40 40 1 1 P 
X NC@36 36 1024 -64 200 L 40 40 1 1 B 
X NC@37 37 1024 0 200 L 40 40 1 1 B 
X OE 28 256 -1024 200 U 40 40 1 1 I 
X PIXCLK 46 192 960 200 D 40 40 1 1 O 
X SCLK 25 64 -1024 200 U 40 40 1 1 I 
X SDATA 24 0 -1024 200 U 40 40 1 1 B 
X SER_DATAIN_N 10 -960 128 200 R 40 40 1 1 I 
X SER_DATAIN_P 11 -960 64 200 R 40 40 1 1 I 
X SER_DATAOUT_N 4 -192 960 200 D 40 40 1 1 O 
X SER_DATAOUT_P 5 -256 960 200 D 40 40 1 1 O 
X SHFT_CLKOUT_N 2 -64 960 200 D 40 40 1 1 O 
X SHFT_CLKOUT_P 3 -128 960 200 D 40 40 1 1 O 
X STANDBY 33 1024 -256 200 L 40 40 1 1 I 
X STFRM_OUT 26 128 -1024 200 U 40 40 1 1 B 
X STLN_OUT 22 -128 -1024 200 U 40 40 1 1 B 
X SYSCLK 47 128 960 200 D 40 40 1 1 I C
X S_CTRL_ADR0 30 384 -1024 200 U 40 40 1 1 I 
X S_CTRL_ADR1 31 1024 -384 200 L 40 40 1 1 I 
X VAA@35 35 1024 -128 200 L 40 40 1 1 P 
X VAA@39 39 1024 128 200 L 40 40 1 1 P 
X VAAPIX@40 40 1024 192 200 L 40 40 1 1 P 
X VDD@1 1 0 960 200 D 40 40 1 1 B 
X VDD@14 14 -960 -128 200 R 40 40 1 1 P 
X VDDLVDS@6 6 -320 960 200 D 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: DIGILENT-JTAG
# Dev Prefix: J
# Gate count = 1
#
DEF J_DIGILENT-JTAG J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: DIGILENT-JTAG
F0 "J" -121 198 50 V V L B
F1 "DIGILENT-JTAG" 163 -243 50 V V L B
F2 "dan-digilent-DIGILENT-JTAG-01X06" 0 150 50 H I C C
DRAW
P 2 1 0 0 -128 192 -128 -256 N
P 2 1 0 0 -128 -256 128 -256 N
P 2 1 0 0 128 -256 128 192 N
P 2 1 0 0 128 192 -128 192 N
X GND 5 -256 64 200 R 40 40 1 1 P 
X TCK 4 -256 0 200 R 40 40 1 1 B 
X TDI 2 -256 -128 200 R 40 40 1 1 B 
X TDO 3 -256 -64 200 R 40 40 1 1 B 
X TMS 1 -256 -192 200 R 40 40 1 1 B 
X VCC 6 -256 128 200 R 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: D-ZENER
# Dev Prefix: D
# Gate count = 1
#
DEF D_D-ZENER D 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: D-ZENER
F0 "D" 38 5 50 H V L B
F1 "D-ZENER" -38 5 50 H V L B
F2 "dan-diode-SMA" 0 150 50 H I C C
DRAW
P 2 1 0 0 -32 -32 32 0 N
P 2 1 0 0 32 0 -32 32 N
P 2 1 0 0 32 32 32 0 N
P 2 1 0 0 -32 32 -32 0 N
P 2 1 0 0 -32 0 -32 -32 N
P 2 1 0 0 32 0 32 -32 N
P 2 1 0 0 -32 0 -64 0 N
P 2 1 0 0 32 0 64 0 N
P 2 1 0 0 32 32 19 32 N
P 2 1 0 0 32 -32 44 -32 N
X A A -64 0 0 R 40 40 1 1 P 
X C C 64 0 0 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF D_D-ZENER D 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: D-ZENER
F0 "D" 38 5 50 H V L B
F1 "D-ZENER" -38 5 50 H V L B
F2 "dan-diode-SMB" 0 150 50 H I C C
DRAW
P 2 1 0 0 -32 -32 32 0 N
P 2 1 0 0 32 0 -32 32 N
P 2 1 0 0 32 32 32 0 N
P 2 1 0 0 -32 32 -32 0 N
P 2 1 0 0 -32 0 -32 -32 N
P 2 1 0 0 32 0 32 -32 N
P 2 1 0 0 -32 0 -64 0 N
P 2 1 0 0 32 0 64 0 N
P 2 1 0 0 32 32 19 32 N
P 2 1 0 0 32 -32 44 -32 N
X A A -64 0 0 R 40 40 1 1 P 
X C C 64 0 0 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: FRAME_B_L
# Dev Prefix: FRAME
# Gate count = 2
#
DEF FRAME_FRAME_B_L FRAME 0 1 N N 2 L N
# Gate Name: G$1
# Symbol Name: FRAME_B_L
F0 "FRAME" 0 0 50 H V C C
F1 "FRAME_B_L" 0 0 50 H V C C
DRAW
# Gate Name: G$2
# Symbol Name: DOCFIELD
P 2 2 0 0 0 512 2560 512 N
P 2 2 0 0 2560 512 2560 384 N
P 2 2 0 0 2560 384 2560 256 N
P 2 2 0 0 2560 256 2560 128 N
P 2 2 0 0 2560 128 2560 0 N
P 2 2 0 0 0 0 0 128 N
P 2 2 0 0 0 128 0 256 N
P 2 2 0 0 0 256 0 384 N
P 2 2 0 0 0 384 0 512 N
P 2 2 0 0 0 384 2560 384 N
P 2 2 0 0 0 256 1568 256 N
P 2 2 0 0 1568 256 2560 256 N
P 2 2 0 0 0 0 1568 0 N
P 2 2 0 0 1568 0 2560 0 N
P 2 2 0 0 1568 0 1568 128 N
P 2 2 0 0 1568 128 1568 256 N
P 2 2 0 0 1568 128 2560 128 N
P 2 2 0 0 1568 128 0 128 N
T 0 480 416 32 0 2 0 PROJECT: N 0 R B
T 0 480 288 32 0 2 0 MODULE: N 0 R B
T 0 1888 160 32 0 2 0 REV: N 0 R B
T 0 1888 32 32 0 2 0 PAGE: N 0 R B
T 0 544 160 32 0 2 0 Dan~Strother N 0 L B
T 0 544 32 32 0 2 0 http://danstrother.com/ N 0 L B
T 0 480 160 32 0 2 0 AUTHOR: N 0 R B
T 0 544 288 32 0 2 0 >DRAWING_MODULE N 0 L B
T 0 544 416 32 0 2 0 >DRAWING_PROJECT N 0 L B
T 0 1952 160 32 0 2 0 >DRAWING_REV N 0 L B
T 0 1952 32 32 0 2 0 >SHEET N 0 L B
T 0 480 32 32 0 2 0 WEBSITE: N 0 R B
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: HEADER-01X02
# Dev Prefix: J
# Gate count = 1
#
DEF J_HEADER-01X02 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: HEADER-01X02
F0 "J" -51 76 50 V V L B
F1 "HEADER-01X02" 106 -102 50 V V L B
F2 "dan-header-HEADER-BREAKAWAY-100MIL-01X02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 64 -64 -128 N
P 2 1 0 0 -64 -128 64 -128 N
P 2 1 0 0 64 -128 64 64 N
P 2 1 0 0 64 64 -64 64 N
P 2 1 0 0 19 -44 19 -83 N
P 2 1 0 0 19 -83 -19 -83 N
P 2 1 0 0 -19 -83 -19 -44 N
P 2 1 0 0 -19 -44 19 -44 N
C 0 0 23 1 1 0 N
X 1 1 -128 -64 100 R 40 40 1 1 P 
X 2 2 -128 0 100 R 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: HEADER-01X04
# Dev Prefix: J
# Gate count = 1
#
DEF J_HEADER-01X04 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: HEADER-01X04
F0 "J" -51 140 50 V V L B
F1 "HEADER-01X04" 106 -166 50 V V L B
F2 "dan-header-HEADER-BREAKAWAY-100MIL-01X04" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 128 -64 -192 N
P 2 1 0 0 -64 -192 64 -192 N
P 2 1 0 0 64 -192 64 128 N
P 2 1 0 0 64 128 -64 128 N
P 2 1 0 0 19 -108 19 -147 N
P 2 1 0 0 19 -147 -19 -147 N
P 2 1 0 0 -19 -147 -19 -108 N
P 2 1 0 0 -19 -108 19 -108 N
C 0 -64 23 1 1 0 N
C 0 0 23 1 1 0 N
C 0 64 23 1 1 0 N
X 1 1 -128 -128 100 R 40 40 1 1 P 
X 2 2 -128 -64 100 R 40 40 1 1 P 
X 3 3 -128 0 100 R 40 40 1 1 P 
X 4 4 -128 64 100 R 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 4
#
# DEVSET Name: LED
# Dev Prefix: LD
# Gate count = 1
#
DEF LD_LED LD 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LD" 5 -70 50 V V L B
F1 "LED" -10 6 50 V V L B
F2 "dan-led-0402_POL" 0 150 50 H I C C
DRAW
P 6 1 1 0     -86 -54 -76 -32 -76 -32 -64 -44 -64 -44 -86 -54 F
P 6 1 1 0     -83 -83 -73 -60 -73 -60 -60 -73 -60 -73 -83 -83 F
P 2 1 0 0 32 0 0 -64 N
P 2 1 0 0 0 -64 -32 0 N
P 2 1 0 0 32 -64 0 -64 N
P 2 1 0 0 0 -64 -32 -64 N
P 2 1 0 0 32 0 -32 0 N
P 2 1 0 0 -51 -19 -86 -54 N
P 2 1 0 0 -48 -48 -83 -83 N
X A + 0 64 100 D 40 40 1 1 P 
X C - 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF LD_LED LD 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LD" 5 -70 50 V V L B
F1 "LED" -10 6 50 V V L B
F2 "dan-led-0603_POL" 0 150 50 H I C C
DRAW
P 6 1 1 0     -86 -54 -76 -32 -76 -32 -64 -44 -64 -44 -86 -54 F
P 6 1 1 0     -83 -83 -73 -60 -73 -60 -60 -73 -60 -73 -83 -83 F
P 2 1 0 0 32 0 0 -64 N
P 2 1 0 0 0 -64 -32 0 N
P 2 1 0 0 32 -64 0 -64 N
P 2 1 0 0 0 -64 -32 -64 N
P 2 1 0 0 32 0 -32 0 N
P 2 1 0 0 -51 -19 -86 -54 N
P 2 1 0 0 -48 -48 -83 -83 N
X A + 0 64 100 D 40 40 1 1 P 
X C - 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF LD_LED LD 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LD" 5 -70 50 V V L B
F1 "LED" -10 6 50 V V L B
F2 "dan-led-0805_POL" 0 150 50 H I C C
DRAW
P 6 1 1 0     -86 -54 -76 -32 -76 -32 -64 -44 -64 -44 -86 -54 F
P 6 1 1 0     -83 -83 -73 -60 -73 -60 -60 -73 -60 -73 -83 -83 F
P 2 1 0 0 32 0 0 -64 N
P 2 1 0 0 0 -64 -32 0 N
P 2 1 0 0 32 -64 0 -64 N
P 2 1 0 0 0 -64 -32 -64 N
P 2 1 0 0 32 0 -32 0 N
P 2 1 0 0 -51 -19 -86 -54 N
P 2 1 0 0 -48 -48 -83 -83 N
X A + 0 64 100 D 40 40 1 1 P 
X C - 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF LD_LED LD 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LD" 5 -70 50 V V L B
F1 "LED" -10 6 50 V V L B
F2 "dan-led-1206_POL" 0 150 50 H I C C
DRAW
P 6 1 1 0     -86 -54 -76 -32 -76 -32 -64 -44 -64 -44 -86 -54 F
P 6 1 1 0     -83 -83 -73 -60 -73 -60 -60 -73 -60 -73 -83 -83 F
P 2 1 0 0 32 0 0 -64 N
P 2 1 0 0 0 -64 -32 0 N
P 2 1 0 0 32 -64 0 -64 N
P 2 1 0 0 0 -64 -32 -64 N
P 2 1 0 0 32 0 -32 0 N
P 2 1 0 0 -51 -19 -86 -54 N
P 2 1 0 0 -48 -48 -83 -83 N
X A + 0 64 100 D 40 40 1 1 P 
X C - 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: M12X05
# Dev Prefix: LH
# Gate count = 1
#
DEF LH_M12X05 LH 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LENS-HOLDER
F0 "LH" 0 0 50 H V L B
F1 "M12X05" -121 -19 50 H V L B
F2 "dan-lens-SUNEX-CMT821" 0 150 50 H I C C
DRAW
P 2 1 0 0 -192 192 192 192 N
P 2 1 0 0 192 -192 -192 -192 N
P 2 1 0 0 -192 192 -192 57 N
A -217 57 25 -899 -1 1 1 0 N -217 32 -192 57
P 2 1 0 0 -217 32 -224 32 N
A -224 0 32 -2699 -1801 1 1 0 N -224 32 -256 0
A -224 0 32 -1799 -901 1 1 0 N -256 0 -224 -32
A -224 -64 32 -3599 -2701 1 1 0 N -192 -64 -224 -32
P 2 1 0 0 -192 -64 -192 -192 N
P 2 1 0 0 192 -192 192 -57 N
A 217 -57 25 -2699 -1801 1 1 0 N 217 -32 192 -57
P 2 1 0 0 217 -32 224 -32 N
A 224 0 32 -899 -1 1 1 0 N 224 -32 256 0
A 224 0 32 -3599 -2701 1 1 0 N 256 0 224 32
A 224 64 32 -1799 -901 1 1 0 N 192 64 224 32
P 2 1 0 0 192 64 192 192 N
C 0 0 143 1 1 0 N
ENDDRAW
ENDDEF
# Device count = 3
#
# DEVSET Name: SATA7
# Dev Prefix: J
# Gate count = 1
#
DEF J_SATA7 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SATA7
F0 "J" -44 262 50 V V L B
F1 "SATA7" 227 -243 50 V V L B
F2 "dan-pc-SATA7-RA" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 256 -64 -256 N
P 2 1 0 0 -64 -256 192 -256 N
P 2 1 0 0 192 -256 192 256 N
P 2 1 0 0 192 256 -64 256 N
P 2 1 0 0 64 96 128 96 N
P 2 1 0 0 128 96 96 64 N
P 2 1 0 0 128 96 96 128 N
P 2 1 0 0 64 -96 96 -128 N
P 2 1 0 0 64 -96 96 -64 N
P 2 1 0 0 64 -96 128 -96 N
X !A 3 -192 64 200 R 40 40 1 1 B 
X !B 5 -192 -64 200 R 40 40 1 1 B 
X A 2 -192 128 200 R 40 40 1 1 B 
X B 6 -192 -128 200 R 40 40 1 1 B 
X GND@1 1 -192 192 200 R 40 40 1 1 P 
X GND@4 4 -192 0 200 R 40 40 1 1 P 
X GND@7 7 -192 -192 200 R 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF J_SATA7 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SATA7
F0 "J" -44 262 50 V V L B
F1 "SATA7" 227 -243 50 V V L B
F2 "dan-pc-SATA7-RA-NOHOLES" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 256 -64 -256 N
P 2 1 0 0 -64 -256 192 -256 N
P 2 1 0 0 192 -256 192 256 N
P 2 1 0 0 192 256 -64 256 N
P 2 1 0 0 64 96 128 96 N
P 2 1 0 0 128 96 96 64 N
P 2 1 0 0 128 96 96 128 N
P 2 1 0 0 64 -96 96 -128 N
P 2 1 0 0 64 -96 96 -64 N
P 2 1 0 0 64 -96 128 -96 N
X !A 3 -192 64 200 R 40 40 1 1 B 
X !B 5 -192 -64 200 R 40 40 1 1 B 
X A 2 -192 128 200 R 40 40 1 1 B 
X B 6 -192 -128 200 R 40 40 1 1 B 
X GND@1 1 -192 192 200 R 40 40 1 1 P 
X GND@4 4 -192 0 200 R 40 40 1 1 P 
X GND@7 7 -192 -192 200 R 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF J_SATA7 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SATA7
F0 "J" -44 262 50 V V L B
F1 "SATA7" 227 -243 50 V V L B
F2 "dan-pc-SATA7-VERT" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 256 -64 -256 N
P 2 1 0 0 -64 -256 192 -256 N
P 2 1 0 0 192 -256 192 256 N
P 2 1 0 0 192 256 -64 256 N
P 2 1 0 0 64 96 128 96 N
P 2 1 0 0 128 96 96 64 N
P 2 1 0 0 128 96 96 128 N
P 2 1 0 0 64 -96 96 -128 N
P 2 1 0 0 64 -96 96 -64 N
P 2 1 0 0 64 -96 128 -96 N
X !A 3 -192 64 200 R 40 40 1 1 B 
X !B 5 -192 -64 200 R 40 40 1 1 B 
X A 2 -192 128 200 R 40 40 1 1 B 
X B 6 -192 -128 200 R 40 40 1 1 B 
X GND@1 1 -192 192 200 R 40 40 1 1 P 
X GND@4 4 -192 0 200 R 40 40 1 1 P 
X GND@7 7 -192 -192 200 R 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 18
#
# DEVSET Name: C
# Dev Prefix: C
# Gate count = 1
#
DEF C_C C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C
F0 "C" -6 6 50 V V L B
F1 "C" 9 -70 50 V V L B
F2 "dan-rcl-0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -12 N
P 2 1 0 0 0 -64 0 -51 N
S -51 -51 51 -38 1 1 0 F
S -51 -25 51 -12 1 1 0 F
X 1 1 0 64 100 D 40 40 1 1 P 
X 2 2 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_C C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C
F0 "C" -6 6 50 V V L B
F1 "C" 9 -70 50 V V L B
F2 "dan-rcl-0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -12 N
P 2 1 0 0 0 -64 0 -51 N
S -51 -51 51 -38 1 1 0 F
S -51 -25 51 -12 1 1 0 F
X 1 1 0 64 100 D 40 40 1 1 P 
X 2 2 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_C C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C
F0 "C" -6 6 50 V V L B
F1 "C" 9 -70 50 V V L B
F2 "dan-rcl-0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -12 N
P 2 1 0 0 0 -64 0 -51 N
S -51 -51 51 -38 1 1 0 F
S -51 -25 51 -12 1 1 0 F
X 1 1 0 64 100 D 40 40 1 1 P 
X 2 2 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_C C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C
F0 "C" -6 6 50 V V L B
F1 "C" 9 -70 50 V V L B
F2 "dan-rcl-1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -12 N
P 2 1 0 0 0 -64 0 -51 N
S -51 -51 51 -38 1 1 0 F
S -51 -25 51 -12 1 1 0 F
X 1 1 0 64 100 D 40 40 1 1 P 
X 2 2 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: CPOL
# Dev Prefix: C
# Gate count = 1
#
DEF C_CPOL C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" -6 6 50 V V L B
F1 "CPOL" 9 -70 50 V V L B
F2 "dan-rcl-0402_POL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -38 -22 38 -22 N
P 2 1 0 0 38 -22 38 0 N
P 2 1 0 0 -38 0 -38 -22 N
P 2 1 0 0 -38 0 38 0 N
S -41 -64 41 -41 1 1 0 F
T 900 -30 41 16 0 1 0 + N 0 L B
X + + 0 64 100 D 40 40 1 1 P 
X - - 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_CPOL C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" -6 6 50 V V L B
F1 "CPOL" 9 -70 50 V V L B
F2 "dan-rcl-0603_POL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -38 -22 38 -22 N
P 2 1 0 0 38 -22 38 0 N
P 2 1 0 0 -38 0 -38 -22 N
P 2 1 0 0 -38 0 38 0 N
S -41 -64 41 -41 1 1 0 F
T 900 -30 41 16 0 1 0 + N 0 L B
X + + 0 64 100 D 40 40 1 1 P 
X - - 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_CPOL C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" -6 6 50 V V L B
F1 "CPOL" 9 -70 50 V V L B
F2 "dan-rcl-0805_POL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -38 -22 38 -22 N
P 2 1 0 0 38 -22 38 0 N
P 2 1 0 0 -38 0 -38 -22 N
P 2 1 0 0 -38 0 38 0 N
S -41 -64 41 -41 1 1 0 F
T 900 -30 41 16 0 1 0 + N 0 L B
X + + 0 64 100 D 40 40 1 1 P 
X - - 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_CPOL C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" -6 6 50 V V L B
F1 "CPOL" 9 -70 50 V V L B
F2 "dan-rcl-1206_POL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -38 -22 38 -22 N
P 2 1 0 0 38 -22 38 0 N
P 2 1 0 0 -38 0 -38 -22 N
P 2 1 0 0 -38 0 38 0 N
S -41 -64 41 -41 1 1 0 F
T 900 -30 41 16 0 1 0 + N 0 L B
X + + 0 64 100 D 40 40 1 1 P 
X - - 0 -128 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: FERRITE
# Dev Prefix: FB
# Gate count = 1
#
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 25 12 0 N
P 2 1 0 0 12 0 25 -25 N
P 2 1 0 0 25 -25 64 -25 N
P 2 1 0 0 64 -25 51 0 N
P 2 1 0 0 51 0 38 25 N
P 2 1 0 0 38 25 0 25 N
P 2 1 0 0 0 0 12 0 N
P 2 1 0 0 64 0 51 0 N
X 1 1 -64 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 25 12 0 N
P 2 1 0 0 12 0 25 -25 N
P 2 1 0 0 25 -25 64 -25 N
P 2 1 0 0 64 -25 51 0 N
P 2 1 0 0 51 0 38 25 N
P 2 1 0 0 38 25 0 25 N
P 2 1 0 0 0 0 12 0 N
P 2 1 0 0 64 0 51 0 N
X 1 1 -64 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 25 12 0 N
P 2 1 0 0 12 0 25 -25 N
P 2 1 0 0 25 -25 64 -25 N
P 2 1 0 0 64 -25 51 0 N
P 2 1 0 0 51 0 38 25 N
P 2 1 0 0 38 25 0 25 N
P 2 1 0 0 0 0 12 0 N
P 2 1 0 0 64 0 51 0 N
X 1 1 -64 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 25 12 0 N
P 2 1 0 0 12 0 25 -25 N
P 2 1 0 0 25 -25 64 -25 N
P 2 1 0 0 64 -25 51 0 N
P 2 1 0 0 51 0 38 25 N
P 2 1 0 0 38 25 0 25 N
P 2 1 0 0 0 0 12 0 N
P 2 1 0 0 64 0 51 0 N
X 1 1 -64 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-1206H" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 25 12 0 N
P 2 1 0 0 12 0 25 -25 N
P 2 1 0 0 25 -25 64 -25 N
P 2 1 0 0 64 -25 51 0 N
P 2 1 0 0 51 0 38 25 N
P 2 1 0 0 38 25 0 25 N
P 2 1 0 0 0 0 12 0 N
P 2 1 0 0 64 0 51 0 N
X 1 1 -64 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: R
# Dev Prefix: R
# Gate count = 1
#
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 0 -54 25 N
P 2 1 0 0 -54 25 -38 -25 N
P 2 1 0 0 -38 -25 -22 25 N
P 2 1 0 0 -22 25 -6 -25 N
P 2 1 0 0 -6 -25 9 25 N
P 2 1 0 0 9 25 25 -25 N
P 2 1 0 0 25 -25 41 25 N
P 2 1 0 0 41 25 57 -25 N
P 2 1 0 0 57 -25 64 0 N
X 1 1 -128 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 0 -54 25 N
P 2 1 0 0 -54 25 -38 -25 N
P 2 1 0 0 -38 -25 -22 25 N
P 2 1 0 0 -22 25 -6 -25 N
P 2 1 0 0 -6 -25 9 25 N
P 2 1 0 0 9 25 25 -25 N
P 2 1 0 0 25 -25 41 25 N
P 2 1 0 0 41 25 57 -25 N
P 2 1 0 0 57 -25 64 0 N
X 1 1 -128 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 0 -54 25 N
P 2 1 0 0 -54 25 -38 -25 N
P 2 1 0 0 -38 -25 -22 25 N
P 2 1 0 0 -22 25 -6 -25 N
P 2 1 0 0 -6 -25 9 25 N
P 2 1 0 0 9 25 25 -25 N
P 2 1 0 0 25 -25 41 25 N
P 2 1 0 0 41 25 57 -25 N
P 2 1 0 0 57 -25 64 0 N
X 1 1 -128 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 0 -54 25 N
P 2 1 0 0 -54 25 -38 -25 N
P 2 1 0 0 -38 -25 -22 25 N
P 2 1 0 0 -22 25 -6 -25 N
P 2 1 0 0 -6 -25 9 25 N
P 2 1 0 0 9 25 25 -25 N
P 2 1 0 0 25 -25 41 25 N
P 2 1 0 0 41 25 57 -25 N
P 2 1 0 0 57 -25 64 0 N
X 1 1 -128 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-1206H" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 0 -54 25 N
P 2 1 0 0 -54 25 -38 -25 N
P 2 1 0 0 -38 -25 -22 25 N
P 2 1 0 0 -22 25 -6 -25 N
P 2 1 0 0 -6 -25 9 25 N
P 2 1 0 0 9 25 25 -25 N
P 2 1 0 0 25 -25 41 25 N
P 2 1 0 0 41 25 57 -25 N
P 2 1 0 0 57 -25 64 0 N
X 1 1 -128 0 100 R 40 40 1 1 P 
X 2 2 128 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 4
#
# DEVSET Name: +2V5
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_+2V5 P+ 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: +2V5
F0 "P+" 0 0 50 V V L B
F1 "+2V5" 0 41 50 V V L B
DRAW
P 2 1 0 0 25 -9 0 32 N
P 2 1 0 0 0 32 -25 -9 N
P 2 1 0 0 0 0 0 32 N
X +2V5 ~ 0 -64 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: +3V3
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_+3V3 P+ 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: +3V3
F0 "P+" 0 0 50 V V L B
F1 "+3V3" 0 41 50 V V L B
DRAW
P 2 1 0 0 25 -9 0 32 N
P 2 1 0 0 0 32 -25 -9 N
P 2 1 0 0 0 0 0 32 N
X +3V3 ~ 0 -64 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: +5V
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_+5V P+ 0 1 N N 1 L N
# Gate Name: 1
# Symbol Name: +5V
F0 "P+" 0 0 50 V V L B
F1 "+5V" 0 41 50 V V L B
DRAW
P 2 1 0 0 25 -9 0 32 N
P 2 1 0 0 0 32 -25 -9 N
P 2 1 0 0 0 0 0 32 N
X +5V ~ 0 -64 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: GND
# Dev Prefix: SUPPLY
# Gate count = 1
#
DEF SUPPLY_GND SUPPLY 0 1 N N 1 L N
# Gate Name: GND
# Symbol Name: GND
F0 "SUPPLY" 0 0 50 V V L B
F1 "GND" -16 -41 50 V V L B
DRAW
P 2 1 0 0 -25 -6 0 -6 N
P 2 1 0 0 0 -6 25 -6 N
P 2 1 0 0 25 -6 0 -32 N
P 2 1 0 0 0 -32 -25 -6 N
P 2 1 0 0 0 0 0 -6 N
X GND ~ 0 64 100 D 40 40 1 1 w 
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: SN74LVC1T45
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_SN74LVC1T45 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SN74LVC1T45
F0 "IC" -249 134 50 H V R T
F1 "SN74LVC1T45" 249 -140 50 H V R T
F2 "dan-translate-SOT23-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -256 128 -256 -128 N
P 2 1 0 0 -256 -128 128 -128 N
P 2 1 0 0 128 -128 256 -128 N
P 2 1 0 0 256 -128 256 128 N
P 2 1 0 0 256 128 0 128 N
P 2 1 0 0 0 128 -256 128 N
P 2 1 0 0 64 -64 96 -64 N
P 2 1 0 0 96 -64 83 -76 N
P 2 1 0 0 96 -64 83 -51 N
P 2 1 0 0 -96 -64 -64 -64 N
P 2 1 0 0 -96 -64 -83 -76 N
P 2 1 0 0 -96 -64 -83 -51 N
P 2 1 0 0 0 128 0 32 N
P 2 1 0 0 0 32 204 32 N
P 2 1 0 0 204 32 204 -32 N
P 2 1 0 0 204 -32 128 -32 N
P 2 1 0 0 128 -32 128 -128 N
T 0 -51 -76 12 0 1 0 0 N 0 L B
T 0 51 -76 12 0 1 0 1 N 0 R B
X A 3 -384 -64 200 R 40 40 1 1 B 
X B 4 384 -64 200 L 40 40 1 1 B 
X DIR 5 384 0 200 L 40 40 1 1 I 
X GND 2 -384 0 200 R 40 40 1 1 P 
X VCCA 1 -384 64 200 R 40 40 1 1 P 
X VCCB 6 384 64 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF IC_SN74LVC1T45 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SN74LVC1T45
F0 "IC" -249 134 50 H V R T
F1 "SN74LVC1T45" 249 -140 50 H V R T
F2 "dan-translate-SC70" 0 150 50 H I C C
DRAW
P 2 1 0 0 -256 128 -256 -128 N
P 2 1 0 0 -256 -128 128 -128 N
P 2 1 0 0 128 -128 256 -128 N
P 2 1 0 0 256 -128 256 128 N
P 2 1 0 0 256 128 0 128 N
P 2 1 0 0 0 128 -256 128 N
P 2 1 0 0 64 -64 96 -64 N
P 2 1 0 0 96 -64 83 -76 N
P 2 1 0 0 96 -64 83 -51 N
P 2 1 0 0 -96 -64 -64 -64 N
P 2 1 0 0 -96 -64 -83 -76 N
P 2 1 0 0 -96 -64 -83 -51 N
P 2 1 0 0 0 128 0 32 N
P 2 1 0 0 0 32 204 32 N
P 2 1 0 0 204 32 204 -32 N
P 2 1 0 0 204 -32 128 -32 N
P 2 1 0 0 128 -32 128 -128 N
T 0 -51 -76 12 0 1 0 0 N 0 L B
T 0 51 -76 12 0 1 0 1 N 0 R B
X A 3 -384 -64 200 R 40 40 1 1 B 
X B 4 384 -64 200 L 40 40 1 1 B 
X DIR 5 384 0 200 L 40 40 1 1 I 
X GND 2 -384 0 200 R 40 40 1 1 P 
X VCCA 1 -384 64 200 R 40 40 1 1 P 
X VCCB 6 384 64 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: LDO1117
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_LDO1117 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: LDO1117
F0 "IC" -192 140 50 H V L B
F1 "LDO1117" -192 -185 50 H V L B
F2 "dan-vreg-SOT223-3L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -192 128 -192 -128 N
P 2 1 0 0 -192 -128 192 -128 N
P 2 1 0 0 192 -128 192 128 N
P 2 1 0 0 192 128 -192 128 N
X ADJ/GND 1 320 -64 200 L 40 40 1 1 P 
X VIN 3 -320 0 200 R 40 40 1 1 P 
X VOUT@1 2 320 64 200 L 40 40 1 1 P 
X VOUT@2 TAB 320 0 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: MCP1700
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MCP1700 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: MCP1700
F0 "IC" 249 -140 50 H V L B
F1 "MCP1700" -243 134 50 H V L B
F2 "dan-vreg-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 -256 128 -256 -128 N
P 2 1 0 0 -256 -128 256 -128 N
P 2 1 0 0 256 -128 256 128 N
P 2 1 0 0 256 128 -256 128 N
X GND 1 0 -256 200 U 40 40 1 1 P 
X IN 3 -384 0 200 R 40 40 1 1 P 
X OUT 2 384 0 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 4
#
# DEVSET Name: JP1Q
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_JP1Q JP 0 1 N Y 1 L N
# Gate Name: A
# Symbol Name: J1
F0 "JP" -86 -128 50 V V L B
F1 "JP1Q" 90 -128 50 V V L B
F2 "jumper-JP1" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 64 0 96 N
P 2 1 0 0 0 96 0 128 N
P 2 1 0 0 0 -64 0 -96 N
P 2 1 0 0 0 -96 0 -128 N
P 2 1 0 0 -48 128 48 128 N
P 2 1 0 0 48 128 48 -128 N
P 2 1 0 0 48 -128 -48 -128 N
P 2 1 0 0 -48 -128 -48 128 N
X 1 1 0 -192 100 U 40 40 1 1 P 
X 2 2 0 192 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JP3Q
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_JP3Q JP 0 1 N Y 1 L N
# Gate Name: B
# Symbol Name: J3
F0 "JP" -150 -128 50 V V L B
F1 "JP3Q" 154 -128 50 V V L B
F2 "jumper-JP3Q" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 64 -64 96 N
P 2 1 0 0 -64 96 -64 128 N
P 2 1 0 0 -64 -64 -64 -96 N
P 2 1 0 0 -64 -96 -64 -128 N
P 2 1 0 0 0 64 0 96 N
P 2 1 0 0 0 96 0 128 N
P 2 1 0 0 0 -64 0 -96 N
P 2 1 0 0 0 -96 0 -128 N
P 2 1 0 0 64 64 64 96 N
P 2 1 0 0 64 96 64 128 N
P 2 1 0 0 64 -64 64 -96 N
P 2 1 0 0 64 -96 64 -128 N
P 2 1 0 0 -112 128 112 128 N
P 2 1 0 0 112 128 112 -128 N
P 2 1 0 0 112 -128 -112 -128 N
P 2 1 0 0 -112 -128 -112 128 N
X 1 1 -64 -192 100 U 40 40 1 1 P 
X 2 2 -64 192 100 D 40 40 1 1 P 
X 3 3 0 -192 100 U 40 40 1 1 P 
X 4 4 0 192 100 D 40 40 1 1 P 
X 5 5 64 -192 100 U 40 40 1 1 P 
X 6 6 64 192 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JP4E
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_JP4E JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: JP4E
F0 "JP" -118 0 50 V V L B
F1 "JP4E" 186 0 50 V V L B
F2 "jumper-JP4" 0 150 50 H I C C
DRAW
P 2 1 0 0 64 0 64 32 N
P 2 1 0 0 0 0 0 32 N
P 2 1 0 0 -64 0 -64 32 N
P 2 1 0 0 64 64 64 32 N
P 2 1 0 0 0 64 0 32 N
P 2 1 0 0 -64 64 -64 32 N
P 2 1 0 0 -80 0 128 0 N
P 2 1 0 0 128 0 144 0 N
P 2 1 0 0 144 0 144 16 N
P 2 1 0 0 144 16 -80 16 N
P 2 1 0 0 -80 16 -80 0 N
P 2 1 0 0 128 64 128 32 N
P 2 1 0 0 128 0 128 32 N
X 1 1 -64 -64 100 U 40 40 1 1 P 
X 2 2 0 -64 100 U 40 40 1 1 P 
X 3 3 64 -64 100 U 40 40 1 1 P 
X 4 4 128 -64 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JP4Q
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_JP4Q JP 0 1 N Y 1 L N
# Gate Name: B
# Symbol Name: J4
F0 "JP" -150 -128 50 V V L B
F1 "JP4Q" 218 -128 50 V V L B
F2 "jumper-JP4Q" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 64 -64 96 N
P 2 1 0 0 -64 96 -64 128 N
P 2 1 0 0 -64 -64 -64 -96 N
P 2 1 0 0 -64 -96 -64 -128 N
P 2 1 0 0 0 64 0 96 N
P 2 1 0 0 0 96 0 128 N
P 2 1 0 0 0 -64 0 -96 N
P 2 1 0 0 0 -96 0 -128 N
P 2 1 0 0 64 64 64 96 N
P 2 1 0 0 64 96 64 128 N
P 2 1 0 0 64 -64 64 -96 N
P 2 1 0 0 64 -96 64 -128 N
P 2 1 0 0 128 64 128 96 N
P 2 1 0 0 128 96 128 128 N
P 2 1 0 0 128 -64 128 -96 N
P 2 1 0 0 128 -96 128 -128 N
P 2 1 0 0 176 128 -112 128 N
P 2 1 0 0 -112 128 -112 -128 N
P 2 1 0 0 -112 -128 176 -128 N
P 2 1 0 0 176 -128 176 128 N
X 1 1 -64 -192 100 U 40 40 1 1 P 
X 2 2 -64 192 100 D 40 40 1 1 P 
X 3 3 0 -192 100 U 40 40 1 1 P 
X 4 4 0 192 100 D 40 40 1 1 P 
X 5 5 64 -192 100 U 40 40 1 1 P 
X 6 6 64 192 100 D 40 40 1 1 P 
X 7 7 128 -192 100 U 40 40 1 1 P 
X 8 8 128 192 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: MPU-9150
# Dev Prefix: 
# Gate count = 1
#
DEF mpu9150_MPU-9150 mpu9150 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: MPU-9150
DRAW
P 2 1 0 0 -704 576 -704 -576 N
P 2 1 0 0 -704 -576 704 -576 N
P 2 1 0 0 704 -576 704 576 N
P 2 1 0 0 704 576 -704 576 N
X AD0 9 -64 -640 200 U 40 40 1 1 B 
X CLKIN 1 -768 320 200 R 40 40 1 1 B 
X CLKOUT22 22 -64 640 200 D 40 40 1 1 B 
X CPOUT 20 192 640 200 D 40 40 1 1 B 
X ES-CL 7 -320 -640 200 U 40 40 1 1 B 
X ES-DA 6 -768 -320 200 R 40 40 1 1 B 
X FSYNC 11 192 -640 200 U 40 40 1 1 B 
X GND 15 768 -64 200 L 40 40 1 1 B 
X GND17 17 768 192 200 L 40 40 1 1 B 
X GND18 18 768 320 200 L 40 40 1 1 B 
X INT 12 320 -640 200 U 40 40 1 1 B 
X REGOUT 10 64 -640 200 U 40 40 1 1 B 
X RESV2 2 -768 192 200 R 40 40 1 1 B 
X RESV4 4 -768 -64 200 R 40 40 1 1 B 
X RESV5 5 -768 -192 200 R 40 40 1 1 B 
X RESV14 14 768 -192 200 L 40 40 1 1 B 
X RESV16 16 768 64 200 L 40 40 1 1 B 
X RESV19 19 320 640 200 D 40 40 1 1 B 
X RESV21 21 64 640 200 D 40 40 1 1 B 
X SCL 23 -192 640 200 D 40 40 1 1 B 
X SDA 24 -320 640 200 D 40 40 1 1 B 
X VDD 3 -768 64 200 R 40 40 1 1 B 
X VDD13 13 768 -320 200 L 40 40 1 1 B 
X VLOGIC 8 -192 -640 200 U 40 40 1 1 B 
ENDDRAW
ENDDEF
# Device count = 4
#
# DEVSET Name: PINHD-1X12
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_PINHD-1X12 JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: PINHD12
F0 "JP" -160 400 50 H V L B
F1 "PINHD-1X12" -160 -512 50 H V L B
F2 "pinhead-1X12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -160 -448 32 -448 N
P 2 1 0 0 32 -448 32 384 N
P 2 1 0 0 32 384 -160 384 N
P 2 1 0 0 -160 384 -160 -448 N
X 1 1 -64 320 100 R 40 40 1 1 P I
X 2 2 -64 256 100 R 40 40 1 1 P I
X 3 3 -64 192 100 R 40 40 1 1 P I
X 4 4 -64 128 100 R 40 40 1 1 P I
X 5 5 -64 64 100 R 40 40 1 1 P I
X 6 6 -64 0 100 R 40 40 1 1 P I
X 7 7 -64 -64 100 R 40 40 1 1 P I
X 8 8 -64 -128 100 R 40 40 1 1 P I
X 9 9 -64 -192 100 R 40 40 1 1 P I
X 10 10 -64 -256 100 R 40 40 1 1 P I
X 11 11 -64 -320 100 R 40 40 1 1 P I
X 12 12 -64 -384 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF
DEF JP_PINHD-1X12 JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: PINHD12
F0 "JP" -160 400 50 H V L B
F1 "PINHD-1X12" -160 -512 50 H V L B
F2 "pinhead-1X12/90" 0 150 50 H I C C
DRAW
P 2 1 0 0 -160 -448 32 -448 N
P 2 1 0 0 32 -448 32 384 N
P 2 1 0 0 32 384 -160 384 N
P 2 1 0 0 -160 384 -160 -448 N
X 1 1 -64 320 100 R 40 40 1 1 P I
X 2 2 -64 256 100 R 40 40 1 1 P I
X 3 3 -64 192 100 R 40 40 1 1 P I
X 4 4 -64 128 100 R 40 40 1 1 P I
X 5 5 -64 64 100 R 40 40 1 1 P I
X 6 6 -64 0 100 R 40 40 1 1 P I
X 7 7 -64 -64 100 R 40 40 1 1 P I
X 8 8 -64 -128 100 R 40 40 1 1 P I
X 9 9 -64 -192 100 R 40 40 1 1 P I
X 10 10 -64 -256 100 R 40 40 1 1 P I
X 11 11 -64 -320 100 R 40 40 1 1 P I
X 12 12 -64 -384 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF
#
# DEVSET Name: PINHD-2X3
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_PINHD-2X3 JP 0 1 N Y 1 L N
# Gate Name: A
# Symbol Name: PINH2X3
F0 "JP" -160 144 50 H V L B
F1 "PINHD-2X3" -160 -192 50 H V L B
F2 "pinhead-2X03" 0 150 50 H I C C
DRAW
P 2 1 0 0 -160 -128 224 -128 N
P 2 1 0 0 224 -128 224 128 N
P 2 1 0 0 224 128 -160 128 N
P 2 1 0 0 -160 128 -160 -128 N
X 1 1 -64 64 100 R 40 40 1 1 P I
X 2 2 128 64 100 L 40 40 1 1 P I
X 3 3 -64 0 100 R 40 40 1 1 P I
X 4 4 128 0 100 L 40 40 1 1 P I
X 5 5 -64 -64 100 R 40 40 1 1 P I
X 6 6 128 -64 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF
DEF JP_PINHD-2X3 JP 0 1 N Y 1 L N
# Gate Name: A
# Symbol Name: PINH2X3
F0 "JP" -160 144 50 H V L B
F1 "PINHD-2X3" -160 -192 50 H V L B
F2 "pinhead-2X03/90" 0 150 50 H I C C
DRAW
P 2 1 0 0 -160 -128 224 -128 N
P 2 1 0 0 224 -128 224 128 N
P 2 1 0 0 224 128 -160 128 N
P 2 1 0 0 -160 128 -160 -128 N
X 1 1 -64 64 100 R 40 40 1 1 P I
X 2 2 128 64 100 L 40 40 1 1 P I
X 3 3 -64 0 100 R 40 40 1 1 P I
X 4 4 128 0 100 L 40 40 1 1 P I
X 5 5 -64 -64 100 R 40 40 1 1 P I
X 6 6 128 -64 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: VCC
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_VCC P+ 0 1 N N 1 L N
# Gate Name: VCC
# Symbol Name: VCC
F0 "P+" 0 0 50 V V L B
F1 "VCC" -86 -64 50 V V L B
DRAW
P 2 1 0 0 32 -48 0 0 N
P 2 1 0 0 0 0 -32 -48 N
X VCC ~ 0 -64 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: GND
# Dev Prefix: SUPPLY
# Gate count = 1
#
DEF SUPPLY_GND SUPPLY 0 1 N N 1 L N
# Gate Name: GND
# Symbol Name: GND
F0 "SUPPLY" 0 0 50 H V L B
F1 "GND" -48 -80 50 H V L B
DRAW
P 2 1 0 0 -32 0 32 0 N
P 2 1 0 0 32 0 0 -32 N
P 2 1 0 0 0 -32 -32 0 N
X GND ~ 0 64 100 D 40 40 1 1 w 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: MOLEX-47346-0001
# Dev Prefix: USB
# Gate count = 1
#
DEF USB_MOLEX-47346-0001 USB 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: MINI-USB
F0 "USB" -64 288 50 V V L B
F1 "MOLEX-47346-0001" 234 -192 50 V V L B
F2 "usb_con-update-MOLEX-47364-0001" 0 150 50 H I C C
DRAW
P 2 1 0 0 -64 160 -64 -160 N
A -32 -160 32 -1799 -901 1 1 0 N -64 -160 -32 -192
P 2 1 0 0 -32 -192 0 -192 N
A 0 -224 32 -3230 -2701 1 1 0 N 25 -204 0 -192
A 64 -176 48 -1430 -901 1 1 0 N 25 -204 64 -224
P 2 1 0 0 64 -224 128 -224 N
A 128 -192 32 -899 -1 1 1 0 N 128 -224 160 -192
P 2 1 0 0 160 -192 160 192 N
A -32 160 32 -2699 -1801 1 1 0 N -32 192 -64 160
P 2 1 0 0 -32 192 0 192 N
A 0 224 32 -898 -369 1 1 0 N 0 192 25 204
A 64 176 48 -2698 -2169 1 1 0 N 64 224 25 204
P 2 1 0 0 64 224 128 224 N
A 128 192 32 -3599 -2701 1 1 0 N 160 192 128 224
P 2 1 0 0 0 128 0 -128 N
P 2 1 0 0 0 -128 32 -160 N
P 2 1 0 0 32 -160 96 -160 N
P 2 1 0 0 96 -160 96 160 N
P 2 1 0 0 96 160 32 160 N
P 2 1 0 0 32 160 0 128 N
P 2 1 0 0 -64 256 192 256 N
P 2 1 0 0 192 256 192 -256 N
P 2 1 0 0 192 -256 -64 -256 N
X 1 1 -128 128 300 R 40 40 1 1 I 
X 2 2 -128 64 300 R 40 40 1 1 I 
X 3 3 -128 0 300 R 40 40 1 1 I 
X 4 4 -128 -64 300 R 40 40 1 1 I 
X 5 5 -128 -128 300 R 40 40 1 1 I 
X GND1 GND1 -32 -320 100 U 40 40 1 1 B 
X GND2 GND2 32 -320 100 U 40 40 1 1 B 
X GND3 GND3 96 -320 100 U 40 40 1 1 B 
X GND4 GND4 160 -320 100 U 40 40 1 1 B 
ENDDRAW
ENDDEF
#End Library
