# Michael Crandall
**Electrical Engineering Student @ University of Maryland**  
Passionate about embedded systems, circuit design, and automation.

---

## Projects
### Verilator ALU Simulation 
- **Description** Designed, simulated, and tested a simple Arithmetic Logic Unit (ALU) using Verilog, Verilator, GTKWave, and VSCode. This project includes a Verilog ALU module, a C++ simulation harness, input test vectors, and waveform output for verification. It can serve as a example of hardware description, digital logic design and simulation workflows.
- **Key Achievments:**
  - Verified ALU functionality across multiple operations using test vectors.  
  - Integrated C++ simulation with Verilog modules for automated testing.  
  - Produced readable `.vcd` waveform files for debugging and analysis.
- **Skills & Technologies:** Verilog, Verilator, C++, GTKWave, Digital Logic Design, Hardware Simulation, Debugging, Version Control (GitHub)
[View project files on GitHub](https://github.com/hiitsmike1/michaelcrandall.github.io/tree/main/alu_verilator)

---

## Skills
- Programming: C#, Python, Java, C++, HTML
- Digital Design & Hardware Simulation (Verilog, Verilator)
- Waveform Analysis (GTKWave)
- Version Control (GitHub)
- Debugging & Verification
  
---

## Contact
- **Email:** [mcrandall0703@gmail.com](mailto:mcrandall0703@gmail.com)
- **LinkedIn:** [linkedin.com/in/michael-crandall-236474242](https://www.linkedin.com/in/michael-crandall-236474242)
- **GitHub:** [github.com/hiitsmike1](https://github.com/hiitsmike1) 
