<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\M_Tool\ISE_14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml M_Dvi.twx M_Dvi.ncd -o M_Dvi.twr M_Dvi.pcf

</twCmdLine><twDesign>M_Dvi.ncd</twDesign><twDesignPath>M_Dvi.ncd</twDesignPath><twPCF>M_Dvi.pcf</twPCF><twPcfPath>M_Dvi.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CpSl_Clk_i = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_i&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CpSl_Clk_i = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_i&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" logResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="U_M_ClkPll_0/clkin1"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" logResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="U_M_ClkPll_0/clkin1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.929" period="10.000" constraintValue="10.000" deviceLimit="1.071" freqLimit="933.707" physResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" logResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="U_M_ClkPll_0/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_HDMI_in_DVI0_CLK = PERIOD TIMEGRP &quot;TNM_HDMI_in_DVI0_CLK&quot; 165 MHz HIGH 50%;</twConstName><twItemCnt>14325</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11293</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.026</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAMB36_X0Y57.WEBWEL3), 2 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.076</twTotPathDel><twClkSkew dest = "1.305" src = "1.220">-0.085</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y170.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X84Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y170.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y170.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_1</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y57.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>1032</twFanCnt><twDelInfo twEdge="twRising">4.937</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y57.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>5.301</twRouteDel><twTotDel>6.076</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">PrSl_Dvi0Clk_s_BUFG</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR</twSrc><twDest BELType="RAM">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.068</twTotPathDel><twClkSkew dest = "1.305" src = "1.220">-0.085</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR</twSrc><twDest BELType='RAM'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y170.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X87Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y170.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y170.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_1</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y57.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>1032</twFanCnt><twDelInfo twEdge="twRising">4.937</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y57.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>5.291</twRouteDel><twTotDel>6.068</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">PrSl_Dvi0Clk_s_BUFG</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAMB36_X0Y57.WEBWEU0), 2 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.076</twTotPathDel><twClkSkew dest = "1.305" src = "1.220">-0.085</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y170.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X84Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y170.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y170.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_1</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y57.WEBWEU0</twSite><twDelType>net</twDelType><twFanCnt>1032</twFanCnt><twDelInfo twEdge="twRising">4.937</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y57.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>5.301</twRouteDel><twTotDel>6.076</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">PrSl_Dvi0Clk_s_BUFG</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR</twSrc><twDest BELType="RAM">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.068</twTotPathDel><twClkSkew dest = "1.305" src = "1.220">-0.085</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR</twSrc><twDest BELType='RAM'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y170.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X87Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y170.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y170.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_1</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y57.WEBWEU0</twSite><twDelType>net</twDelType><twFanCnt>1032</twFanCnt><twDelInfo twEdge="twRising">4.937</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y57.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>5.291</twRouteDel><twTotDel>6.068</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">PrSl_Dvi0Clk_s_BUFG</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 (RAMB36_X2Y60.WEBWEL0), 2 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.133</twTotPathDel><twClkSkew dest = "1.363" src = "1.220">-0.143</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y170.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X84Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y170.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y170.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_1</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y60.WEBWEL0</twSite><twDelType>net</twDelType><twFanCnt>1032</twFanCnt><twDelInfo twEdge="twRising">4.994</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y60.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>5.358</twRouteDel><twTotDel>6.133</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">PrSl_Dvi0Clk_s_BUFG</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.043</twSlack><twSrc BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR</twSrc><twDest BELType="RAM">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.125</twTotPathDel><twClkSkew dest = "1.363" src = "1.220">-0.143</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR</twSrc><twDest BELType='RAM'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y170.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X87Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y170.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y170.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_1</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y60.WEBWEL0</twSite><twDelType>net</twDelType><twFanCnt>1032</twFanCnt><twDelInfo twEdge="twRising">4.994</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y60.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>5.348</twRouteDel><twTotDel>6.125</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">PrSl_Dvi0Clk_s_BUFG</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_HDMI_in_DVI0_CLK = PERIOD TIMEGRP &quot;TNM_HDMI_in_DVI0_CLK&quot; 165 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (SLICE_X81Y171.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ</twSrc><twDest BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.662" src = "0.468">-0.194</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ</twSrc><twDest BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y171.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X79Y171.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.107</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y171.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y171.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iCAPTURE</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twBEL></twPathDel><twLogDel>0.050</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAMB36_X3Y41.DIBDI0), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.086</twTotPathDel><twClkSkew dest = "0.643" src = "0.560">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y204.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X94Y204.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iDATA&lt;35&gt;</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y41.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iDATA&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y41.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>0.086</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twDestClk><twPctLog>-369.8</twPctLog><twPctRoute>469.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAMB36_X3Y41.DIBDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.086</twTotPathDel><twClkSkew dest = "0.643" src = "0.560">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y204.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X94Y204.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iDATA&lt;35&gt;</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y41.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/iDATA&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y41.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>0.086</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi0Clk_s_BUFG</twDestClk><twPctLog>-369.8</twPctLog><twPctRoute>469.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_HDMI_in_DVI0_CLK = PERIOD TIMEGRP &quot;TNM_HDMI_in_DVI0_CLK&quot; 165 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Trper_CLKB" slack="4.221" period="6.060" constraintValue="6.060" deviceLimit="1.839" freqLimit="543.774" physResource="U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X0Y38.CLKBWRCLKL" clockNet="PrSl_Dvi0Clk_s_BUFG"/><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="4.221" period="6.060" constraintValue="6.060" deviceLimit="1.839" freqLimit="543.774" physResource="U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36/CLKBWRCLKU" logResource="U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36/CLKBWRCLKU" locationPin="RAMB36_X0Y38.CLKBWRCLKU" clockNet="PrSl_Dvi0Clk_s_BUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKB" slack="4.221" period="6.060" constraintValue="6.060" deviceLimit="1.839" freqLimit="543.774" physResource="U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="U_M_Dvi_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X1Y47.CLKBWRCLKL" clockNet="PrSl_Dvi0Clk_s_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_HDMI_in_DVI1_CLK = PERIOD TIMEGRP &quot;TNM_HDMI_in_DVI1_CLK&quot; 165 MHz HIGH 50%;</twConstName><twItemCnt>206</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.679</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSv_Dvi1DeCnt_s_4 (SLICE_X59Y162.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.381</twSlack><twSrc BELType="FF">PrSl_Dvi1DeDly1_s</twSrc><twDest BELType="FF">PrSv_Dvi1DeCnt_s_4</twDest><twTotPathDel>3.285</twTotPathDel><twClkSkew dest = "1.089" src = "1.448">0.359</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSl_Dvi1DeDly1_s</twSrc><twDest BELType='FF'>PrSv_Dvi1DeCnt_s_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi1Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y256.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>PrSl_Dvi1DeDly1_s</twComp><twBEL>PrSl_Dvi1DeDly1_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y162.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>PrSl_Dvi1DeDly1_s</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y162.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;0&gt;</twComp><twBEL>Mmux_GND_6_o_PrSv_Dvi1DeCnt_s[10]_mux_48_OUT6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y162.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>N23</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y162.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;0&gt;</twComp><twBEL>Mmux_GND_6_o_PrSv_Dvi1DeCnt_s[10]_mux_48_OUT6</twBEL><twBEL>PrSv_Dvi1DeCnt_s_4</twBEL></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>3.285</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">PrSl_Dvi1Clk_s_BUFG</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSv_Dvi1DeCnt_s_0 (SLICE_X59Y162.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.622</twSlack><twSrc BELType="FF">PrSl_Dvi1DeDly1_s</twSrc><twDest BELType="FF">PrSv_Dvi1DeCnt_s_0</twDest><twTotPathDel>3.044</twTotPathDel><twClkSkew dest = "1.089" src = "1.448">0.359</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSl_Dvi1DeDly1_s</twSrc><twDest BELType='FF'>PrSv_Dvi1DeCnt_s_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi1Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y256.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>PrSl_Dvi1DeDly1_s</twComp><twBEL>PrSl_Dvi1DeDly1_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y162.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>PrSl_Dvi1DeDly1_s</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y162.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;0&gt;</twComp><twBEL>Mmux_GND_6_o_PrSv_Dvi1DeCnt_s[10]_mux_48_OUT12</twBEL><twBEL>PrSv_Dvi1DeCnt_s_0</twBEL></twPathDel><twLogDel>0.233</twLogDel><twRouteDel>2.811</twRouteDel><twTotDel>3.044</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">PrSl_Dvi1Clk_s_BUFG</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSv_Dvi1DeCnt_s_1 (SLICE_X59Y162.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.634</twSlack><twSrc BELType="FF">PrSl_Dvi1DeDly1_s</twSrc><twDest BELType="FF">PrSv_Dvi1DeCnt_s_1</twDest><twTotPathDel>3.032</twTotPathDel><twClkSkew dest = "1.089" src = "1.448">0.359</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSl_Dvi1DeDly1_s</twSrc><twDest BELType='FF'>PrSv_Dvi1DeCnt_s_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi1Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y256.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>PrSl_Dvi1DeDly1_s</twComp><twBEL>PrSl_Dvi1DeDly1_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>PrSl_Dvi1DeDly1_s</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y162.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;0&gt;</twComp><twBEL>Mmux_GND_6_o_PrSv_Dvi1DeCnt_s[10]_mux_48_OUT31</twBEL><twBEL>PrSv_Dvi1DeCnt_s_1</twBEL></twPathDel><twLogDel>0.233</twLogDel><twRouteDel>2.799</twRouteDel><twTotDel>3.032</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">PrSl_Dvi1Clk_s_BUFG</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_HDMI_in_DVI1_CLK = PERIOD TIMEGRP &quot;TNM_HDMI_in_DVI1_CLK&quot; 165 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSv_Dvi1DeCnt_s_5 (SLICE_X58Y162.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">PrSv_Dvi1DeCnt_s_4</twSrc><twDest BELType="FF">PrSv_Dvi1DeCnt_s_5</twDest><twTotPathDel>0.124</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PrSv_Dvi1DeCnt_s_4</twSrc><twDest BELType='FF'>PrSv_Dvi1DeCnt_s_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y162.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi1Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X59Y162.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.107</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;0&gt;</twComp><twBEL>PrSv_Dvi1DeCnt_s_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.082</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y162.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.065</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;6&gt;</twComp><twBEL>Mmux_GND_6_o_PrSv_Dvi1DeCnt_s[10]_mux_48_OUT7</twBEL><twBEL>PrSv_Dvi1DeCnt_s_5</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.082</twRouteDel><twTotDel>0.124</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi1Clk_s_BUFG</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSv_Dvi1DeCnt_s_3 (SLICE_X59Y162.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="FF">PrSv_Dvi1DeCnt_s_2</twSrc><twDest BELType="FF">PrSv_Dvi1DeCnt_s_3</twDest><twTotPathDel>0.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PrSv_Dvi1DeCnt_s_2</twSrc><twDest BELType='FF'>PrSv_Dvi1DeCnt_s_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y162.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi1Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X59Y162.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;0&gt;</twComp><twBEL>PrSv_Dvi1DeCnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.082</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y162.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>PrSv_Dvi1DeCnt_s&lt;0&gt;</twComp><twBEL>Mmux_GND_6_o_PrSv_Dvi1DeCnt_s[10]_mux_48_OUT51</twBEL><twBEL>PrSv_Dvi1DeCnt_s_3</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.082</twRouteDel><twTotDel>0.178</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi1Clk_s_BUFG</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSv_Dvi1VsyncCnt_s_5 (SLICE_X36Y158.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="FF">PrSv_Dvi1VsyncCnt_s_3</twSrc><twDest BELType="FF">PrSv_Dvi1VsyncCnt_s_5</twDest><twTotPathDel>0.195</twTotPathDel><twClkSkew dest = "0.078" src = "0.064">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PrSv_Dvi1VsyncCnt_s_3</twSrc><twDest BELType='FF'>PrSv_Dvi1VsyncCnt_s_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y159.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi1Clk_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X37Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.107</twDelInfo><twComp>PrSv_Dvi1VsyncCnt_s&lt;4&gt;</twComp><twBEL>PrSv_Dvi1VsyncCnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y158.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>PrSv_Dvi1VsyncCnt_s&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y158.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>PrSv_Dvi1VsyncCnt_s&lt;7&gt;</twComp><twBEL>Mmux_GND_6_o_GND_6_o_mux_58_OUT6</twBEL><twBEL>PrSv_Dvi1VsyncCnt_s_5</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.195</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.030">PrSl_Dvi1Clk_s_BUFG</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="46"><twPinLimitBanner>Component Switching Limit Checks: TS_HDMI_in_DVI1_CLK = PERIOD TIMEGRP &quot;TNM_HDMI_in_DVI1_CLK&quot; 165 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="47" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="4.651" period="6.060" constraintValue="6.060" deviceLimit="1.409" freqLimit="709.723" physResource="PrSl_Dvi1Clk_s_BUFG/I0" logResource="PrSl_Dvi1Clk_s_BUFG/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="PrSl_Dvi1Clk_s"/><twPinLimit anchorID="48" type="MINHIGHPULSE" name="Trpw" slack="5.260" period="6.060" constraintValue="3.030" deviceLimit="0.400" physResource="PrSl_Dvi1RDly1_s&lt;5&gt;/SR" logResource="PrSl_Dvi1RDly1_s_4/SR" locationPin="SLICE_X11Y231.SR" clockNet="PrSl_Locked_s_inv"/><twPinLimit anchorID="49" type="MINHIGHPULSE" name="Trpw" slack="5.260" period="6.060" constraintValue="3.030" deviceLimit="0.400" physResource="PrSl_Dvi1RDly1_s&lt;5&gt;/SR" logResource="PrSl_Dvi1RDly1_s_5/SR" locationPin="SLICE_X11Y231.SR" clockNet="PrSl_Locked_s_inv"/></twPinLimitRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout0&quot; TS_CpSl_Clk_i         HIGH 50%;</twConstName><twItemCnt>1304</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>98</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.069</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSl_FallFlage_s (SLICE_X39Y161.A1), 27 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.931</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_10</twSrc><twDest BELType="FF">PrSl_FallFlage_s</twDest><twTotPathDel>2.699</twTotPathDel><twClkSkew dest = "1.045" src = "1.341">0.296</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_10</twSrc><twDest BELType='FF'>PrSl_FallFlage_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrSv_1sCnt_s&lt;12&gt;</twComp><twBEL>PrSv_1sCnt_s_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y134.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>PrSv_1sCnt_s&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSv_1sCnt_s&lt;26&gt;</twComp><twBEL>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y161.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y161.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PrSl_FallFlage_s</twComp><twBEL>PrSl_FallFlage_s_rstpot</twBEL><twBEL>PrSl_FallFlage_s</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.345</twRouteDel><twTotDel>2.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.014</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_12</twSrc><twDest BELType="FF">PrSl_FallFlage_s</twDest><twTotPathDel>2.616</twTotPathDel><twClkSkew dest = "1.045" src = "1.341">0.296</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_12</twSrc><twDest BELType='FF'>PrSl_FallFlage_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrSv_1sCnt_s&lt;12&gt;</twComp><twBEL>PrSv_1sCnt_s_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y134.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>PrSv_1sCnt_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSv_1sCnt_s&lt;26&gt;</twComp><twBEL>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y161.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y161.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PrSl_FallFlage_s</twComp><twBEL>PrSl_FallFlage_s_rstpot</twBEL><twBEL>PrSl_FallFlage_s</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.262</twRouteDel><twTotDel>2.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.039</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_3</twSrc><twDest BELType="FF">PrSl_FallFlage_s</twDest><twTotPathDel>2.592</twTotPathDel><twClkSkew dest = "1.045" src = "1.340">0.295</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_3</twSrc><twDest BELType='FF'>PrSl_FallFlage_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y130.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>PrSv_1sCnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y132.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>PrSv_1sCnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0215_inv1</twComp><twBEL>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y130.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>N41</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y161.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y161.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PrSl_FallFlage_s</twComp><twBEL>PrSl_FallFlage_s_rstpot</twBEL><twBEL>PrSl_FallFlage_s</twBEL></twPathDel><twLogDel>0.412</twLogDel><twRouteDel>2.180</twRouteDel><twTotDel>2.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSl_HpdSi1161_s (SLICE_X20Y129.D1), 15 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.734</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_10</twSrc><twDest BELType="FF">PrSl_HpdSi1161_s</twDest><twTotPathDel>2.168</twTotPathDel><twClkSkew dest = "0.097" src = "0.121">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_10</twSrc><twDest BELType='FF'>PrSl_HpdSi1161_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrSv_1sCnt_s&lt;12&gt;</twComp><twBEL>PrSv_1sCnt_s_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y134.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>PrSv_1sCnt_s&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSv_1sCnt_s&lt;26&gt;</twComp><twBEL>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y132.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSl_RisFlage_s</twComp><twBEL>PrSl_HpdSi1161_s_PWR_6_o_MUX_34_o&lt;27&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>PrSl_HpdSi1161_s_PWR_6_o_MUX_34_o&lt;27&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y129.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>PrSl_HpdSi1161_s</twComp><twBEL>PrSl_HpdSi1161_s_rstpot</twBEL><twBEL>PrSl_HpdSi1161_s</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>2.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.817</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_12</twSrc><twDest BELType="FF">PrSl_HpdSi1161_s</twDest><twTotPathDel>2.085</twTotPathDel><twClkSkew dest = "0.097" src = "0.121">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_12</twSrc><twDest BELType='FF'>PrSl_HpdSi1161_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrSv_1sCnt_s&lt;12&gt;</twComp><twBEL>PrSv_1sCnt_s_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y134.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>PrSv_1sCnt_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSv_1sCnt_s&lt;26&gt;</twComp><twBEL>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y132.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSl_RisFlage_s</twComp><twBEL>PrSl_HpdSi1161_s_PWR_6_o_MUX_34_o&lt;27&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>PrSl_HpdSi1161_s_PWR_6_o_MUX_34_o&lt;27&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y129.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>PrSl_HpdSi1161_s</twComp><twBEL>PrSl_HpdSi1161_s_rstpot</twBEL><twBEL>PrSl_HpdSi1161_s</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.763</twRouteDel><twTotDel>2.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.846</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_27</twSrc><twDest BELType="FF">PrSl_HpdSi1161_s</twDest><twTotPathDel>2.053</twTotPathDel><twClkSkew dest = "0.097" src = "0.124">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_27</twSrc><twDest BELType='FF'>PrSl_HpdSi1161_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y134.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>PrSv_1sCnt_s&lt;26&gt;</twComp><twBEL>PrSv_1sCnt_s_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y134.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>PrSv_1sCnt_s&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSv_1sCnt_s&lt;26&gt;</twComp><twBEL>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y132.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>PrSl_FallFlage_s_PWR_6_o_MUX_32_o&lt;27&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PrSl_RisFlage_s</twComp><twBEL>PrSl_HpdSi1161_s_PWR_6_o_MUX_34_o&lt;27&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>PrSl_HpdSi1161_s_PWR_6_o_MUX_34_o&lt;27&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y129.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>PrSl_HpdSi1161_s</twComp><twBEL>PrSl_HpdSi1161_s_rstpot</twBEL><twBEL>PrSl_HpdSi1161_s</twBEL></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.673</twRouteDel><twTotDel>2.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSv_1sCnt_s_25 (SLICE_X20Y134.B2), 26 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.795</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_1</twSrc><twDest BELType="FF">PrSv_1sCnt_s_25</twDest><twTotPathDel>2.112</twTotPathDel><twClkSkew dest = "0.101" src = "0.120">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_1</twSrc><twDest BELType='FF'>PrSv_1sCnt_s_25</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X20Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y130.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>PrSv_1sCnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>PrSv_1sCnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y129.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;3&gt;</twComp><twBEL>PrSv_1sCnt_s&lt;1&gt;_rt</twBEL><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;7&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;11&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;15&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;19&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;23&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y135.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Result&lt;27&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y134.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Result&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.035</twDelInfo><twComp>PrSv_1sCnt_s&lt;26&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_eqn_251</twBEL><twBEL>PrSv_1sCnt_s_25</twBEL></twPathDel><twLogDel>1.105</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>2.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.906</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_0</twSrc><twDest BELType="FF">PrSv_1sCnt_s_25</twDest><twTotPathDel>2.001</twTotPathDel><twClkSkew dest = "0.101" src = "0.120">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_0</twSrc><twDest BELType='FF'>PrSv_1sCnt_s_25</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X20Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>PrSv_1sCnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y129.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>PrSv_1sCnt_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y129.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;3&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;7&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;11&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;15&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;19&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;23&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y135.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Result&lt;27&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y134.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Result&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.035</twDelInfo><twComp>PrSv_1sCnt_s&lt;26&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_eqn_251</twBEL><twBEL>PrSv_1sCnt_s_25</twBEL></twPathDel><twLogDel>1.037</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>2.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.915</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_3</twSrc><twDest BELType="FF">PrSv_1sCnt_s_25</twDest><twTotPathDel>1.992</twTotPathDel><twClkSkew dest = "0.101" src = "0.120">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_3</twSrc><twDest BELType='FF'>PrSv_1sCnt_s_25</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X20Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y130.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>PrSv_1sCnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>PrSv_1sCnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;3&gt;</twComp><twBEL>PrSv_1sCnt_s&lt;3&gt;_rt</twBEL><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;7&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;11&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;15&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;19&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;23&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_PrSv_1sCnt_s_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y135.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Result&lt;27&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y134.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Result&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.035</twDelInfo><twComp>PrSv_1sCnt_s&lt;26&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_eqn_251</twBEL><twBEL>PrSv_1sCnt_s_25</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>0.963</twRouteDel><twTotDel>1.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout0&quot; TS_CpSl_Clk_i
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSl_HpdSi1161_s (SLICE_X20Y129.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="FF">PrSl_HpdSi1161_s</twSrc><twDest BELType="FF">PrSl_HpdSi1161_s</twDest><twTotPathDel>0.205</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PrSl_HpdSi1161_s</twSrc><twDest BELType='FF'>PrSl_HpdSi1161_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>PrSl_HpdSi1161_s</twComp><twBEL>PrSl_HpdSi1161_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y129.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>PrSl_HpdSi1161_s</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y129.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>PrSl_HpdSi1161_s</twComp><twBEL>PrSl_HpdSi1161_s_rstpot</twBEL><twBEL>PrSl_HpdSi1161_s</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSv_1sCnt_s_3 (SLICE_X20Y130.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.207</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_1</twSrc><twDest BELType="FF">PrSv_1sCnt_s_3</twDest><twTotPathDel>0.207</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_1</twSrc><twDest BELType='FF'>PrSv_1sCnt_s_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y130.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.145</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>PrSv_1sCnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y130.C5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>PrSv_1sCnt_s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.067</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_eqn_31</twBEL><twBEL>PrSv_1sCnt_s_3</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PrSv_1sCnt_s_5 (SLICE_X20Y130.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.207</twSlack><twSrc BELType="FF">PrSv_1sCnt_s_1</twSrc><twDest BELType="FF">PrSv_1sCnt_s_5</twDest><twTotPathDel>0.207</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PrSv_1sCnt_s_1</twSrc><twDest BELType='FF'>PrSv_1sCnt_s_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twSrcClk><twPathDel><twSite>SLICE_X20Y130.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.145</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>PrSv_1sCnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>PrSv_1sCnt_s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>PrSv_1sCnt_s&lt;4&gt;</twComp><twBEL>Mcount_PrSv_1sCnt_s_eqn_51</twBEL><twBEL>PrSv_1sCnt_s_5</twBEL></twPathDel><twLogDel>0.079</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PrSl_100MClk_s</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="75"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout0&quot; TS_CpSl_Clk_i
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="76" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.591" period="10.000" constraintValue="10.000" deviceLimit="1.409" freqLimit="709.723" physResource="U_M_ClkPll_0/clkout1_buf/I0" logResource="U_M_ClkPll_0/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U_M_ClkPll_0/clkout0"/><twPinLimit anchorID="77" type="MINHIGHPULSE" name="Trpw" slack="9.200" period="10.000" constraintValue="5.000" deviceLimit="0.400" physResource="PrSl_HpdSi1161_s/SR" logResource="PrSl_HpdSi1161_s/SR" locationPin="SLICE_X20Y129.SR" clockNet="PrSl_Locked_s_inv"/><twPinLimit anchorID="78" type="MINLOWPULSE" name="Tcl" slack="9.200" period="10.000" constraintValue="5.000" deviceLimit="0.400" physResource="PrSv_1sCnt_s&lt;4&gt;/CLK" logResource="PrSv_1sCnt_s_1/CK" locationPin="SLICE_X20Y130.CLK" clockNet="PrSl_100MClk_s"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="79"><twConstRollup name="TS_CpSl_Clk_i" fullName="TS_CpSl_Clk_i = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_i&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="3.069" errors="0" errorRollup="0" items="0" itemsRollup="1304"/><twConstRollup name="TS_U_M_ClkPll_0_clkout0" fullName="TS_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout0&quot; TS_CpSl_Clk_i         HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.069" actualRollup="N/A" errors="0" errorRollup="0" items="1304" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="80">0</twUnmetConstCnt><twDataSheet anchorID="81" twNameLen="16"><twClk2SUList anchorID="82" twDestWidth="10"><twDest>CpSl_Clk_i</twDest><twClk2SU><twSrc>CpSl_Clk_i</twSrc><twRiseRise>3.069</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="83" twDestWidth="16"><twDest>HDMI_in_DVI0_CLK</twDest><twClk2SU><twSrc>HDMI_in_DVI0_CLK</twSrc><twFallFall>6.026</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="84" twDestWidth="16"><twDest>HDMI_in_DVI1_CLK</twDest><twClk2SU><twSrc>HDMI_in_DVI1_CLK</twSrc><twFallFall>3.679</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="85"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>15835</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>12604</twConnCnt></twConstCov><twStats anchorID="86"><twMinPer>6.026</twMinPer><twFootnote number="1" /><twMaxFreq>165.948</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Dec 03 22:09:50 2018 </twTimestamp></twFoot><twClientInfo anchorID="87"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 5311 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
