0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab8/exp_1/exp_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_1/exp_1.srcs/sources_1/new/global.v,1651042049,verilog,,,,,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_1/exp_1.srcs/sources_1/new/symbol_to_7segment.v,1651136572,verilog,,D:/data/logic_design_lab/labs/lab8/exp_1/exp_1.srcs/sources_1/new/symbol_to_7segment_tb.v,D:/data/logic_design_lab/labs/lab8/exp_1/exp_1.srcs/sources_1/new/global.v,symbol_to_7segment,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_1/exp_1.srcs/sources_1/new/symbol_to_7segment_tb.v,1652169023,verilog,,,,symbol_to_7segment_tb,,,,,,,,
