=============================================================================
Filelist generated by IPexpress    01/25/2021    16:50:13          
Filename: SDI_IP_filelist.log                                         
Copyright(c) 2007 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2 
-----------------------------------------------------------------------------
  SDI_IP.lpc
      : IP ispLEVER LPC File
  SDI_IP.ngo
      : IP ispLEVER Database File
  SDI_IP_bb.v
      : IP Verilog Blackbox Module
  SDI_IP_inst.v
      : IP Verilog Instantiation Template
  SDI_IP_beh.v
      : IP Verilog Behavioral Sim Model
  SDI_IP_gen.log
      : IP Status Log
  SDI_IP_generate.log
      : IP Generate Log

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
Testbench files common to all Tri-rate SDI PHY configurations
    ../sdi_eval/testbench/sdi_tb.v 
 
Models common to all Tri-rate SDI PHY configurations 
    ../sdi_eval/models/ecp3 
 
Evaluation source files specific to SDI_IP configuration
    ../sdi_eval/SDI_IP/src/rtl/top/ecp3 
    ../sdi_eval/SDI_IP/src/rtl/templates/ecp3 
    ../sdi_eval/SDI_IP/src/params 
    ../sdi_eval/SDI_IP/src/beh_rtl/ecp3 
 
Simulation files specific to SDI_IP configuration
    ../sdi_eval/SDI_IP/sim/modelsim 
 
Implementation files specific to SDI_IP configuration
    ../sdi_eval/SDI_IP/impl 

