$date
	Sat May 13 19:05:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! zero_flag $end
$var wire 32 " result [31:0] $end
$var reg 3 # alu_control [2:0] $end
$var reg 1 $ clk $end
$var reg 32 % in1 [31:0] $end
$var reg 32 & in2 [31:0] $end
$scope module uut $end
$var wire 3 ' alu_control [2:0] $end
$var wire 1 $ clk $end
$var wire 32 ( in1 [31:0] $end
$var wire 32 ) in2 [31:0] $end
$var reg 32 * result [31:0] $end
$var reg 1 ! zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
bx %
0$
bx #
bx "
x!
$end
#5000
0!
1$
#10000
0$
b0 #
b0 '
b11 &
b11 )
b10 %
b10 (
#15000
b10 "
b10 *
1$
#20000
0$
b1 #
b1 '
#25000
b11 "
b11 *
1$
#30000
0$
b10 #
b10 '
#35000
b101 "
b101 *
1$
#40000
0$
b11 #
b11 '
#45000
b11111111111111111111111111111111 "
b11111111111111111111111111111111 *
1$
#50000
0$
b100 #
b100 '
#55000
1!
b0 "
b0 *
1$
#60000
0$
b101 #
b101 '
#65000
0!
bx "
bx *
1$
#70000
0$
b110 #
b110 '
#75000
1$
#80000
0$
