##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for CyMASTER_CLK
		4.5::Critical Path Report for FanController_TACH_CLK_500K
		4.6::Critical Path Report for clock_3
		4.7::Critical Path Report for clock_4
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_2:R vs. FanController_TACH_CLK_500K:R)
		5.4::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (FanController_TACH_CLK_500K:R vs. Clock_2:R)
		5.6::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
		5.7::Critical Path Report for (clock_4:R vs. clock_4:R)
		5.8::Critical Path Report for (clock_3:R vs. clock_3:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. clock_4:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 0.16 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 0.16 MHz    | 
Clock: Clock_1                               | Frequency: 194.77 MHz  | Target: 12.00 MHz   | 
Clock: Clock_2                               | Frequency: 44.09 MHz   | Target: 12.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 53.65 MHz   | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | Frequency: 82.25 MHz   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 24.00 MHz   | 
Clock: FanController_TACH_CLK_500K           | Frequency: 36.78 MHz   | Target: 0.50 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 
Clock: clock_3                               | Frequency: 28.87 MHz   | Target: 0.10 MHz    | 
Clock: clock_4                               | Frequency: 42.62 MHz   | Target: 0.32 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock                Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2                      Clock_1                      41666.7          36532       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                      Clock_2                      83333.3          60651       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                      CyBUS_CLK                    41666.7          33851       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                      FanController_TACH_CLK_500K  41666.7          29508       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    Clock_2                      41666.7          23028       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    CyBUS_CLK                    41666.7          23049       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    clock_4                      41666.7          26698       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K  Clock_2                      41666.7          32697       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K  FanController_TACH_CLK_500K  2e+006           1972812     N/A              N/A         N/A              N/A         N/A              N/A         
clock_3                      clock_3                      1e+007           9965358     N/A              N/A         N/A              N/A         N/A              N/A         
clock_4                      clock_4                      3.125e+006       3101534     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase               
-------------  ------------  -----------------------------  
tach_1(0)_PAD  15948         FanController_TACH_CLK_500K:R  


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
P0_1(0)_PAD   25048         clock_3:R         
pwm_1(0)_PAD  23152         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 194.77 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \EOC_SR:sts:sts_reg\/status_0
Capture Clock  : \EOC_SR:sts:sts_reg\/clock
Path slack     : 36532p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_2 Clock_1)   41667
- Setup time                                                               -1570
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                      macrocell5    1250   1250  36532  RISE       1
\EOC_SR:sts:sts_reg\/status_0  statuscell1   2314   3564  36532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EOC_SR:sts:sts_reg\/clock                                 statuscell1         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 44.09 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 60651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell3   2602   7882  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell3   9710  17592  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell4      0  17592  60651  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 53.65 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : 23028p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15129
-------------------------------------   ----- 
End-of-path arrival time (ps)           15129
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  23028  RISE       1
Net_947/main_0                      macrocell5    6129  15129  23028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell5          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 82.25 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u1\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 29508p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10058
-------------------------------------   ----- 
End-of-path arrival time (ps)           10058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  29508  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clk_en      datapathcell6   7478  10058  29508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for FanController_TACH_CLK_500K
*********************************************************
Clock: FanController_TACH_CLK_500K
Frequency: 36.78 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1972812p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23678
-------------------------------------   ----- 
End-of-path arrival time (ps)           23678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell28     1250   1250  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4861   6111  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20651  1972812  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell28     3027  23678  1972812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for clock_3
*************************************
Clock: clock_3
Frequency: 28.87 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9965358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29552
-------------------------------------   ----- 
End-of-path arrival time (ps)           29552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    5082  13222  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22932  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22932  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3310  26242  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  26242  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell10   3310  29552  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell11      0  29552  9965358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for clock_4
*************************************
Clock: clock_4
Frequency: 42.62 MHz | Target: 0.32 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3101534p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                 3119910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18376
-------------------------------------   ----- 
End-of-path arrival time (ps)           18376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3386   8666  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18376  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18376  3101534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \EOC_SR:sts:sts_reg\/status_0
Capture Clock  : \EOC_SR:sts:sts_reg\/clock
Path slack     : 36532p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_2 Clock_1)   41667
- Setup time                                                               -1570
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                      macrocell5    1250   1250  36532  RISE       1
\EOC_SR:sts:sts_reg\/status_0  statuscell1   2314   3564  36532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EOC_SR:sts:sts_reg\/clock                                 statuscell1         0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 60651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell3   2602   7882  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell3   9710  17592  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell4      0  17592  60651  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. FanController_TACH_CLK_500K:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u1\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 29508p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10058
-------------------------------------   ----- 
End-of-path arrival time (ps)           10058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  29508  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clk_en      datapathcell6   7478  10058  29508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 33851p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q             macrocell19   1250   1250  33851  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_1  macrocell16   3056   4306  33851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell16         0      0  RISE       1


5.5::Critical Path Report for (FanController_TACH_CLK_500K:R vs. Clock_2:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:StallError_LSB\/status_0
Capture Clock  : \FanController:B_FanCtrl:StallError_LSB\/clock
Path slack     : 32697p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between FanController_TACH_CLK_500K Clock_2)   41667
- Setup time                                                                                   -1570
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                       macrocell33   1250   1250  32697  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/status_0  statuscell2   6150   7400  32697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/clock             statuscell2         0      0  RISE       1


5.6::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
***********************************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1972812p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23678
-------------------------------------   ----- 
End-of-path arrival time (ps)           23678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell28     1250   1250  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4861   6111  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20651  1972812  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell28     3027  23678  1972812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1


5.7::Critical Path Report for (clock_4:R vs. clock_4:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3101534p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                 3119910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18376
-------------------------------------   ----- 
End-of-path arrival time (ps)           18376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3386   8666  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18376  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18376  3101534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1


5.8::Critical Path Report for (clock_3:R vs. clock_3:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9965358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29552
-------------------------------------   ----- 
End-of-path arrival time (ps)           29552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    5082  13222  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22932  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22932  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3310  26242  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  26242  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell10   3310  29552  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell11      0  29552  9965358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : 23028p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15129
-------------------------------------   ----- 
End-of-path arrival time (ps)           15129
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  23028  RISE       1
Net_947/main_0                      macrocell5    6129  15129  23028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell5          0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. clock_4:R)
**********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -1930
-----------------------------------------------   ----- 
End-of-path required time (ps)                    39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13039
-------------------------------------   ----- 
End-of-path arrival time (ps)           13039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3         2153   2153  26698  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell6      5212   7365  26698  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell6      3350  10715  26698  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   2324  13039  26698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 23049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15108
-------------------------------------   ----- 
End-of-path arrival time (ps)           15108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout               drqcell1      9000   9000  23049  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_0  macrocell16   6108  15108  23049  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell16         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : 23028p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15129
-------------------------------------   ----- 
End-of-path arrival time (ps)           15129
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  23028  RISE       1
Net_947/main_0                      macrocell5    6129  15129  23028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 23049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15108
-------------------------------------   ----- 
End-of-path arrival time (ps)           15108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout               drqcell1      9000   9000  23049  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_0  macrocell16   6108  15108  23049  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell16         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 23419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout         drqcell1      9000   9000  23028  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_0  macrocell19   5738  14738  23419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -1930
-----------------------------------------------   ----- 
End-of-path required time (ps)                    39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13039
-------------------------------------   ----- 
End-of-path arrival time (ps)           13039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3         2153   2153  26698  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell6      5212   7365  26698  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell6      3350  10715  26698  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   2324  13039  26698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -1930
-----------------------------------------------   ----- 
End-of-path required time (ps)                    39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13005
-------------------------------------   ----- 
End-of-path arrival time (ps)           13005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3         2153   2153  26698  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell6      5212   7365  26698  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell6      3350  10715  26698  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell2   2291  13005  26731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u1\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 29508p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10058
-------------------------------------   ----- 
End-of-path arrival time (ps)           10058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  29508  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clk_en      datapathcell6   7478  10058  29508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_0\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 29508p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10058
-------------------------------------   ----- 
End-of-path arrival time (ps)           10058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:tach_state_0\/clk_en           macrocell28    7478  10058  29508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_1\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 29508p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10058
-------------------------------------   ----- 
End-of-path arrival time (ps)           10058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:tach_state_1\/clk_en           macrocell29    7478  10058  29508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u0\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 29639p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  29508  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clk_en      datapathcell5   7348   9928  29639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:filtered_rising_tach\/clk_en
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 29639p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:filtered_rising_tach\/clk_en   macrocell20    7348   9928  29639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell20         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_2\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 29639p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:tach_state_2\/clk_en           macrocell30    7348   9928  29639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_3\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 29639p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:tach_state_3\/clk_en           macrocell31    7348   9928  29639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6146\/clk_en
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 29639p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:Net_6146\/clk_en                       macrocell32    7348   9928  29639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 30164p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell21    5413   7993  30164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell21         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanCounter\/clk_en
Capture Clock  : \FanController:FanTach:FanCounter\/clock
Path slack     : 30383p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:FanCounter\/clk_en             count7cell     6603   9183  30383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:next_fan\/clk_en
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 30383p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:next_fan\/clk_en               macrocell24    6603   9183  30383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach\/clk_en
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 30383p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:tach\/clk_en                   macrocell27    6603   9183  30383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:drq\/clk_en
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 30383p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:drq\/clk_en                            macrocell35    6603   9183  30383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell35         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_0\/main_0
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 30454p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:tach_state_0\/main_0           macrocell28    5123   7703  30454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/clk_en
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 30514p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  29508  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clk_en   datapathcell7   6473   9053  30514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/clk_en
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 30514p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:gf_dmp_state\/clk_en           macrocell21    6473   9053  30514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell21         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_ld\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 30514p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:glitch_filter_ld\/clk_en       macrocell22    6473   9053  30514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell22         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_state\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 30514p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:glitch_filter_state\/clk_en    macrocell23    6473   9053  30514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6505\/clk_en
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 30514p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:Net_6505\/clk_en                       macrocell34    6473   9053  30514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 30748p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                 iocell3       2153   2153  26698  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_2  macrocell7    5256   7409  30748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell7          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 30748p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3       2153   2153  26698  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_2  macrocell10   5256   7409  30748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:capture_last\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30792p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                iocell3       2153   2153  26698  RISE       1
\Echo_Timer:TimerUDB:capture_last\/main_0  macrocell8    5212   7365  30792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capture_last\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 30792p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3       2153   2153  26698  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_2  macrocell9    5212   7365  30792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:pulse_tc\/clk_en
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 31262p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:pulse_tc\/clk_en               macrocell25    5724   8304  31262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:stall_det\/clk_en
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 31262p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:FanTach:stall_det\/clk_en              macrocell26    5724   8304  31262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6149_0\/clk_en
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 31262p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29508  RISE       1
\FanController:Net_6149_0\/clk_en                     macrocell33    5724   8304  31262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:StallError_LSB\/status_0
Capture Clock  : \FanController:B_FanCtrl:StallError_LSB\/clock
Path slack     : 32697p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between FanController_TACH_CLK_500K Clock_2)   41667
- Setup time                                                                                   -1570
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                       macrocell33   1250   1250  32697  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/status_0  statuscell2   6150   7400  32697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/clock             statuscell2         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_0
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 32873p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between FanController_TACH_CLK_500K Clock_2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                 macrocell33   1250   1250  32697  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_0  macrocell17   4034   5284  32873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:AlertMaskLSB\/control_0
Path End       : \FanController:Net_6149_0\/main_3
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 33251p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertMaskLSB\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:AlertMaskLSB\/control_0  controlcell2   2580   2580  33251  RISE       1
\FanController:Net_6149_0\/main_3                 macrocell33    2326   4906  33251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 33851p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q             macrocell19   1250   1250  33851  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_1  macrocell16   3056   4306  33851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell16         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : Net_947/main_2
Capture Clock  : Net_947/clock_0
Path slack     : 34025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q  macrocell16   1250   1250  34025  RISE       1
Net_947/main_2                              macrocell5    2882   4132  34025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_2
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 34034p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q  macrocell16   1250   1250  34025  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_2   macrocell19   2873   4123  34034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_2
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell16         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q       macrocell16   1250   1250  34037  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_2  macrocell16   2869   4119  34037  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \EOC_SR:sts:sts_reg\/status_0
Capture Clock  : \EOC_SR:sts:sts_reg\/clock
Path slack     : 36532p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_2 Clock_1)   41667
- Setup time                                                               -1570
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                      macrocell5    1250   1250  36532  RISE       1
\EOC_SR:sts:sts_reg\/status_0  statuscell1   2314   3564  36532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EOC_SR:sts:sts_reg\/clock                                 statuscell1         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 60651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell3   2602   7882  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell3   9710  17592  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell4      0  17592  60651  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 63930p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cs_addr_0  datapathcell4   2603   7883  63930  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 63931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell3   2602   7882  63931  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl0
Path End       : Net_357/main_1
Capture Clock  : Net_357/clock_0
Path slack     : 70342p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9482
-------------------------------------   ---- 
End-of-path arrival time (ps)           9482
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl0       datapathcell3   4140   4140  70342  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl0i      datapathcell4      0   4140  70342  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl0_comb  datapathcell4   3040   7180  70342  RISE       1
Net_357/main_1                                                                  macrocell3      2302   9482  70342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_1
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_0
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 70585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_1  controlcell3   2580   2580  70585  RISE       1
\FanController:B_FanCtrl:stall_status\/main_0         macrocell18    2311   4891  70585  RISE       1
\FanController:B_FanCtrl:stall_status\/q              macrocell18    3350   8241  70585  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_0     statusicell2   2938  11179  70585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock             statusicell2        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce0
Path End       : Net_357/main_2
Capture Clock  : Net_357/clock_0
Path slack     : 71018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8805
-------------------------------------   ---- 
End-of-path arrival time (ps)           8805
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce0       datapathcell3   3540   3540  71018  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce0i      datapathcell4      0   3540  71018  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce0_comb  datapathcell4   2960   6500  71018  RISE       1
Net_357/main_2                                                                  macrocell3      2305   8805  71018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : Net_357/main_0
Capture Clock  : Net_357/clock_0
Path slack     : 72747p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  72747  RISE       1
Net_357/main_0                                        macrocell3     4497   7077  72747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:AlertStatusReg\/interrupt
Path End       : \FanController:B_FanCtrl:alert_reg\/main_1
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 73492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock             statusicell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:AlertStatusReg\/interrupt  statusicell2   4030   4030  73492  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_1          macrocell15    2302   6332  73492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 73550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1900
--------------------------------------------   ----- 
End-of-path required time (ps)                 81433

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell3   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell4      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell4   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d0_load  datapathcell4   2603   7883  73550  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 73551p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1900
--------------------------------------------   ----- 
End-of-path required time (ps)                 81433

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell3   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell4      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell4   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d0_load  datapathcell3   2602   7882  73551  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 73670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1780
--------------------------------------------   ----- 
End-of-path required time (ps)                 81553

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell3   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell4      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell4   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d1_load  datapathcell4   2603   7883  73670  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 73671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1780
--------------------------------------------   ----- 
End-of-path required time (ps)                 81553

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell3   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell4      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell4   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d1_load  datapathcell3   2602   7882  73671  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_0
Path End       : \FanController:B_FanCtrl:alert_reg\/main_0
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 74332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_0  controlcell3   2580   2580  74332  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_0            macrocell15    2912   5492  74332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell15         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_3
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 75359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                                   macrocell5    1250   1250  75359  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_3  macrocell15   3215   4465  75359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : Net_947/main_1
Capture Clock  : Net_947/clock_0
Path slack     : 75514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q  macrocell19   1250   1250  75514  RISE       1
Net_947/main_1                        macrocell5    3059   4309  75514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 75639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q       macrocell19   1250   1250  75514  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_1  macrocell19   2935   4185  75639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:alert_reg\/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_2
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:alert_reg\/q       macrocell15   1250   1250  76276  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_2  macrocell15   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1972812p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23678
-------------------------------------   ----- 
End-of-path arrival time (ps)           23678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell28     1250   1250  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4861   6111  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20651  1972812  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell28     3027  23678  1972812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1972824p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23666
-------------------------------------   ----- 
End-of-path arrival time (ps)           23666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell28     1250   1250  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4861   6111  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20651  1972812  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell29     3015  23666  1972824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_2\/main_5
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1972952p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23538
-------------------------------------   ----- 
End-of-path arrival time (ps)           23538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell28     1250   1250  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4861   6111  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20651  1972812  RISE       1
\FanController:FanTach:tach_state_2\/main_5            macrocell30     2887  23538  1972952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/ci
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1979079p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -5100
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15821
-------------------------------------   ----- 
End-of-path arrival time (ps)           15821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell28     1250   1250  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0  datapathcell5   4861   6111  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb     datapathcell5   9710  15821  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci         datapathcell6      0  15821  1979079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1981670p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell28     1250   1250  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_0  datapathcell6   5550   6800  1981670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1982359p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell28     1250   1250  1972812  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0  datapathcell5   4861   6111  1982359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z1_comb
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1982364p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z1_comb    datapathcell7   3820   3820  1982364  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1  datapathcell7   2286   6106  1982364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1982560p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell29     1250   1250  1973013  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1  datapathcell5   4660   5910  1982560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1982949p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell29     1250   1250  1973013  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_1  datapathcell6   4271   5521  1982949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1983121p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell30     1250   1250  1974015  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_2  datapathcell6   4099   5349  1983121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1983464p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q                  macrocell21     1250   1250  1983464  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2  datapathcell7   3756   5006  1983464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1983562p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell30     1250   1250  1974015  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2  datapathcell5   3658   4908  1983562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_ld\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1984918p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_ld\/q              macrocell22     1250   1250  1984918  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0  datapathcell7   2302   3552  1984918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:next_fan\/main_3
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1985340p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q   macrocell28   1250   1250  1972812  RISE       1
\FanController:FanTach:next_fan\/main_3  macrocell24   9900  11150  1985340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:Net_6505\/main_2
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1985341p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell28   1250   1250  1972812  RISE       1
\FanController:Net_6505\/main_2         macrocell34   9899  11149  1985341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:stall_det\/main_2
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1986411p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q    macrocell28   1250   1250  1972812  RISE       1
\FanController:FanTach:stall_det\/main_2  macrocell26   8829  10079  1986411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:pulse_tc\/main_2
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1986998p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9492
-------------------------------------   ---- 
End-of-path arrival time (ps)           9492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q   macrocell28   1250   1250  1972812  RISE       1
\FanController:FanTach:pulse_tc\/main_2  macrocell25   8242   9492  1986998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:stall_det\/main_1
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1987562p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q    macrocell29   1250   1250  1973013  RISE       1
\FanController:FanTach:stall_det\/main_1  macrocell26   7678   8928  1987562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:pulse_tc\/main_1
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1987575p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8915
-------------------------------------   ---- 
End-of-path arrival time (ps)           8915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q   macrocell29   1250   1250  1973013  RISE       1
\FanController:FanTach:pulse_tc\/main_1  macrocell25   7665   8915  1987575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:Net_6505\/main_1
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1987667p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8823
-------------------------------------   ---- 
End-of-path arrival time (ps)           8823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q  macrocell29   1250   1250  1973013  RISE       1
\FanController:Net_6505\/main_1         macrocell34   7573   8823  1987667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:next_fan\/main_2
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1988226p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q   macrocell29   1250   1250  1973013  RISE       1
\FanController:FanTach:next_fan\/main_2  macrocell24   7014   8264  1988226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:drq\/main_1
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 1988799p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7691
-------------------------------------   ---- 
End-of-path arrival time (ps)           7691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell28   1250   1250  1972812  RISE       1
\FanController:drq\/main_1              macrocell35   6441   7691  1988799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell35         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:gf_dmp_state\/main_1
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 1989137p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q       macrocell21   1250   1250  1983464  RISE       1
\FanController:FanTach:gf_dmp_state\/main_1  macrocell21   6103   7353  1989137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:filtered_rising_tach\/main_1
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1989271p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell7   3850   3850  1989271  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_1   macrocell20     3369   7219  1989271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:stall_det\/main_3
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1989428p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q    macrocell31   1250   1250  1989428  RISE       1
\FanController:FanTach:stall_det\/main_3  macrocell26   5812   7062  1989428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:pulse_tc\/main_3
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1989440p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q   macrocell31   1250   1250  1989428  RISE       1
\FanController:FanTach:pulse_tc\/main_3  macrocell25   5800   7050  1989440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:Net_6505\/main_3
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1989533p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q  macrocell31   1250   1250  1989428  RISE       1
\FanController:Net_6505\/main_3         macrocell34   5707   6957  1989533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:stall_det\/main_0
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1989590p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q    macrocell30   1250   1250  1974015  RISE       1
\FanController:FanTach:stall_det\/main_0  macrocell26   5650   6900  1989590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:pulse_tc\/main_0
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1989609p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6881
-------------------------------------   ---- 
End-of-path arrival time (ps)           6881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q   macrocell30   1250   1250  1974015  RISE       1
\FanController:FanTach:pulse_tc\/main_0  macrocell25   5631   6881  1989609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_3
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1989686p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell28   1250   1250  1972812  RISE       1
\FanController:FanTach:tach_state_1\/main_3  macrocell29   5554   6804  1989686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:glitch_filter_state\/main_2
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1990020p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell7   3850   3850  1989271  RISE       1
\FanController:FanTach:glitch_filter_state\/main_2    macrocell23     2620   6470  1990020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_2\/main_2
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1990049p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell29   1250   1250  1973013  RISE       1
\FanController:FanTach:tach_state_2\/main_2  macrocell30   5191   6441  1990049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:Net_6505\/main_0
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1990067p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell30   1250   1250  1974015  RISE       1
\FanController:Net_6505\/main_0         macrocell34   5173   6423  1990067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:drq\/main_0
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 1990084p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell30   1250   1250  1974015  RISE       1
\FanController:drq\/main_0              macrocell35   5156   6406  1990084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell35         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:next_fan\/main_4
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1990098p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q   macrocell31   1250   1250  1989428  RISE       1
\FanController:FanTach:next_fan\/main_4  macrocell24   5142   6392  1990098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:next_fan\/main_1
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1990672p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q   macrocell30   1250   1250  1974015  RISE       1
\FanController:FanTach:next_fan\/main_1  macrocell24   4568   5818  1990672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:Net_6146\/main_2
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1990897p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell28   1250   1250  1972812  RISE       1
\FanController:Net_6146\/main_2         macrocell32   4343   5593  1990897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:next_fan\/q
Path End       : \FanController:FanTach:FanCounter\/enable
Capture Clock  : \FanController:FanTach:FanCounter\/clock
Path slack     : 1990918p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3340
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:next_fan\/q         macrocell24   1250   1250  1990918  RISE       1
\FanController:FanTach:FanCounter\/enable  count7cell    4492   5742  1990918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_4
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1990918p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell28   1250   1250  1972812  RISE       1
\FanController:FanTach:tach_state_0\/main_4  macrocell28   4322   5572  1990918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_2\/main_3
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1990923p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell28   1250   1250  1972812  RISE       1
\FanController:FanTach:tach_state_2\/main_3  macrocell30   4317   5567  1990923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_3\/main_1
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 1990982p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell29   1250   1250  1973013  RISE       1
\FanController:FanTach:tach_state_3\/main_1  macrocell31   4258   5508  1990982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:Net_6146\/main_1
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1990982p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q  macrocell29   1250   1250  1973013  RISE       1
\FanController:Net_6146\/main_1         macrocell32   4258   5508  1990982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_1\/main_2
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990984p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell29   1250   1250  1973013  RISE       1
\FanController:FanTach:tach_state_1\/main_2  macrocell29   4256   5506  1990984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_0\/main_3
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991002p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell29   1250   1250  1973013  RISE       1
\FanController:FanTach:tach_state_0\/main_3  macrocell28   4238   5488  1991002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_1\/main_1
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991146p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell30   1250   1250  1974015  RISE       1
\FanController:FanTach:tach_state_1\/main_1  macrocell29   4094   5344  1991146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_3\/main_0
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 1991151p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell30   1250   1250  1974015  RISE       1
\FanController:FanTach:tach_state_3\/main_0  macrocell31   4089   5339  1991151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:Net_6146\/main_0
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1991151p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell30   1250   1250  1974015  RISE       1
\FanController:Net_6146\/main_0         macrocell32   4089   5339  1991151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_2
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991162p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell30   1250   1250  1974015  RISE       1
\FanController:FanTach:tach_state_0\/main_2  macrocell28   4078   5328  1991162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_1
Path End       : \FanController:Net_6149_0\/main_0
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1991182p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_1  count7cell    2110   2110  1991182  RISE       1
\FanController:Net_6149_0\/main_0           macrocell33   3198   5308  1991182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_0
Path End       : \FanController:Net_6149_0\/main_1
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1991200p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_0  count7cell    2110   2110  1991200  RISE       1
\FanController:Net_6149_0\/main_1           macrocell33   3180   5290  1991200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:Net_6149_0\/main_4
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1991204p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6149_0\/q       macrocell33   1250   1250  1991204  RISE       1
\FanController:Net_6149_0\/main_4  macrocell33   4036   5286  1991204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_2\/main_1
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991561p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell30   1250   1250  1974015  RISE       1
\FanController:FanTach:tach_state_2\/main_1  macrocell30   3679   4929  1991561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:next_fan\/q
Path End       : \FanController:FanTach:next_fan\/main_0
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1991720p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:next_fan\/q       macrocell24   1250   1250  1990918  RISE       1
\FanController:FanTach:next_fan\/main_0  macrocell24   3520   4770  1991720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:filtered_rising_tach\/main_0
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1991737p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell23         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q        macrocell23   1250   1250  1991737  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_0  macrocell20   3503   4753  1991737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell20         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_2\/main_4
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991929p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell31   1250   1250  1989428  RISE       1
\FanController:FanTach:tach_state_2\/main_4  macrocell30   3311   4561  1991929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_0\/main_5
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991933p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell31   1250   1250  1989428  RISE       1
\FanController:FanTach:tach_state_0\/main_5  macrocell28   3307   4557  1991933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_1\/main_4
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991933p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell31   1250   1250  1989428  RISE       1
\FanController:FanTach:tach_state_1\/main_4  macrocell29   3307   4557  1991933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_1
Path End       : \FanController:FanTach:tach\/main_2
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1992036p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_1  count7cell    2110   2110  1991182  RISE       1
\FanController:FanTach:tach\/main_2         macrocell27   2344   4454  1992036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_3
Path End       : \FanController:FanTach:tach\/main_0
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1992052p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_3  count7cell    2110   2110  1992052  RISE       1
\FanController:FanTach:tach\/main_0         macrocell27   2328   4438  1992052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_0
Path End       : \FanController:FanTach:tach\/main_3
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1992062p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_0  count7cell    2110   2110  1991200  RISE       1
\FanController:FanTach:tach\/main_3         macrocell27   2318   4428  1992062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_2
Path End       : \FanController:FanTach:tach\/main_1
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1992068p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_2  count7cell    2110   2110  1992068  RISE       1
\FanController:FanTach:tach\/main_1         macrocell27   2312   4422  1992068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_2\/main_0
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1992221p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell20         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell20   1250   1250  1992221  RISE       1
\FanController:FanTach:tach_state_2\/main_0     macrocell30   3019   4269  1992221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell30         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_1\/main_0
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1992222p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell20         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell20   1250   1250  1992221  RISE       1
\FanController:FanTach:tach_state_1\/main_0     macrocell29   3018   4268  1992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell29         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_3\/main_2
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 1992226p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell31   1250   1250  1989428  RISE       1
\FanController:FanTach:tach_state_3\/main_2  macrocell31   3014   4264  1992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:Net_6146\/main_3
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1992226p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q  macrocell31   1250   1250  1989428  RISE       1
\FanController:Net_6146\/main_3         macrocell32   3014   4264  1992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_0\/main_1
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1992362p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell20         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell20   1250   1250  1992221  RISE       1
\FanController:FanTach:tach_state_0\/main_1     macrocell28   2878   4128  1992362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell28         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992623p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell23         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q       macrocell23   1250   1250  1991737  RISE       1
\FanController:FanTach:glitch_filter_state\/main_1  macrocell23   2617   3867  1992623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell23         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1992627p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell23         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q    macrocell23   1250   1250  1991737  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_1  macrocell22   2613   3863  1992627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell22         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992652p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                      macrocell27   1250   1250  1992652  RISE       1
\FanController:FanTach:glitch_filter_state\/main_0  macrocell23   2588   3838  1992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell23         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1992654p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                   macrocell27   1250   1250  1992652  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_0  macrocell22   2586   3836  1992654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell22         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:FanTach:stall_det\/main_4
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1992655p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q       macrocell26   1250   1250  1992655  RISE       1
\FanController:FanTach:stall_det\/main_4  macrocell26   2585   3835  1992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:Net_6149_0\/main_2
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1992658p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q  macrocell26   1250   1250  1992655  RISE       1
\FanController:Net_6149_0\/main_2    macrocell33   2582   3832  1992658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6505\/q
Path End       : \FanController:Net_6505\/main_4
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1992936p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6505\/q       macrocell34   1250   1250  1992936  RISE       1
\FanController:Net_6505\/main_4  macrocell34   2304   3554  1992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:pulse_tc\/q
Path End       : \FanController:FanTach:pulse_tc\/main_4
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1992940p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:pulse_tc\/q       macrocell25   1250   1250  1992940  RISE       1
\FanController:FanTach:pulse_tc\/main_4  macrocell25   2300   3550  1992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6146\/q
Path End       : \FanController:Net_6146\/main_4
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1992993p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6146\/q       macrocell32   1250   1250  1992993  RISE       1
\FanController:Net_6146\/main_4  macrocell32   2247   3497  1992993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3101534p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                 3119910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18376
-------------------------------------   ----- 
End-of-path arrival time (ps)           18376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3386   8666  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18376  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18376  3101534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3104813p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8667
-------------------------------------   ---- 
End-of-path arrival time (ps)           8667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3387   8667  3104813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 3104814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3386   8666  3104814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3106126p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17304
-------------------------------------   ----- 
End-of-path arrival time (ps)           17304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  3101534  RISE       1
\Echo_Timer:TimerUDB:status_tc\/main_1         macrocell12     3116   8396  3106126  RISE       1
\Echo_Timer:TimerUDB:status_tc\/q              macrocell12     3350  11746  3106126  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    5558  17304  3106126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 3108238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q             macrocell13     1250   1250  3104958  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   3992   5242  3108238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3108239p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q             macrocell13     1250   1250  3104958  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell2   3991   5241  3108239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 3112818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  3101534  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_2      macrocell14     3392   8672  3112818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3113094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  3101534  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  3101534  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_3      macrocell13     3116   8396  3113094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3116097p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  3116097  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_1                macrocell7     2813   5393  3116097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell7          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3116097p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  3116097  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell10    2813   5393  3116097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3116100p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  3116097  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell9     2810   5390  3116100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3116119p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  3116119  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell9     2791   5371  3116119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3116121p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  3116119  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_0                macrocell7     2789   5369  3116121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell7          0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3116121p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  3116119  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell10    2789   5369  3116121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3116257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q        macrocell13   1250   1250  3104958  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_4  macrocell7    3983   5233  3116257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell7          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3116257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q           macrocell13   1250   1250  3104958  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell10   3983   5233  3116257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3116265p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q       macrocell13   1250   1250  3104958  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_1  macrocell13   3975   5225  3116265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3116265p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q           macrocell13   1250   1250  3104958  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell9    3975   5225  3116265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Echo_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 3116569p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  3116569  RISE       1
\Echo_Timer:TimerUDB:run_mode\/main_0                     macrocell11    2341   4921  3116569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:run_mode\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3116569p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  3116569  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_0                 macrocell13    2341   4921  3116569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 3116840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q       macrocell13   1250   1250  3104958  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_0  macrocell14   3400   4650  3116840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3117432p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_0\/q    macrocell9    1250   1250  3117432  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_6  macrocell7    2808   4058  3117432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell7          0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3117432p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_0\/q       macrocell9    1250   1250  3117432  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_6  macrocell10   2808   4058  3117432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3117442p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_0\/q       macrocell9    1250   1250  3117432  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_6  macrocell9    2798   4048  3117442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:run_mode\/q
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 3117635p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:run_mode\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:run_mode\/q           macrocell11   1250   1250  3110675  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_1  macrocell14   2605   3855  3117635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:run_mode\/q
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3117643p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:run_mode\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:run_mode\/q           macrocell11   1250   1250  3110675  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_2  macrocell13   2597   3847  3117643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3117648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_1\/q       macrocell10   1250   1250  3117648  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_5  macrocell9    2592   3842  3117648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3117649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capture_last\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:capture_last\/q        macrocell8    1250   1250  3113563  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_3  macrocell7    2591   3841  3117649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell7          0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3117649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capture_last\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:capture_last\/q           macrocell8    1250   1250  3113563  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell10   2591   3841  3117649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3117650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_1\/q    macrocell10   1250   1250  3117648  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_5  macrocell7    2590   3840  3117650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell7          0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3117650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_1\/q       macrocell10   1250   1250  3117648  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_5  macrocell10   2590   3840  3117650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell10         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3117657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capture_last\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:capture_last\/q           macrocell8    1250   1250  3113563  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell9    2583   3833  3117657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell9          0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 3117661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:trig_disable\/q       macrocell14   1250   1250  3117661  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_3  macrocell14   2579   3829  3117661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3117662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:trig_disable\/q       macrocell14   1250   1250  3117661  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_4  macrocell13   2578   3828  3117662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Echo_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3119859p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:capt_int_temp\/q         macrocell7     1250   1250  3119859  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2321   3571  3119859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9965358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29552
-------------------------------------   ----- 
End-of-path arrival time (ps)           29552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    5082  13222  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22932  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22932  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3310  26242  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  26242  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell10   3310  29552  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell11      0  29552  9965358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9968668p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26242
-------------------------------------   ----- 
End-of-path arrival time (ps)           26242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    5082  13222  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22932  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22932  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3310  26242  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  26242  9968668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell10      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9971978p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22932
-------------------------------------   ----- 
End-of-path arrival time (ps)           22932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    5082  13222  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22932  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22932  9971978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell9       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9974700p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13780
-------------------------------------   ----- 
End-of-path arrival time (ps)           13780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell9    5640  13780  9974700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell9       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9975258p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13222
-------------------------------------   ----- 
End-of-path arrival time (ps)           13222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    5082  13222  9975258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9977077p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell10   3263  11403  9977077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell10      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9977091p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11389
-------------------------------------   ----- 
End-of-path arrival time (ps)           11389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell11   3249  11389  9977091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Trigger_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9981366p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17064
-------------------------------------   ----- 
End-of-path arrival time (ps)           17064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell11   2960   8140  9965358  RISE       1
\Trigger_Timer:TimerUDB:status_tc\/main_1         macrocell36      3263  11403  9981366  RISE       1
\Trigger_Timer:TimerUDB:status_tc\/q              macrocell36      3350  14753  9981366  RISE       1
\Trigger_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2311  17064  9981366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9981659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9973207  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell11   4241   6821  9981659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9981663p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9973207  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell10   4237   6817  9981663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell10      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9983088p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  9973207  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell9   2812   5392  9983088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell9       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9983107p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  9973207  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell8   2793   5373  9983107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_541/main_1
Capture Clock  : Net_541/clock_0
Path slack     : 9985071p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11419
-------------------------------------   ----- 
End-of-path arrival time (ps)           11419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell8    2320   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell9       0   2320  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell9    1430   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell10      0   3750  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell10   1430   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell11      0   5180  9965358  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell11   2960   8140  9965358  RISE       1
Net_541/main_1                                    macrocell4       3279  11419  9985071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_541/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_541/main_0
Capture Clock  : Net_541/clock_0
Path slack     : 9989649p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  9973207  RISE       1
Net_541/main_0                                               macrocell4     4261   6841  9989649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_541/clock_0                                            macrocell4          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

