<stg><name>lstm_n5_16s_16b</name>


<trans_list>

<trans id="499" from="1" to="2">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="2" to="2">
<condition id="195">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="2" to="3">
<condition id="197">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="3" to="3">
<condition id="199">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="3" to="4">
<condition id="201">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="4" to="4">
<condition id="203">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="4" to="5">
<condition id="205">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="5" to="5">
<condition id="207">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="5" to="6">
<condition id="209">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="6" to="11">
<condition id="260">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="6" to="7">
<condition id="265">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="7" to="8">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="8" to="9">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="9" to="10">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="10" to="6">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="11" to="12">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="12" to="17">
<condition id="266">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="12" to="13">
<condition id="271">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="13" to="14">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="14" to="15">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="15" to="16">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="16" to="12">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="17" to="18">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="18" to="25">
<condition id="272">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="18" to="19">
<condition id="279">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="19" to="20">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="20" to="21">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="21" to="22">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="22" to="23">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="23" to="24">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="24" to="18">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="25" to="26">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="26" to="29">
<condition id="280">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="26" to="27">
<condition id="283">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="27" to="28">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="28" to="26">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="29" to="30">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="30" to="31">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="31" to="32">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="32" to="33">
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="32" to="31">
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 %ch_ena) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i24 %sampleinput) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %weight) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %lstm_out) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @lstm_n5_16s_16b_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %sampleinput_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %sampleinput) nounwind

]]></Node>
<StgValue><ssdm name="sampleinput_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ch_ena_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %ch_ena) nounwind

]]></Node>
<StgValue><ssdm name="ch_ena_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
:7  %i_state = alloca [5 x i16], align 2

]]></Node>
<StgValue><ssdm name="i_state"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
:8  %f_state = alloca [5 x i16], align 2

]]></Node>
<StgValue><ssdm name="f_state"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
:9  %o_state = alloca [5 x i16], align 2

]]></Node>
<StgValue><ssdm name="o_state"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
:10  %g_state = alloca [5 x i16], align 2

]]></Node>
<StgValue><ssdm name="g_state"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %weight, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([256 x i32]* %weight, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i3 [ 0, %0 ], [ %indvarinc, %meminst ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:1  %indvarinc = add i3 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
meminst:2  %tmp = zext i3 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %i_state_addr = getelementptr [5 x i16]* %i_state, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="i_state_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
meminst:4  store i16 0, i16* %i_state_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:5  %tmp_1 = icmp eq i3 %invdar, -4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_i_state_str) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_1, label %meminst23.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
meminst23.preheader:0  br label %meminst23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst23:0  %invdar1 = phi i3 [ %indvarinc1, %meminst23 ], [ 0, %meminst23.preheader ]

]]></Node>
<StgValue><ssdm name="invdar1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst23:1  %indvarinc1 = add i3 %invdar1, 1

]]></Node>
<StgValue><ssdm name="indvarinc1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
meminst23:2  %tmp_2 = zext i3 %invdar1 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst23:3  %f_state_addr = getelementptr [5 x i16]* %f_state, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="f_state_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
meminst23:4  store i16 0, i16* %f_state_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst23:5  %tmp_3 = icmp eq i3 %invdar1, -4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst23:6  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_f_state_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst23:7  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst23:8  br i1 %tmp_3, label %meminst26.preheader, label %meminst23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
meminst26.preheader:0  br label %meminst26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst26:0  %invdar2 = phi i3 [ %indvarinc2, %meminst26 ], [ 0, %meminst26.preheader ]

]]></Node>
<StgValue><ssdm name="invdar2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst26:1  %indvarinc2 = add i3 %invdar2, 1

]]></Node>
<StgValue><ssdm name="indvarinc2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="3">
<![CDATA[
meminst26:2  %tmp_4 = zext i3 %invdar2 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst26:3  %o_state_addr = getelementptr [5 x i16]* %o_state, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="o_state_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
meminst26:4  store i16 0, i16* %o_state_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst26:5  %tmp_5 = icmp eq i3 %invdar2, -4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst26:6  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_o_state_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst26:7  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst26:8  br i1 %tmp_5, label %meminst29.preheader, label %meminst26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
meminst29.preheader:0  br label %meminst29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst29:0  %invdar3 = phi i3 [ %indvarinc3, %meminst29 ], [ 0, %meminst29.preheader ]

]]></Node>
<StgValue><ssdm name="invdar3"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst29:1  %indvarinc3 = add i3 %invdar3, 1

]]></Node>
<StgValue><ssdm name="indvarinc3"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
meminst29:2  %tmp_6 = zext i3 %invdar3 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst29:3  %g_state_addr = getelementptr [5 x i16]* %g_state, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="g_state_addr"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
meminst29:4  store i16 0, i16* %g_state_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst29:5  %tmp_7 = icmp eq i3 %invdar3, -4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst29:6  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_g_state_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst29:7  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst29:8  br i1 %tmp_7, label %1, label %meminst29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecReset([80 x i16]* @h_state, i32 1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecReset([80 x i16]* @c_state, i32 1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="24">
<![CDATA[
:2  %tmp_8 = trunc i24 %sampleinput_read to i19

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %tmp_9 = add i19 120000, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %sampleinput_16b = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %tmp_9, i32 3, i32 18)

]]></Node>
<StgValue><ssdm name="sampleinput_16b"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="16">
<![CDATA[
:5  %tmp_10_cast = sext i16 %sampleinput_16b to i31

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j = phi i3 [ 0, %1 ], [ %j_5, %3 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond5 = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %j_5 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %.preheader8.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="3">
<![CDATA[
:5  %tmp_10 = zext i3 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weight_addr = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
:7  %weight_load = load i32* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="3">
<![CDATA[
:0  %j_cast1 = zext i3 %j to i5

]]></Node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="3">
<![CDATA[
:1  %j_cast = zext i3 %j to i4

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
:7  %weight_load = load i32* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_17 = trunc i32 %weight_load to i16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="16">
<![CDATA[
:9  %tmp_14_cast = sext i16 %tmp_17 to i31

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:10  %tmp_12 = mul i31 %tmp_14_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_12, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %i_state_addr_1 = getelementptr inbounds [5 x i16]* %i_state, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="i_state_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:13  store i16 %tmp_13, i16* %i_state_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  %tmp_15 = add i4 5, %j_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="4">
<![CDATA[
:15  %tmp_16 = zext i4 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weight_addr_1 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="weight_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
:17  %weight_load_1 = load i32* %weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:34  %tmp_26 = add i5 15, %j_cast1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
:17  %weight_load_1 = load i32* %weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
:18  %tmp_20 = trunc i32 %weight_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="16">
<![CDATA[
:19  %tmp_21_cast = sext i16 %tmp_20 to i31

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:20  %tmp_18 = mul i31 %tmp_21_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_18, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %f_state_addr_1 = getelementptr inbounds [5 x i16]* %f_state, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="f_state_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:23  store i16 %tmp_19, i16* %f_state_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %tmp_21 = add i4 -6, %j_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="4">
<![CDATA[
:25  %tmp_22 = zext i4 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %weight_addr_2 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="weight_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
:27  %weight_load_2 = load i32* %weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
:27  %weight_load_2 = load i32* %weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32">
<![CDATA[
:28  %tmp_23 = trunc i32 %weight_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="16">
<![CDATA[
:29  %tmp_28_cast = sext i16 %tmp_23 to i31

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:30  %tmp_24 = mul i31 %tmp_28_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_24, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %o_state_addr_1 = getelementptr inbounds [5 x i16]* %o_state, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="o_state_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:33  store i16 %tmp_25, i16* %o_state_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="5">
<![CDATA[
:35  %tmp_27 = zext i5 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weight_addr_3 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="weight_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="8">
<![CDATA[
:37  %weight_load_3 = load i32* %weight_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="8">
<![CDATA[
:37  %weight_load_3 = load i32* %weight_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="32">
<![CDATA[
:38  %tmp_28 = trunc i32 %weight_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="16">
<![CDATA[
:39  %tmp_35_cast = sext i16 %tmp_28 to i31

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:40  %tmp_29 = mul i31 %tmp_35_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_29, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %g_state_addr_1 = getelementptr inbounds [5 x i16]* %g_state, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="g_state_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:43  store i16 %tmp_30, i16* %g_state_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:44  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="4">
<![CDATA[
.preheader8.preheader:0  %tmp_8_cast = zext i4 %ch_ena_read to i7

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader8.preheader:1  %tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %ch_ena_read, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="6">
<![CDATA[
.preheader8.preheader:2  %p_shl1_cast = zext i6 %tmp_11 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8.preheader:3  %tmp_14 = add i7 %tmp_8_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:4  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader7:0  %indvar_flatten = phi i5 [ 0, %.preheader8.preheader ], [ %indvar_flatten_next, %.preheader8 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader7:1  %j_1 = phi i3 [ 0, %.preheader8.preheader ], [ %tmp_35_mid2_v, %.preheader8 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader7:2  %i = phi i3 [ 0, %.preheader8.preheader ], [ %i_1, %.preheader8 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="3">
<![CDATA[
.preheader7:3  %j_1_cast = zext i3 %j_1 to i5

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader7:4  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:5  %tmp_31 = add i5 %j_1_cast, %p_shl

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:6  %exitcond_flatten = icmp eq i5 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:7  %indvar_flatten_next = add i5 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:8  br i1 %exitcond_flatten, label %.preheader6.preheader, label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:0  %j_6 = add i3 1, %j_1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:2  %exitcond3 = icmp eq i3 %i, -3

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader8:3  %i_mid2 = select i1 %exitcond3, i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="3">
<![CDATA[
.preheader8:4  %j_1_cast_mid1 = zext i3 %j_6 to i5

]]></Node>
<StgValue><ssdm name="j_1_cast_mid1"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader8:5  %p_shl_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_6, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:6  %tmp_34_mid1 = add i5 %j_1_cast_mid1, %p_shl_mid1

]]></Node>
<StgValue><ssdm name="tmp_34_mid1"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader8:7  %tmp_39_cast1_mid2_v = select i1 %exitcond3, i5 %tmp_34_mid1, i5 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_39_cast1_mid2_v"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="5">
<![CDATA[
.preheader8:9  %tmp_39_cast_mid2 = zext i5 %tmp_39_cast1_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_39_cast_mid2"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader8:10  %tmp_35_mid2_v = select i1 %exitcond3, i3 %j_6, i3 %j_1

]]></Node>
<StgValue><ssdm name="tmp_35_mid2_v"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="3">
<![CDATA[
.preheader8:11  %tmp_35_mid2 = zext i3 %tmp_35_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_35_mid2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="3">
<![CDATA[
.preheader8:12  %i_cast = zext i3 %i_mid2 to i7

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="3">
<![CDATA[
.preheader8:14  %i_cast2 = zext i3 %i_mid2 to i5

]]></Node>
<StgValue><ssdm name="i_cast2"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:17  %tmp_33 = add i7 %tmp_14, %i_cast

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="7">
<![CDATA[
.preheader8:18  %tmp_34_cast = zext i7 %tmp_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:19  %h_state_addr = getelementptr [80 x i16]* @h_state, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="h_state_addr"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="7">
<![CDATA[
.preheader8:20  %h_state_load = load i16* %h_state_addr, align 2

]]></Node>
<StgValue><ssdm name="h_state_load"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:22  %tmp1 = add i5 -12, %i_cast2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="5">
<![CDATA[
.preheader8:23  %tmp26_cast = zext i5 %tmp1 to i6

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8:24  %tmp_34 = add i6 %tmp_39_cast_mid2, %tmp26_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="6">
<![CDATA[
.preheader8:25  %tmp_35 = zext i6 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:26  %weight_addr_6 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="weight_addr_6"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="8">
<![CDATA[
.preheader8:27  %weight_load_5 = load i32* %weight_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:31  %i_state_addr_2 = getelementptr inbounds [5 x i16]* %i_state, i64 0, i64 %tmp_35_mid2

]]></Node>
<StgValue><ssdm name="i_state_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="3">
<![CDATA[
.preheader8:32  %i_state_load_1 = load i16* %i_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="i_state_load_1"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:45  %f_state_addr_2 = getelementptr inbounds [5 x i16]* %f_state, i64 0, i64 %tmp_35_mid2

]]></Node>
<StgValue><ssdm name="f_state_addr_2"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:58  %o_state_addr_2 = getelementptr inbounds [5 x i16]* %o_state, i64 0, i64 %tmp_35_mid2

]]></Node>
<StgValue><ssdm name="o_state_addr_2"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:71  %g_state_addr_2 = getelementptr inbounds [5 x i16]* %g_state, i64 0, i64 %tmp_35_mid2

]]></Node>
<StgValue><ssdm name="g_state_addr_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="5">
<![CDATA[
.preheader8:8  %tmp_39_cast1_mid2 = zext i5 %tmp_39_cast1_mid2_v to i7

]]></Node>
<StgValue><ssdm name="tmp_39_cast1_mid2"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="3">
<![CDATA[
.preheader8:13  %i_cast1 = zext i3 %i_mid2 to i6

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="7">
<![CDATA[
.preheader8:20  %h_state_load = load i16* %h_state_addr, align 2

]]></Node>
<StgValue><ssdm name="h_state_load"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="16">
<![CDATA[
.preheader8:21  %tmp_51_cast = sext i16 %h_state_load to i28

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="8">
<![CDATA[
.preheader8:27  %weight_load_5 = load i32* %weight_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
.preheader8:28  %tmp_39 = trunc i32 %weight_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="16">
<![CDATA[
.preheader8:29  %tmp_56_cast = sext i16 %tmp_39 to i28

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader8:30  %tmp_42 = mul i28 %tmp_56_cast, %tmp_51_cast

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="3">
<![CDATA[
.preheader8:32  %i_state_load_1 = load i16* %i_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="i_state_load_1"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8:33  %tmp_45 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_42, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader8:34  %tmp_50 = add i16 %tmp_45, %i_state_load_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader8:35  store i16 %tmp_50, i16* %i_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8:36  %tmp2 = add i6 -19, %i_cast1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="6">
<![CDATA[
.preheader8:37  %tmp27_cast = zext i6 %tmp2 to i7

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:38  %tmp_53 = add i7 %tmp_39_cast1_mid2, %tmp27_cast

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="7">
<![CDATA[
.preheader8:39  %tmp_54 = zext i7 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:40  %weight_addr_7 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="weight_addr_7"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="8">
<![CDATA[
.preheader8:41  %weight_load_6 = load i32* %weight_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="3">
<![CDATA[
.preheader8:46  %f_state_load = load i16* %f_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="f_state_load"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:77  %i_1 = add i3 1, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="209" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="8">
<![CDATA[
.preheader8:41  %weight_load_6 = load i32* %weight_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="32">
<![CDATA[
.preheader8:42  %tmp_55 = trunc i32 %weight_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="28" op_0_bw="16">
<![CDATA[
.preheader8:43  %tmp_65_cast = sext i16 %tmp_55 to i28

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader8:44  %tmp_57 = mul i28 %tmp_65_cast, %tmp_51_cast

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="3">
<![CDATA[
.preheader8:46  %f_state_load = load i16* %f_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="f_state_load"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8:47  %tmp_58 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_57, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader8:48  %tmp_59 = add i16 %tmp_58, %f_state_load

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader8:49  store i16 %tmp_59, i16* %f_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:50  %tmp3 = add i7 -58, %i_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:51  %tmp_60 = add i7 %tmp_39_cast1_mid2, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="7">
<![CDATA[
.preheader8:52  %tmp_61 = zext i7 %tmp_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:53  %weight_addr_8 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="weight_addr_8"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
.preheader8:54  %weight_load_7 = load i32* %weight_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="3">
<![CDATA[
.preheader8:59  %o_state_load = load i16* %o_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="o_state_load"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:63  %tmp4 = add i7 -33, %i_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:64  %tmp_67 = add i7 %tmp_39_cast1_mid2, %tmp4

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="225" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
.preheader8:54  %weight_load_7 = load i32* %weight_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="32">
<![CDATA[
.preheader8:55  %tmp_62 = trunc i32 %weight_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="16">
<![CDATA[
.preheader8:56  %tmp_74_cast = sext i16 %tmp_62 to i28

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader8:57  %tmp_63 = mul i28 %tmp_74_cast, %tmp_51_cast

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="3">
<![CDATA[
.preheader8:59  %o_state_load = load i16* %o_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="o_state_load"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8:60  %tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_63, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader8:61  %tmp_66 = add i16 %tmp_64, %o_state_load

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader8:62  store i16 %tmp_66, i16* %o_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="7">
<![CDATA[
.preheader8:65  %tmp_68 = zext i7 %tmp_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:66  %weight_addr_9 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="weight_addr_9"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="8">
<![CDATA[
.preheader8:67  %weight_load_8 = load i32* %weight_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="3">
<![CDATA[
.preheader8:72  %g_state_load = load i16* %g_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="g_state_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:1  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8:15  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader8:16  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="8">
<![CDATA[
.preheader8:67  %weight_load_8 = load i32* %weight_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="32">
<![CDATA[
.preheader8:68  %tmp_69 = trunc i32 %weight_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="28" op_0_bw="16">
<![CDATA[
.preheader8:69  %tmp_83_cast = sext i16 %tmp_69 to i28

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader8:70  %tmp_70 = mul i28 %tmp_83_cast, %tmp_51_cast

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="3">
<![CDATA[
.preheader8:72  %g_state_load = load i16* %g_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="g_state_load"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8:73  %tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_70, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader8:74  %tmp_72 = add i16 %tmp_71, %g_state_load

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader8:75  store i16 %tmp_72, i16* %g_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader8:76  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
.preheader8:78  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader6:0  %j_2 = phi i3 [ %j_9, %_ifconv ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:1  %exitcond2 = icmp eq i3 %j_2, -3

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:2  %j_9 = add i3 %j_2, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:3  br i1 %exitcond2, label %.preheader.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:0  %j_2_cast = zext i3 %j_2 to i8

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
_ifconv:4  %tmp_37 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %j_2)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:10  %tmp_40 = zext i3 %j_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %i_state_addr_3 = getelementptr inbounds [5 x i16]* %i_state, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="i_state_addr_3"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:33  %tmp_52 = add i8 125, %j_2_cast

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:34  %tmp_56 = zext i8 %tmp_52 to i64

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:35  %weight_addr_11 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="weight_addr_11"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:36  %weight_load_10 = load i32* %weight_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:38  %f_state_addr_4 = getelementptr inbounds [5 x i16]* %f_state, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="f_state_addr_4"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:39  %f_state_load_2 = load i16* %f_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="f_state_load_2"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:65  %o_state_addr_4 = getelementptr inbounds [5 x i16]* %o_state, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="o_state_addr_4"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:92  %g_state_addr_4 = getelementptr inbounds [5 x i16]* %g_state, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="g_state_addr_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="267" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:36  %weight_load_10 = load i32* %weight_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:37  %tmp_76 = trunc i32 %weight_load_10 to i16

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:39  %f_state_load_2 = load i16* %f_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="f_state_load_2"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:40  %tmp_65 = add i16 %tmp_76, %f_state_load_2

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41  %tmp_74 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %tmp_65, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="11">
<![CDATA[
_ifconv:42  %tmp_77 = sext i11 %tmp_74 to i16

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:43  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_65, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:44  %tmp_79 = zext i16 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:45  %lut_sigmoid_addr_2 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_2"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:46  %lut_sigmoid_load_2 = load i12* %lut_sigmoid_addr_2, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_2"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:47  %tmp_80 = icmp eq i11 %tmp_74, -1024

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:48  %tmp_144_cast = sext i11 %tmp_74 to i12

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:49  %tmp_81 = sub i12 0, %tmp_144_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:50  %tmp_145_cast = sext i12 %tmp_81 to i32

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:51  %tmp_82 = zext i32 %tmp_145_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:52  %lut_sigmoid_addr_3 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_3"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:53  %lut_sigmoid_load_3 = load i12* %lut_sigmoid_addr_3, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_3"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:60  %tmp_84 = add i8 -126, %j_2_cast

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:61  %tmp_85 = zext i8 %tmp_84 to i64

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:62  %weight_addr_12 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="weight_addr_12"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:63  %weight_load_12 = load i32* %weight_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:66  %o_state_load_2 = load i16* %o_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="o_state_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="289" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:46  %lut_sigmoid_load_2 = load i12* %lut_sigmoid_addr_2, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_2"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:53  %lut_sigmoid_load_3 = load i12* %lut_sigmoid_addr_3, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_3"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:54  %tmp_83 = sub i12 0, %lut_sigmoid_load_3

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:55  %sel_tmp4 = select i1 %tmp_78, i12 %tmp_83, i12 %lut_sigmoid_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %sel_tmp6 = and i1 %tmp_80, %tmp_78

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:57  %storemerge2 = select i1 %sel_tmp6, i12 1, i12 %sel_tmp4

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:58  %storemerge2_cast = zext i12 %storemerge2 to i16

]]></Node>
<StgValue><ssdm name="storemerge2_cast"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
_ifconv:59  store i16 %storemerge2_cast, i16* %f_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:63  %weight_load_12 = load i32* %weight_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:64  %tmp_86 = trunc i32 %weight_load_12 to i16

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:66  %o_state_load_2 = load i16* %o_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="o_state_load_2"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:67  %tmp_87 = add i16 %tmp_86, %o_state_load_2

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:68  %tmp_88 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %tmp_87, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="11">
<![CDATA[
_ifconv:69  %tmp_90 = sext i11 %tmp_88 to i16

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:70  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_87, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:71  %tmp_93 = zext i16 %tmp_90 to i64

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:72  %lut_sigmoid_addr_4 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_4"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:73  %lut_sigmoid_load_4 = load i12* %lut_sigmoid_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_4"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:74  %tmp_97 = icmp eq i11 %tmp_88, -1024

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:75  %tmp_159_cast = sext i11 %tmp_88 to i12

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:76  %tmp_99 = sub i12 0, %tmp_159_cast

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:77  %tmp_160_cast = sext i12 %tmp_99 to i32

]]></Node>
<StgValue><ssdm name="tmp_160_cast"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:78  %tmp_101 = zext i32 %tmp_160_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:79  %lut_sigmoid_addr_5 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_5"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:80  %lut_sigmoid_load_5 = load i12* %lut_sigmoid_addr_5, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_5"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:87  %tmp_105 = add i8 -121, %j_2_cast

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:88  %tmp_106 = zext i8 %tmp_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:89  %weight_addr_13 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="weight_addr_13"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:90  %weight_load_13 = load i32* %weight_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:93  %g_state_load_2 = load i16* %g_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="g_state_load_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="4">
<![CDATA[
_ifconv:5  %tmp_41_cast = sext i4 %tmp_37 to i7

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:6  %tmp_38 = zext i7 %tmp_41_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %weight_addr_4 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="weight_addr_4"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:8  %weight_load_4 = load i32* %weight_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:12  %i_state_load = load i16* %i_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name="i_state_load"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:73  %lut_sigmoid_load_4 = load i12* %lut_sigmoid_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_4"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:80  %lut_sigmoid_load_5 = load i12* %lut_sigmoid_addr_5, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_5"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:81  %tmp_104 = sub i12 0, %lut_sigmoid_load_5

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:82  %sel_tmp8 = select i1 %tmp_91, i12 %tmp_104, i12 %lut_sigmoid_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83  %sel_tmp3 = and i1 %tmp_97, %tmp_91

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:84  %storemerge3 = select i1 %sel_tmp3, i12 1, i12 %sel_tmp8

]]></Node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:85  %storemerge3_cast = zext i12 %storemerge3 to i16

]]></Node>
<StgValue><ssdm name="storemerge3_cast"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
_ifconv:86  store i16 %storemerge3_cast, i16* %o_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:90  %weight_load_13 = load i32* %weight_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:91  %tmp_107 = trunc i32 %weight_load_13 to i16

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:93  %g_state_load_2 = load i16* %g_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="g_state_load_2"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:94  %tmp_108 = add i16 %tmp_107, %g_state_load_2

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:95  %tmp_109 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %tmp_108, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="11">
<![CDATA[
_ifconv:96  %tmp_110 = sext i11 %tmp_109 to i16

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:97  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_108, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:98  %tmp_112 = zext i16 %tmp_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:99  %lut_tanh_addr_2 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="lut_tanh_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:100  %lut_tanh_load_2 = load i13* %lut_tanh_addr_2, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="342" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:8  %weight_load_4 = load i32* %weight_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:9  %tmp_73 = trunc i32 %weight_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:12  %i_state_load = load i16* %i_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name="i_state_load"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:13  %tmp_41 = add i16 %tmp_73, %i_state_load

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14  %tmp_43 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %tmp_41, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="11">
<![CDATA[
_ifconv:15  %tmp_44 = sext i11 %tmp_43 to i16

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:16  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:17  %tmp_46 = zext i16 %tmp_44 to i64

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %lut_sigmoid_addr = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:19  %lut_sigmoid_load = load i12* %lut_sigmoid_addr, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:20  %tmp_47 = icmp eq i11 %tmp_43, -1024

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:21  %tmp_108_cast = sext i11 %tmp_43 to i12

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:22  %tmp_48 = sub i12 0, %tmp_108_cast

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:23  %tmp_109_cast = sext i12 %tmp_48 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24  %tmp_49 = zext i32 %tmp_109_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %lut_sigmoid_addr_1 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:26  %lut_sigmoid_load_1 = load i12* %lut_sigmoid_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_1"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:100  %lut_tanh_load_2 = load i13* %lut_tanh_addr_2, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_2"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:102  %tmp_113 = icmp eq i11 %tmp_109, -1024

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:103  %tmp_174_cast = sext i11 %tmp_109 to i12

]]></Node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:104  %tmp_114 = sub i12 0, %tmp_174_cast

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:105  %tmp_175_cast = sext i12 %tmp_114 to i32

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:106  %tmp_115 = zext i32 %tmp_175_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:107  %lut_tanh_addr_3 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="lut_tanh_addr_3"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:108  %lut_tanh_load_3 = load i13* %lut_tanh_addr_3, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:1  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:19  %lut_sigmoid_load = load i12* %lut_sigmoid_addr, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:26  %lut_sigmoid_load_1 = load i12* %lut_sigmoid_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_1"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:27  %tmp_51 = sub i12 0, %lut_sigmoid_load_1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:28  %sel_tmp = select i1 %tmp_75, i12 %tmp_51, i12 %lut_sigmoid_load

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %sel_tmp2 = and i1 %tmp_47, %tmp_75

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:30  %storemerge = select i1 %sel_tmp2, i12 1, i12 %sel_tmp

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:31  %storemerge_cast = zext i12 %storemerge to i16

]]></Node>
<StgValue><ssdm name="storemerge_cast"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
_ifconv:32  store i16 %storemerge_cast, i16* %i_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="13">
<![CDATA[
_ifconv:101  %lut_tanh_load_2_cast = zext i13 %lut_tanh_load_2 to i14

]]></Node>
<StgValue><ssdm name="lut_tanh_load_2_cast"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:108  %lut_tanh_load_3 = load i13* %lut_tanh_addr_3, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_3"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:109  %tmp_116 = sub i13 0, %lut_tanh_load_3

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="13">
<![CDATA[
_ifconv:110  %tmp_177_cast = sext i13 %tmp_116 to i14

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:111  %sel_tmp7 = select i1 %tmp_111, i14 %tmp_177_cast, i14 %lut_tanh_load_2_cast

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %sel_tmp1 = and i1 %tmp_113, %tmp_111

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:113  %storemerge4 = select i1 %sel_tmp1, i14 -4096, i14 %sel_tmp7

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:114  %storemerge4_cast = sext i14 %storemerge4 to i16

]]></Node>
<StgValue><ssdm name="storemerge4_cast"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
_ifconv:115  store i16 %storemerge4_cast, i16* %g_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:116  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:117  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="389" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="390" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %j_3 = phi i3 [ %j_8, %_ifconv16 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i3 %j_3, -3

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %j_8 = add i3 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond1, label %4, label %_ifconv16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="3">
<![CDATA[
_ifconv16:3  %tmp_89 = zext i3 %j_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="3">
<![CDATA[
_ifconv16:4  %tmp_89_cast = zext i3 %j_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv16:5  %tmp_118 = add i7 %tmp_89_cast, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="7">
<![CDATA[
_ifconv16:6  %tmp_128_cast1 = zext i7 %tmp_118 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast1"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:7  %c_state_addr = getelementptr [80 x i16]* @c_state, i64 0, i64 %tmp_128_cast1

]]></Node>
<StgValue><ssdm name="c_state_addr"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="7">
<![CDATA[
_ifconv16:9  %c_state_load = load i16* %c_state_addr, align 2

]]></Node>
<StgValue><ssdm name="c_state_load"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:11  %f_state_addr_3 = getelementptr inbounds [5 x i16]* %f_state, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="f_state_addr_3"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="3">
<![CDATA[
_ifconv16:12  %f_state_load_1 = load i16* %f_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name="f_state_load_1"/></StgValue>
</operation>

<operation id="402" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:16  %g_state_addr_3 = getelementptr inbounds [5 x i16]* %g_state, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="g_state_addr_3"/></StgValue>
</operation>

<operation id="403" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="3">
<![CDATA[
_ifconv16:17  %g_state_load_1 = load i16* %g_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name="g_state_load_1"/></StgValue>
</operation>

<operation id="404" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:19  %i_state_addr_4 = getelementptr inbounds [5 x i16]* %i_state, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="i_state_addr_4"/></StgValue>
</operation>

<operation id="405" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="3">
<![CDATA[
_ifconv16:20  %i_state_load_2 = load i16* %i_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="i_state_load_2"/></StgValue>
</operation>

<operation id="406" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:52  %o_state_addr_3 = getelementptr inbounds [5 x i16]* %o_state, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="o_state_addr_3"/></StgValue>
</operation>

<operation id="407" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="3">
<![CDATA[
_ifconv16:53  %o_state_load_1 = load i16* %o_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name="o_state_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="408" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="7">
<![CDATA[
_ifconv16:9  %c_state_load = load i16* %c_state_addr, align 2

]]></Node>
<StgValue><ssdm name="c_state_load"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="28" op_0_bw="16">
<![CDATA[
_ifconv16:10  %tmp_90_cast = sext i16 %c_state_load to i28

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="3">
<![CDATA[
_ifconv16:12  %f_state_load_1 = load i16* %f_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name="f_state_load_1"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="28" op_0_bw="16">
<![CDATA[
_ifconv16:13  %tmp_91_cast = sext i16 %f_state_load_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv16:14  %tmp_92 = mul i28 %tmp_90_cast, %tmp_91_cast

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="20" op_0_bw="20" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv16:15  %tmp_93_cast = call i20 @_ssdm_op_PartSelect.i20.i28.i32.i32(i28 %tmp_92, i32 8, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="3">
<![CDATA[
_ifconv16:17  %g_state_load_1 = load i16* %g_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name="g_state_load_1"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
_ifconv16:18  %tmp_94 = sext i16 %g_state_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="3">
<![CDATA[
_ifconv16:20  %i_state_load_2 = load i16* %i_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="i_state_load_2"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
_ifconv16:21  %tmp_95 = sext i16 %i_state_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv16:22  %tmp_96 = mul nsw i32 %tmp_94, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv16:23  %tmp_97_cast = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_96, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv16:24  %tmp_98 = add i20 %tmp_93_cast, %tmp_97_cast

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv16:25  %tmp_100 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %tmp_98, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
_ifconv16:26  store i16 %tmp_100, i16* %c_state_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv16:27  %tmp_117 = call i15 @_ssdm_op_PartSelect.i15.i20.i32.i32(i20 %tmp_98, i32 5, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="15">
<![CDATA[
_ifconv16:28  %tmp_103 = sext i15 %tmp_117 to i16

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv16:29  %tmp_119 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %tmp_98, i32 15, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv16:30  %icmp = icmp sgt i5 %tmp_119, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
_ifconv16:31  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %tmp_98, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="16">
<![CDATA[
_ifconv16:32  %tmp_124 = zext i16 %tmp_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:33  %lut_tanh_addr = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="lut_tanh_addr"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="10">
<![CDATA[
_ifconv16:34  %lut_tanh_load = load i13* %lut_tanh_addr, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv16:36  %tmp_127 = icmp sgt i15 %tmp_117, -1024

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv16:37  %tmp_128 = sub i16 0, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="433" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="16">
<![CDATA[
_ifconv16:38  %tmp_134_cast = sext i16 %tmp_128 to i32

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="434" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="32">
<![CDATA[
_ifconv16:39  %tmp_130 = zext i32 %tmp_134_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="435" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:40  %lut_tanh_addr_1 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="lut_tanh_addr_1"/></StgValue>
</operation>

<operation id="436" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="10">
<![CDATA[
_ifconv16:41  %lut_tanh_load_1 = load i13* %lut_tanh_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_1"/></StgValue>
</operation>

<operation id="437" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="3">
<![CDATA[
_ifconv16:53  %o_state_load_1 = load i16* %o_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name="o_state_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv16:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv16:1  %tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv16:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:8  %h_state_addr_1 = getelementptr [80 x i16]* @h_state, i64 0, i64 %tmp_128_cast1

]]></Node>
<StgValue><ssdm name="h_state_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="10">
<![CDATA[
_ifconv16:34  %lut_tanh_load = load i13* %lut_tanh_addr, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="13">
<![CDATA[
_ifconv16:35  %lut_tanh_load_cast = zext i13 %lut_tanh_load to i14

]]></Node>
<StgValue><ssdm name="lut_tanh_load_cast"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="10">
<![CDATA[
_ifconv16:41  %lut_tanh_load_1 = load i13* %lut_tanh_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_1"/></StgValue>
</operation>

<operation id="445" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv16:42  %tmp_131 = sub i13 0, %lut_tanh_load_1

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="13">
<![CDATA[
_ifconv16:43  %tmp_136_cast = sext i13 %tmp_131 to i14

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:44  %sel_tmp13_demorgan = or i1 %tmp_120, %icmp

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="448" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:45  %sel_tmp5 = xor i1 %sel_tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:46  %sel_tmp9 = and i1 %tmp_127, %tmp_120

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv16:47  %newSel = select i1 %sel_tmp9, i14 %tmp_136_cast, i14 %lut_tanh_load_cast

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:48  %or_cond = or i1 %sel_tmp9, %sel_tmp5

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv16:49  %newSel1 = select i1 %icmp, i14 4096, i14 -4096

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv16:50  %newSel2 = select i1 %or_cond, i14 %newSel, i14 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="28" op_0_bw="14">
<![CDATA[
_ifconv16:51  %tmp_137_cast = sext i14 %newSel2 to i28

]]></Node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="28" op_0_bw="16">
<![CDATA[
_ifconv16:54  %tmp_138_cast = sext i16 %o_state_load_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv16:55  %tmp_132 = mul i28 %tmp_138_cast, %tmp_137_cast

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv16:56  %tmp_133 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_132, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="458" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
_ifconv16:57  store i16 %tmp_133, i16* %h_state_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv16:58  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_102) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="460" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
_ifconv16:59  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="461" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %weight_addr_5 = getelementptr [256 x i32]* %weight, i64 0, i64 145

]]></Node>
<StgValue><ssdm name="weight_addr_5"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="8">
<![CDATA[
:1  %weight_load_9 = load i32* %weight_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="463" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="8">
<![CDATA[
:1  %weight_load_9 = load i32* %weight_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="465" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %j_4 = phi i3 [ 0, %4 ], [ %j_7, %6 ]

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %exitcond = icmp eq i3 %j_4, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %j_7 = add i3 1, %j_4

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="3">
<![CDATA[
:0  %j_4_cast = zext i3 %j_4 to i8

]]></Node>
<StgValue><ssdm name="j_4_cast"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="3">
<![CDATA[
:4  %tmp_120_cast = zext i3 %j_4 to i7

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_135 = add i7 %tmp_120_cast, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="7">
<![CDATA[
:6  %tmp_138_cast1 = zext i7 %tmp_135 to i64

]]></Node>
<StgValue><ssdm name="tmp_138_cast1"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %h_state_addr_2 = getelementptr [80 x i16]* @h_state, i64 0, i64 %tmp_138_cast1

]]></Node>
<StgValue><ssdm name="h_state_addr_2"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="7">
<![CDATA[
:8  %h_state_load_1 = load i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_1"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %tmp_122 = add i8 -116, %j_4_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="8">
<![CDATA[
:11  %tmp_123 = zext i8 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weight_addr_10 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="weight_addr_10"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="8">
<![CDATA[
:13  %weight_load_11 = load i32* %weight_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="478" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %lstm_output_0_in = phi i32 [ %weight_load_9, %4 ], [ %tmp_129_cast, %6 ]

]]></Node>
<StgValue><ssdm name="lstm_output_0_in"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="32">
<![CDATA[
:2  %lstm_output = trunc i32 %lstm_output_0_in to i16

]]></Node>
<StgValue><ssdm name="lstm_output"/></StgValue>
</operation>

<operation id="480" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="482" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="483" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="7">
<![CDATA[
:8  %h_state_load_1 = load i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_1"/></StgValue>
</operation>

<operation id="485" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16">
<![CDATA[
:9  %tmp_121 = sext i16 %h_state_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="8">
<![CDATA[
:13  %weight_load_11 = load i32* %weight_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="32">
<![CDATA[
:14  %tmp_136 = trunc i32 %weight_load_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="488" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="16">
<![CDATA[
:15  %tmp_125 = sext i16 %tmp_136 to i32

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="489" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_126 = mul nsw i32 %tmp_121, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="490" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_137 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_126, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="491" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="21" op_0_bw="20">
<![CDATA[
:18  %tmp_127_cast = sext i20 %tmp_137 to i21

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="492" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="21" op_0_bw="16">
<![CDATA[
:19  %tmp_128_cast = sext i16 %lstm_output to i21

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="493" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:20  %tmp_129 = add i21 %tmp_127_cast, %tmp_128_cast

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="494" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="21">
<![CDATA[
:21  %tmp_129_cast = sext i21 %tmp_129 to i32

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="495" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:22  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_134) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="496" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="497" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i16P(i16* %lstm_out, i16 %lstm_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
