#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556d9fbf5b20 .scope module, "PipelinedMIPS_tb" "PipelinedMIPS_tb" 2 3;
 .timescale 0 0;
v0x556d9fc405e0_0 .var "Clk", 0 0;
v0x556d9fc40680_0 .var "Rst", 0 0;
S_0x556d9fbf11f0 .scope module, "P5SMIPS" "PipelinedMIPS" 2 7, 3 11 0, S_0x556d9fbf5b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 1 "Rst"
L_0x556d9fc40b00 .functor BUFZ 32, v0x556d9fc3e600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556d9fc510a0 .functor AND 1, v0x556d9fc324e0_0, L_0x556d9fc529e0, C4<1>, C4<1>;
L_0x556d9fc523e0 .functor OR 1, L_0x556d9fc510a0, v0x556d9fc326d0_0, C4<0>, C4<0>;
L_0x556d9fc52770 .functor XOR 32, L_0x556d9fc52e50, L_0x556d9fc531c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556d9fc529e0 .functor NOT 1, L_0x556d9fc52880, C4<0>, C4<0>, C4<0>;
L_0x556d9fc52af0 .functor AND 1, v0x556d9fc324e0_0, L_0x556d9fc529e0, C4<1>, C4<1>;
v0x556d9fc3d2f0_0 .net "ALUCnt", 3 0, v0x556d9fc11370_0;  1 drivers
v0x556d9fc3d420_0 .net "ALUOp", 1 0, L_0x556d9fc53eb0;  1 drivers
v0x556d9fc3d4e0_0 .net "ALUresult", 31 0, v0x556d9fc19610_0;  1 drivers
v0x556d9fc3d5b0_0 .net "ALUsrc", 0 0, v0x556d9fc32420_0;  1 drivers
v0x556d9fc3d680_0 .net "B", 31 0, L_0x556d9fc549c0;  1 drivers
v0x556d9fc3d7c0_0 .net "Clk", 0 0, v0x556d9fc405e0_0;  1 drivers
v0x556d9fc3d860_0 .net "ControlWire1", 7 0, L_0x556d9fc52450;  1 drivers
v0x556d9fc3d900_0 .net "ControlWire2", 3 0, L_0x556d9fc54330;  1 drivers
v0x556d9fc3d9e0_0 .net "ControlWire3", 1 0, L_0x556d9fc557a0;  1 drivers
v0x556d9fc3db50_0 .net "DO", 31 0, L_0x556d9fc56930;  1 drivers
v0x556d9fc3dc10_0 .var "EX_MEM_pipereg", 72 0;
v0x556d9fc3dcd0_0 .net "Extdata", 31 0, L_0x556d9fc535f0;  1 drivers
v0x556d9fc3dd90_0 .var "ID_EX_pipereg", 119 0;
v0x556d9fc3de70_0 .var "IF_ID_pipereg", 63 0;
v0x556d9fc3df50_0 .net "ImOffset", 31 0, L_0x556d9fc53bf0;  1 drivers
v0x556d9fc3e010_0 .net "Instruction", 31 0, L_0x556d9fc51a60;  1 drivers
v0x556d9fc3e0d0_0 .net "JA_BA", 31 0, L_0x556d9fc53e10;  1 drivers
v0x556d9fc3e2d0_0 .net "JuOffset28", 27 0, L_0x556d9fc53930;  1 drivers
v0x556d9fc3e390_0 .net "JuOffset32", 31 0, L_0x556d9fc521f0;  1 drivers
v0x556d9fc3e430_0 .var "MEM_WB_pipereg", 70 0;
v0x556d9fc3e4f0_0 .net "Offset_add", 31 0, v0x556d9fc35b20_0;  1 drivers
v0x556d9fc3e600_0 .var "PC_reg", 31 0;
v0x556d9fc3e6c0_0 .net "PCin", 31 0, L_0x556d9fc40cd0;  1 drivers
v0x556d9fc3e760_0 .net "PCout", 31 0, L_0x556d9fc40b00;  1 drivers
v0x556d9fc3e830_0 .net "PCsrc", 0 0, L_0x556d9fc523e0;  1 drivers
v0x556d9fc3e900_0 .net "Rst", 0 0, v0x556d9fc40680_0;  1 drivers
v0x556d9fc3e9f0_0 .net "Zero", 0 0, L_0x556d9fc54470;  1 drivers
v0x556d9fc3ea90_0 .net *"_s21", 3 0, L_0x556d9fc52150;  1 drivers
v0x556d9fc3eb30_0 .net *"_s24", 0 0, L_0x556d9fc510a0;  1 drivers
v0x556d9fc3ebd0_0 .net *"_s30", 31 0, L_0x556d9fc52770;  1 drivers
v0x556d9fc3ecb0_0 .net *"_s33", 0 0, L_0x556d9fc52880;  1 drivers
v0x556d9fc3ed70_0 .net *"_s49", 1 0, L_0x556d9fc54100;  1 drivers
v0x556d9fc3ee50_0 .net *"_s51", 1 0, L_0x556d9fc541a0;  1 drivers
v0x556d9fc3ef30_0 .net *"_s75", 0 0, L_0x556d9fc55510;  1 drivers
v0x556d9fc3f010_0 .net *"_s77", 0 0, L_0x556d9fc556b0;  1 drivers
v0x556d9fc3f0f0_0 .net "branch", 0 0, v0x556d9fc324e0_0;  1 drivers
v0x556d9fc3f1e0_0 .net "branch_zero", 0 0, L_0x556d9fc52af0;  1 drivers
v0x556d9fc3f280_0 .net "data1", 31 0, L_0x556d9fc52e50;  1 drivers
v0x556d9fc3f350_0 .net "data2", 31 0, L_0x556d9fc531c0;  1 drivers
v0x556d9fc3f420_0 .net "flush", 0 0, v0x556d9fc3ced0_0;  1 drivers
v0x556d9fc3f4f0_0 .net "hazType", 1 0, L_0x556d9fc40740;  1 drivers
v0x556d9fc3f5e0_0 .net "inc4_PC", 31 0, v0x556d9fc392a0_0;  1 drivers
v0x556d9fc3f6d0_0 .net "jump", 0 0, v0x556d9fc326d0_0;  1 drivers
o0x7fbcd9cbc7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556d9fc3f7c0_0 .net "memHAZ", 0 0, o0x7fbcd9cbc7f8;  0 drivers
v0x556d9fc3f860_0 .net "memRead", 0 0, v0x556d9fc32790_0;  1 drivers
v0x556d9fc3f900_0 .net "memWrite", 0 0, v0x556d9fc32850_0;  1 drivers
v0x556d9fc3f9a0_0 .net "memtoreg", 0 0, v0x556d9fc32910_0;  1 drivers
v0x556d9fc3fa70_0 .net "nop", 0 0, v0x556d9fc3d090_0;  1 drivers
v0x556d9fc3fb60_0 .net "opCode", 5 0, L_0x556d9fc51ee0;  1 drivers
v0x556d9fc3fc00_0 .net "opCode_nop", 5 0, L_0x556d9fc53fc0;  1 drivers
v0x556d9fc3fcf0_0 .net "rdSel", 4 0, L_0x556d9fc51e00;  1 drivers
v0x556d9fc3fd90_0 .net "regDst", 0 0, v0x556d9fc329d0_0;  1 drivers
v0x556d9fc3fe30_0 .net "regWrite", 0 0, v0x556d9fc32a90_0;  1 drivers
v0x556d9fc3ff00_0 .net "rsSel", 4 0, L_0x556d9fc51c40;  1 drivers
v0x556d9fc3fff0_0 .net "rtSel", 4 0, L_0x556d9fc51d10;  1 drivers
v0x556d9fc400e0_0 .net "stall", 3 0, v0x556d9fc3d180_0;  1 drivers
v0x556d9fc40180_0 .net "writeData", 31 0, L_0x556d9fc56f10;  1 drivers
v0x556d9fc40270_0 .net "writeReg", 4 0, L_0x556d9fc55060;  1 drivers
v0x556d9fc40380_0 .net "writeReg2", 4 0, L_0x556d9fc55a40;  1 drivers
v0x556d9fc40440_0 .net "writeReg3", 4 0, L_0x556d9fc52060;  1 drivers
v0x556d9fc404e0_0 .net "zero_eqdet", 0 0, L_0x556d9fc529e0;  1 drivers
E_0x556d9fb89140 .event posedge, v0x556d9fc332b0_0;
L_0x556d9fc40810 .part L_0x556d9fc54330, 3, 1;
L_0x556d9fc40910 .part L_0x556d9fc54330, 0, 1;
L_0x556d9fc40a30 .part L_0x556d9fc557a0, 1, 1;
L_0x556d9fc51c40 .part v0x556d9fc3de70_0, 21, 5;
L_0x556d9fc51d10 .part v0x556d9fc3de70_0, 16, 5;
L_0x556d9fc51e00 .part v0x556d9fc3de70_0, 11, 5;
L_0x556d9fc51ee0 .part v0x556d9fc3de70_0, 26, 6;
L_0x556d9fc52060 .part v0x556d9fc3e430_0, 64, 5;
L_0x556d9fc52150 .part v0x556d9fc3de70_0, 60, 4;
L_0x556d9fc521f0 .concat [ 28 4 0 0], L_0x556d9fc53930, L_0x556d9fc52150;
LS_0x556d9fc52450_0_0 .concat [ 1 1 1 2], v0x556d9fc329d0_0, v0x556d9fc32790_0, v0x556d9fc32910_0, L_0x556d9fc53eb0;
LS_0x556d9fc52450_0_4 .concat [ 1 1 1 0], v0x556d9fc32850_0, v0x556d9fc32a90_0, v0x556d9fc32420_0;
L_0x556d9fc52450 .concat [ 5 3 0 0], LS_0x556d9fc52450_0_0, LS_0x556d9fc52450_0_4;
L_0x556d9fc52880 .reduce/or L_0x556d9fc52770;
L_0x556d9fc53230 .part v0x556d9fc3e430_0, 70, 1;
L_0x556d9fc53780 .part v0x556d9fc3de70_0, 0, 16;
L_0x556d9fc539d0 .part v0x556d9fc3de70_0, 0, 26;
L_0x556d9fc53ce0 .part v0x556d9fc3de70_0, 32, 32;
L_0x556d9fc54100 .part v0x556d9fc3dd90_0, 111, 2;
L_0x556d9fc541a0 .part v0x556d9fc3dd90_0, 107, 2;
L_0x556d9fc54330 .concat [ 2 2 0 0], L_0x556d9fc541a0, L_0x556d9fc54100;
L_0x556d9fc54600 .part v0x556d9fc3dd90_0, 0, 32;
L_0x556d9fc54290 .part v0x556d9fc3dd90_0, 109, 2;
L_0x556d9fc54750 .part v0x556d9fc3dd90_0, 64, 6;
L_0x556d9fc548b0 .part v0x556d9fc3dd90_0, 114, 6;
L_0x556d9fc54a60 .part v0x556d9fc3dd90_0, 32, 32;
L_0x556d9fc54c20 .part v0x556d9fc3dd90_0, 64, 32;
L_0x556d9fc54e20 .part v0x556d9fc3dd90_0, 113, 1;
L_0x556d9fc55150 .part v0x556d9fc3dd90_0, 101, 5;
L_0x556d9fc55240 .part v0x556d9fc3dd90_0, 96, 5;
L_0x556d9fc55420 .part v0x556d9fc3dd90_0, 106, 1;
L_0x556d9fc55510 .part v0x556d9fc3dc10_0, 67, 1;
L_0x556d9fc556b0 .part v0x556d9fc3dc10_0, 65, 1;
L_0x556d9fc557a0 .concat [ 1 1 0 0], L_0x556d9fc556b0, L_0x556d9fc55510;
L_0x556d9fc55a40 .part v0x556d9fc3dc10_0, 68, 5;
L_0x556d9fc56ae0 .part v0x556d9fc3dc10_0, 0, 32;
L_0x556d9fc56ca0 .part v0x556d9fc3dc10_0, 32, 32;
L_0x556d9fc56d40 .part v0x556d9fc3dc10_0, 66, 1;
L_0x556d9fc56b80 .part v0x556d9fc3dc10_0, 64, 1;
L_0x556d9fc56fb0 .part v0x556d9fc3e430_0, 0, 32;
L_0x556d9fc571e0 .part v0x556d9fc3e430_0, 32, 32;
L_0x556d9fc57360 .part v0x556d9fc3e430_0, 69, 1;
S_0x556d9fc0ccb0 .scope module, "ALU0" "ALU" 3 137, 4 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Zero"
    .port_info 1 /OUTPUT 32 "ALUresult"
    .port_info 2 /INPUT 32 "A"
    .port_info 3 /INPUT 32 "B"
    .port_info 4 /INPUT 4 "AluOp"
v0x556d9fc17fa0_0 .net "A", 31 0, L_0x556d9fc54600;  1 drivers
v0x556d9fc19610_0 .var "ALUresult", 31 0;
v0x556d9fc1a420_0 .net "AluOp", 3 0, v0x556d9fc11370_0;  alias, 1 drivers
v0x556d9fc1acf0_0 .net "B", 31 0, L_0x556d9fc549c0;  alias, 1 drivers
v0x556d9fbe4c10_0 .net "Zero", 0 0, L_0x556d9fc54470;  alias, 1 drivers
L_0x7fbcd9c73408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556d9fbf4e10_0 .net/2u *"_s0", 31 0, L_0x7fbcd9c73408;  1 drivers
E_0x556d9fb88f20 .event edge, v0x556d9fc1acf0_0, v0x556d9fc17fa0_0, v0x556d9fc1a420_0;
L_0x556d9fc54470 .cmp/eq 32, v0x556d9fc19610_0, L_0x7fbcd9c73408;
S_0x556d9fc31970 .scope module, "ALU1" "ALUControl" 3 139, 5 190 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUCnt"
    .port_info 1 /INPUT 2 "AluOp"
    .port_info 2 /INPUT 6 "Funct"
    .port_info 3 /INPUT 6 "Imm"
v0x556d9fc11370_0 .var "ALUCnt", 3 0;
v0x556d9fc31bc0_0 .net "AluOp", 1 0, L_0x556d9fc54290;  1 drivers
v0x556d9fc31c80_0 .net "Funct", 5 0, L_0x556d9fc54750;  1 drivers
v0x556d9fc31d40_0 .net "Imm", 5 0, L_0x556d9fc548b0;  1 drivers
E_0x556d9fb888f0 .event edge, v0x556d9fc31c80_0, v0x556d9fc31bc0_0;
S_0x556d9fc31ea0 .scope module, "CUnit" "Control" 3 108, 5 3 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Instruction"
    .port_info 1 /OUTPUT 1 "ALUsrc"
    .port_info 2 /OUTPUT 1 "RegWrite"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "RegDst"
    .port_info 8 /OUTPUT 1 "Branch"
    .port_info 9 /OUTPUT 1 "Jump"
v0x556d9fc32190_0 .net "ALUOp", 1 0, L_0x556d9fc53eb0;  alias, 1 drivers
v0x556d9fc32290_0 .var "ALUOp0", 0 0;
v0x556d9fc32350_0 .var "ALUOp1", 0 0;
v0x556d9fc32420_0 .var "ALUsrc", 0 0;
v0x556d9fc324e0_0 .var "Branch", 0 0;
v0x556d9fc325f0_0 .net "Instruction", 5 0, L_0x556d9fc53fc0;  alias, 1 drivers
v0x556d9fc326d0_0 .var "Jump", 0 0;
v0x556d9fc32790_0 .var "MemRead", 0 0;
v0x556d9fc32850_0 .var "MemWrite", 0 0;
v0x556d9fc32910_0 .var "MemtoReg", 0 0;
v0x556d9fc329d0_0 .var "RegDst", 0 0;
v0x556d9fc32a90_0 .var "RegWrite", 0 0;
E_0x556d9fc1b5f0 .event edge, v0x556d9fc325f0_0;
L_0x556d9fc53eb0 .concat [ 1 1 0 0], v0x556d9fc32290_0, v0x556d9fc32350_0;
S_0x556d9fc32c90 .scope module, "DataMemory" "DataMemoryFile" 3 164, 6 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "MemError"
    .port_info 1 /OUTPUT 32 "ReadData"
    .port_info 2 /INPUT 32 "Address"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
v0x556d9fc32f70_0 .net "Address", 31 0, L_0x556d9fc56ae0;  1 drivers
v0x556d9fc33070_0 .net "Clk", 0 0, v0x556d9fc405e0_0;  alias, 1 drivers
v0x556d9fc33130_0 .net "MemError", 0 0, o0x7fbcd9cbc7f8;  alias, 0 drivers
v0x556d9fc331d0_0 .net "ReadData", 31 0, L_0x556d9fc56930;  alias, 1 drivers
v0x556d9fc332b0_0 .net "Rst", 0 0, v0x556d9fc40680_0;  alias, 1 drivers
v0x556d9fc333c0_0 .net "WriteData", 31 0, L_0x556d9fc56ca0;  1 drivers
v0x556d9fc334a0_0 .net *"_s0", 7 0, L_0x556d9fc55b30;  1 drivers
v0x556d9fc33580_0 .net *"_s10", 7 0, L_0x556d9fc55fd0;  1 drivers
v0x556d9fc33660_0 .net *"_s12", 32 0, L_0x556d9fc56070;  1 drivers
L_0x7fbcd9c734e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556d9fc33740_0 .net *"_s15", 0 0, L_0x7fbcd9c734e0;  1 drivers
L_0x7fbcd9c73528 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556d9fc33820_0 .net/2u *"_s16", 32 0, L_0x7fbcd9c73528;  1 drivers
v0x556d9fc33900_0 .net *"_s18", 32 0, L_0x556d9fc561b0;  1 drivers
v0x556d9fc339e0_0 .net *"_s2", 32 0, L_0x556d9fc55bd0;  1 drivers
v0x556d9fc33ac0_0 .net *"_s20", 7 0, L_0x556d9fc56380;  1 drivers
v0x556d9fc33ba0_0 .net *"_s22", 32 0, L_0x556d9fc56420;  1 drivers
L_0x7fbcd9c73570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556d9fc33c80_0 .net *"_s25", 0 0, L_0x7fbcd9c73570;  1 drivers
L_0x7fbcd9c735b8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556d9fc33d60_0 .net/2u *"_s26", 32 0, L_0x7fbcd9c735b8;  1 drivers
v0x556d9fc33e40_0 .net *"_s28", 32 0, L_0x556d9fc56560;  1 drivers
v0x556d9fc33f20_0 .net *"_s30", 7 0, L_0x556d9fc566f0;  1 drivers
v0x556d9fc34000_0 .net *"_s32", 31 0, L_0x556d9fc567f0;  1 drivers
o0x7fbcd9cbcb58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x556d9fc340e0_0 name=_s34
L_0x7fbcd9c73450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556d9fc341c0_0 .net *"_s5", 0 0, L_0x7fbcd9c73450;  1 drivers
L_0x7fbcd9c73498 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556d9fc342a0_0 .net/2u *"_s6", 32 0, L_0x7fbcd9c73498;  1 drivers
v0x556d9fc34380_0 .net *"_s8", 32 0, L_0x556d9fc55dd0;  1 drivers
v0x556d9fc34460 .array "dataMem", 63 0, 7 0;
v0x556d9fc34520_0 .net "memRead", 0 0, L_0x556d9fc56b80;  1 drivers
v0x556d9fc345e0_0 .net "memWrite", 0 0, L_0x556d9fc56d40;  1 drivers
E_0x556d9fc1b850 .event posedge, v0x556d9fc33070_0;
L_0x556d9fc55b30 .array/port v0x556d9fc34460, L_0x556d9fc55dd0;
L_0x556d9fc55bd0 .concat [ 32 1 0 0], L_0x556d9fc56ae0, L_0x7fbcd9c73450;
L_0x556d9fc55dd0 .arith/sum 33, L_0x556d9fc55bd0, L_0x7fbcd9c73498;
L_0x556d9fc55fd0 .array/port v0x556d9fc34460, L_0x556d9fc561b0;
L_0x556d9fc56070 .concat [ 32 1 0 0], L_0x556d9fc56ae0, L_0x7fbcd9c734e0;
L_0x556d9fc561b0 .arith/sum 33, L_0x556d9fc56070, L_0x7fbcd9c73528;
L_0x556d9fc56380 .array/port v0x556d9fc34460, L_0x556d9fc56560;
L_0x556d9fc56420 .concat [ 32 1 0 0], L_0x556d9fc56ae0, L_0x7fbcd9c73570;
L_0x556d9fc56560 .arith/sum 33, L_0x556d9fc56420, L_0x7fbcd9c735b8;
L_0x556d9fc566f0 .array/port v0x556d9fc34460, L_0x556d9fc56ae0;
L_0x556d9fc567f0 .concat [ 8 8 8 8], L_0x556d9fc566f0, L_0x556d9fc56380, L_0x556d9fc55fd0, L_0x556d9fc55b30;
L_0x556d9fc56930 .functor MUXZ 32, o0x7fbcd9cbcb58, L_0x556d9fc567f0, L_0x556d9fc56b80, C4<>;
S_0x556d9fc347a0 .scope module, "HazUnit" "HazardUnit" 3 40, 7 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "hazType"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "jump"
    .port_info 3 /INPUT 5 "EX_MEM_Rd"
    .port_info 4 /INPUT 5 "MEM_WB_Rd"
    .port_info 5 /INPUT 5 "ID_EX_Rt"
    .port_info 6 /INPUT 5 "ID_EX_Rs"
    .port_info 7 /INPUT 1 "EX_MEM_regWen"
    .port_info 8 /INPUT 1 "ID_EX_memRead"
    .port_info 9 /INPUT 1 "MEM_WB_regWen"
v0x556d9fc34b20_0 .net "EX_MEM_Rd", 4 0, L_0x556d9fc55060;  alias, 1 drivers
v0x556d9fc34c20_0 .net "EX_MEM_regWen", 0 0, L_0x556d9fc40810;  1 drivers
v0x556d9fc34ce0_0 .net "ID_EX_Rs", 4 0, L_0x556d9fc51c40;  alias, 1 drivers
v0x556d9fc34da0_0 .net "ID_EX_Rt", 4 0, L_0x556d9fc51d10;  alias, 1 drivers
v0x556d9fc34e80_0 .net "ID_EX_memRead", 0 0, L_0x556d9fc40910;  1 drivers
v0x556d9fc34f90_0 .net "MEM_WB_Rd", 4 0, L_0x556d9fc55a40;  alias, 1 drivers
v0x556d9fc35070_0 .net "MEM_WB_regWen", 0 0, L_0x556d9fc40a30;  1 drivers
v0x556d9fc35130_0 .net "branch", 0 0, L_0x556d9fc52af0;  alias, 1 drivers
v0x556d9fc351f0_0 .var "flush", 0 0;
v0x556d9fc352b0_0 .var "hazFlag", 0 0;
v0x556d9fc35370_0 .net "hazType", 1 0, L_0x556d9fc40740;  alias, 1 drivers
v0x556d9fc35450_0 .net "jump", 0 0, v0x556d9fc326d0_0;  alias, 1 drivers
v0x556d9fc354f0_0 .var "stall", 0 0;
E_0x556d9fc34a70/0 .event edge, v0x556d9fc35130_0, v0x556d9fc326d0_0, v0x556d9fc34c20_0, v0x556d9fc34b20_0;
E_0x556d9fc34a70/1 .event edge, v0x556d9fc34ce0_0, v0x556d9fc34da0_0, v0x556d9fc35070_0, v0x556d9fc34f90_0;
E_0x556d9fc34a70/2 .event edge, v0x556d9fc34e80_0;
E_0x556d9fc34a70 .event/or E_0x556d9fc34a70/0, E_0x556d9fc34a70/1, E_0x556d9fc34a70/2;
L_0x556d9fc40740 .concat [ 1 1 0 0], v0x556d9fc354f0_0, v0x556d9fc351f0_0;
S_0x556d9fc356d0 .scope module, "ImmAddressAdder" "Add" 3 104, 4 28 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x556d9fc35940_0 .net "A", 31 0, L_0x556d9fc53ce0;  1 drivers
v0x556d9fc35a40_0 .net "B", 31 0, L_0x556d9fc53bf0;  alias, 1 drivers
v0x556d9fc35b20_0 .var "Result", 31 0;
E_0x556d9fc358c0 .event edge, v0x556d9fc35a40_0, v0x556d9fc35940_0;
S_0x556d9fc35c60 .scope module, "InputSelectALU" "Mux" 3 141, 8 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x556d9fc54950 .functor NOT 1, L_0x556d9fc54e20, C4<0>, C4<0>, C4<0>;
v0x556d9fc35e60_0 .net "I0", 31 0, L_0x556d9fc54a60;  1 drivers
v0x556d9fc35f40_0 .net "I1", 31 0, L_0x556d9fc54c20;  1 drivers
v0x556d9fc36020_0 .net "Out", 31 0, L_0x556d9fc549c0;  alias, 1 drivers
v0x556d9fc36120_0 .net "Sel", 0 0, L_0x556d9fc54e20;  1 drivers
v0x556d9fc361c0_0 .net *"_s0", 0 0, L_0x556d9fc54950;  1 drivers
L_0x556d9fc549c0 .functor MUXZ 32, L_0x556d9fc54c20, L_0x556d9fc54a60, L_0x556d9fc54950, C4<>;
S_0x556d9fc36370 .scope module, "InstructionMemory" "InstructionMemoryFile" 3 65, 9 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address"
    .port_info 1 /OUTPUT 32 "Data"
    .port_info 2 /INPUT 1 "Clk"
v0x556d9fc365b0_0 .net "Address", 31 0, v0x556d9fc3e600_0;  1 drivers
v0x556d9fc366b0_0 .net "Clk", 0 0, v0x556d9fc405e0_0;  alias, 1 drivers
v0x556d9fc36770_0 .net "Data", 31 0, L_0x556d9fc51a60;  alias, 1 drivers
o0x7fbcd9cbd518 .functor BUFZ 1, C4<z>; HiZ drive
v0x556d9fc36840_0 .net "Rst", 0 0, o0x7fbcd9cbd518;  0 drivers
v0x556d9fc368e0_0 .net *"_s0", 7 0, L_0x556d9fc40e10;  1 drivers
v0x556d9fc36a10_0 .net *"_s10", 7 0, L_0x556d9fc51200;  1 drivers
v0x556d9fc36af0_0 .net *"_s12", 32 0, L_0x556d9fc512d0;  1 drivers
L_0x7fbcd9c730a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556d9fc36bd0_0 .net *"_s15", 0 0, L_0x7fbcd9c730a8;  1 drivers
L_0x7fbcd9c730f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556d9fc36cb0_0 .net/2u *"_s16", 32 0, L_0x7fbcd9c730f0;  1 drivers
v0x556d9fc36d90_0 .net *"_s18", 32 0, L_0x556d9fc513d0;  1 drivers
v0x556d9fc36e70_0 .net *"_s2", 32 0, L_0x556d9fc40ed0;  1 drivers
v0x556d9fc36f50_0 .net *"_s20", 7 0, L_0x556d9fc515a0;  1 drivers
v0x556d9fc37030_0 .net *"_s22", 32 0, L_0x556d9fc51640;  1 drivers
L_0x7fbcd9c73138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556d9fc37110_0 .net *"_s25", 0 0, L_0x7fbcd9c73138;  1 drivers
L_0x7fbcd9c73180 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556d9fc371f0_0 .net/2u *"_s26", 32 0, L_0x7fbcd9c73180;  1 drivers
v0x556d9fc372d0_0 .net *"_s28", 32 0, L_0x556d9fc517d0;  1 drivers
v0x556d9fc373b0_0 .net *"_s30", 7 0, L_0x556d9fc51960;  1 drivers
L_0x7fbcd9c73018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556d9fc37490_0 .net *"_s5", 0 0, L_0x7fbcd9c73018;  1 drivers
L_0x7fbcd9c73060 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556d9fc37570_0 .net/2u *"_s6", 32 0, L_0x7fbcd9c73060;  1 drivers
v0x556d9fc37650_0 .net *"_s8", 32 0, L_0x556d9fc51000;  1 drivers
v0x556d9fc37730 .array "imembank", 63 0, 7 0;
L_0x556d9fc40e10 .array/port v0x556d9fc37730, L_0x556d9fc51000;
L_0x556d9fc40ed0 .concat [ 32 1 0 0], v0x556d9fc3e600_0, L_0x7fbcd9c73018;
L_0x556d9fc51000 .arith/sum 33, L_0x556d9fc40ed0, L_0x7fbcd9c73060;
L_0x556d9fc51200 .array/port v0x556d9fc37730, L_0x556d9fc513d0;
L_0x556d9fc512d0 .concat [ 32 1 0 0], v0x556d9fc3e600_0, L_0x7fbcd9c730a8;
L_0x556d9fc513d0 .arith/sum 33, L_0x556d9fc512d0, L_0x7fbcd9c730f0;
L_0x556d9fc515a0 .array/port v0x556d9fc37730, L_0x556d9fc517d0;
L_0x556d9fc51640 .concat [ 32 1 0 0], v0x556d9fc3e600_0, L_0x7fbcd9c73138;
L_0x556d9fc517d0 .arith/sum 33, L_0x556d9fc51640, L_0x7fbcd9c73180;
L_0x556d9fc51960 .array/port v0x556d9fc37730, v0x556d9fc3e600_0;
L_0x556d9fc51a60 .concat [ 8 8 8 8], L_0x556d9fc51960, L_0x556d9fc515a0, L_0x556d9fc51200, L_0x556d9fc40e10;
S_0x556d9fc37870 .scope module, "JumpAddressSel" "Mux" 3 106, 8 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x556d9fc52970 .functor NOT 1, v0x556d9fc324e0_0, C4<0>, C4<0>, C4<0>;
v0x556d9fc37a60_0 .net "I0", 31 0, L_0x556d9fc521f0;  alias, 1 drivers
v0x556d9fc37b40_0 .net "I1", 31 0, v0x556d9fc35b20_0;  alias, 1 drivers
v0x556d9fc37c30_0 .net "Out", 31 0, L_0x556d9fc53e10;  alias, 1 drivers
v0x556d9fc37d00_0 .net "Sel", 0 0, v0x556d9fc324e0_0;  alias, 1 drivers
v0x556d9fc37dd0_0 .net *"_s0", 0 0, L_0x556d9fc52970;  1 drivers
L_0x556d9fc53e10 .functor MUXZ 32, v0x556d9fc35b20_0, L_0x556d9fc521f0, L_0x556d9fc52970, C4<>;
S_0x556d9fc37f10 .scope module, "MemorySelMux" "Mux" 3 176, 8 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x556d9fc55e70 .functor NOT 1, L_0x556d9fc57360, C4<0>, C4<0>, C4<0>;
v0x556d9fc38150_0 .net "I0", 31 0, L_0x556d9fc56fb0;  1 drivers
v0x556d9fc38250_0 .net "I1", 31 0, L_0x556d9fc571e0;  1 drivers
v0x556d9fc38330_0 .net "Out", 31 0, L_0x556d9fc56f10;  alias, 1 drivers
v0x556d9fc38420_0 .net "Sel", 0 0, L_0x556d9fc57360;  1 drivers
v0x556d9fc384e0_0 .net *"_s0", 0 0, L_0x556d9fc55e70;  1 drivers
L_0x556d9fc56f10 .functor MUXZ 32, L_0x556d9fc571e0, L_0x556d9fc56fb0, L_0x556d9fc55e70, C4<>;
S_0x556d9fc38690 .scope module, "NOPinsert" "Mux6" 3 110, 8 21 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Out"
    .port_info 1 /INPUT 6 "I0"
    .port_info 2 /INPUT 6 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x556d9fc53f50 .functor NOT 1, v0x556d9fc3d090_0, C4<0>, C4<0>, C4<0>;
v0x556d9fc388d0_0 .net "I0", 5 0, L_0x556d9fc51ee0;  alias, 1 drivers
L_0x7fbcd9c733c0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x556d9fc389d0_0 .net "I1", 5 0, L_0x7fbcd9c733c0;  1 drivers
v0x556d9fc38ab0_0 .net "Out", 5 0, L_0x556d9fc53fc0;  alias, 1 drivers
v0x556d9fc38bb0_0 .net "Sel", 0 0, v0x556d9fc3d090_0;  alias, 1 drivers
v0x556d9fc38c50_0 .net *"_s0", 0 0, L_0x556d9fc53f50;  1 drivers
L_0x556d9fc53fc0 .functor MUXZ 6, L_0x7fbcd9c733c0, L_0x556d9fc51ee0, L_0x556d9fc53f50, C4<>;
S_0x556d9fc38e00 .scope module, "PCAddressIncrement" "Add" 3 66, 4 28 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x556d9fc390c0_0 .net "A", 31 0, L_0x556d9fc40b00;  alias, 1 drivers
L_0x7fbcd9c731c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556d9fc391c0_0 .net "B", 31 0, L_0x7fbcd9c731c8;  1 drivers
v0x556d9fc392a0_0 .var "Result", 31 0;
E_0x556d9fc39040 .event edge, v0x556d9fc391c0_0, v0x556d9fc390c0_0;
S_0x556d9fc393e0 .scope module, "PCSelect" "Mux" 3 64, 8 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x556d9fc40c10 .functor NOT 1, L_0x556d9fc523e0, C4<0>, C4<0>, C4<0>;
v0x556d9fc39650_0 .net "I0", 31 0, v0x556d9fc392a0_0;  alias, 1 drivers
v0x556d9fc39740_0 .net "I1", 31 0, L_0x556d9fc53e10;  alias, 1 drivers
v0x556d9fc39810_0 .net "Out", 31 0, L_0x556d9fc40cd0;  alias, 1 drivers
v0x556d9fc398e0_0 .net "Sel", 0 0, L_0x556d9fc523e0;  alias, 1 drivers
v0x556d9fc399a0_0 .net *"_s0", 0 0, L_0x556d9fc40c10;  1 drivers
L_0x556d9fc40cd0 .functor MUXZ 32, L_0x556d9fc53e10, v0x556d9fc392a0_0, L_0x556d9fc40c10, C4<>;
S_0x556d9fc39b50 .scope module, "RdRtSelRF" "Mux5" 3 143, 8 11 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Out"
    .port_info 1 /INPUT 5 "I0"
    .port_info 2 /INPUT 5 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x556d9fc54ff0 .functor NOT 1, L_0x556d9fc55420, C4<0>, C4<0>, C4<0>;
v0x556d9fc39d90_0 .net "I0", 4 0, L_0x556d9fc55150;  1 drivers
v0x556d9fc39e90_0 .net "I1", 4 0, L_0x556d9fc55240;  1 drivers
v0x556d9fc39f70_0 .net "Out", 4 0, L_0x556d9fc55060;  alias, 1 drivers
v0x556d9fc3a070_0 .net "Sel", 0 0, L_0x556d9fc55420;  1 drivers
v0x556d9fc3a110_0 .net *"_s0", 0 0, L_0x556d9fc54ff0;  1 drivers
L_0x556d9fc55060 .functor MUXZ 5, L_0x556d9fc55240, L_0x556d9fc55150, L_0x556d9fc54ff0, C4<>;
S_0x556d9fc3a2c0 .scope module, "Registers" "RegisterFile" 3 95, 10 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data1"
    .port_info 1 /OUTPUT 32 "data2"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "writeReg"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
    .port_info 8 /INPUT 1 "regWen"
L_0x556d9fc52e50 .functor BUFZ 32, L_0x556d9fc52c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556d9fc531c0 .functor BUFZ 32, L_0x556d9fc52f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556d9fc3a640_0 .net "Clk", 0 0, v0x556d9fc405e0_0;  alias, 1 drivers
v0x556d9fc3a750_0 .net "Rst", 0 0, v0x556d9fc40680_0;  alias, 1 drivers
v0x556d9fc3a810_0 .net *"_s0", 31 0, L_0x556d9fc52c80;  1 drivers
v0x556d9fc3a8b0_0 .net *"_s10", 6 0, L_0x556d9fc52fb0;  1 drivers
L_0x7fbcd9c73258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556d9fc3a970_0 .net *"_s13", 1 0, L_0x7fbcd9c73258;  1 drivers
v0x556d9fc3aaa0_0 .net *"_s2", 6 0, L_0x556d9fc52d20;  1 drivers
L_0x7fbcd9c73210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556d9fc3ab80_0 .net *"_s5", 1 0, L_0x7fbcd9c73210;  1 drivers
v0x556d9fc3ac60_0 .net *"_s8", 31 0, L_0x556d9fc52f10;  1 drivers
v0x556d9fc3ad40_0 .net "data1", 31 0, L_0x556d9fc52e50;  alias, 1 drivers
v0x556d9fc3aeb0_0 .net "data2", 31 0, L_0x556d9fc531c0;  alias, 1 drivers
v0x556d9fc3af90_0 .net "read1", 4 0, L_0x556d9fc51c40;  alias, 1 drivers
v0x556d9fc3b050_0 .net "read2", 4 0, L_0x556d9fc51d10;  alias, 1 drivers
v0x556d9fc3b120_0 .net "regWen", 0 0, L_0x556d9fc53230;  1 drivers
v0x556d9fc3b1c0 .array "registerbank", 31 0, 31 0;
v0x556d9fc3b280_0 .net "writeData", 31 0, L_0x556d9fc56f10;  alias, 1 drivers
v0x556d9fc3b370_0 .net "writeReg", 4 0, L_0x556d9fc52060;  alias, 1 drivers
E_0x556d9fc3a5c0 .event negedge, v0x556d9fc33070_0;
L_0x556d9fc52c80 .array/port v0x556d9fc3b1c0, L_0x556d9fc52d20;
L_0x556d9fc52d20 .concat [ 5 2 0 0], L_0x556d9fc51c40, L_0x7fbcd9c73210;
L_0x556d9fc52f10 .array/port v0x556d9fc3b1c0, L_0x556d9fc52fb0;
L_0x556d9fc52fb0 .concat [ 5 2 0 0], L_0x556d9fc51d10, L_0x7fbcd9c73258;
S_0x556d9fc3b550 .scope module, "Shiftby2" "Shft2" 3 102, 11 10 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "In"
v0x556d9fc3b730_0 .net "In", 31 0, L_0x556d9fc535f0;  alias, 1 drivers
v0x556d9fc3b830_0 .net "Out", 31 0, L_0x556d9fc53bf0;  alias, 1 drivers
v0x556d9fc3b920_0 .net *"_s1", 29 0, L_0x556d9fc53ac0;  1 drivers
L_0x7fbcd9c73378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556d9fc3b9f0_0 .net/2u *"_s2", 1 0, L_0x7fbcd9c73378;  1 drivers
L_0x556d9fc53ac0 .part L_0x556d9fc535f0, 0, 30;
L_0x556d9fc53bf0 .concat [ 2 30 0 0], L_0x7fbcd9c73378, L_0x556d9fc53ac0;
S_0x556d9fc3bb30 .scope module, "Shiftby2Jump" "Shft2Jump" 3 99, 11 20 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "Out"
    .port_info 1 /INPUT 26 "In"
v0x556d9fc3be50_0 .net "In", 25 0, L_0x556d9fc539d0;  1 drivers
v0x556d9fc3bf50_0 .net "Out", 27 0, L_0x556d9fc53930;  alias, 1 drivers
L_0x7fbcd9c73330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556d9fc3c030_0 .net/2u *"_s0", 1 0, L_0x7fbcd9c73330;  1 drivers
L_0x556d9fc53930 .concat [ 2 26 0 0], L_0x7fbcd9c73330, L_0x556d9fc539d0;
S_0x556d9fc3c180 .scope module, "SignExtend" "SignExt" 3 97, 11 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 16 "In"
v0x556d9fc3c390_0 .net "In", 15 0, L_0x556d9fc53780;  1 drivers
v0x556d9fc3c490_0 .net "Out", 31 0, L_0x556d9fc535f0;  alias, 1 drivers
v0x556d9fc3c580_0 .net *"_s1", 0 0, L_0x556d9fc53320;  1 drivers
L_0x7fbcd9c732a0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x556d9fc3c650_0 .net/2u *"_s2", 15 0, L_0x7fbcd9c732a0;  1 drivers
v0x556d9fc3c730_0 .net *"_s4", 31 0, L_0x556d9fc533c0;  1 drivers
L_0x7fbcd9c732e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556d9fc3c860_0 .net/2u *"_s6", 15 0, L_0x7fbcd9c732e8;  1 drivers
v0x556d9fc3c940_0 .net *"_s8", 31 0, L_0x556d9fc53500;  1 drivers
L_0x556d9fc53320 .part L_0x556d9fc53780, 15, 1;
L_0x556d9fc533c0 .concat [ 16 16 0 0], L_0x556d9fc53780, L_0x7fbcd9c732a0;
L_0x556d9fc53500 .concat [ 16 16 0 0], L_0x556d9fc53780, L_0x7fbcd9c732e8;
L_0x556d9fc535f0 .functor MUXZ 32, L_0x556d9fc53500, L_0x556d9fc533c0, L_0x556d9fc53320, C4<>;
S_0x556d9fc3ca80 .scope module, "pipRegCntrl" "pipeRegControl" 3 41, 12 1 0, S_0x556d9fbf11f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nop"
    .port_info 1 /OUTPUT 4 "stall"
    .port_info 2 /OUTPUT 1 "flush"
    .port_info 3 /INPUT 2 "hazType"
    .port_info 4 /INPUT 1 "Clk"
v0x556d9fc3cd30_0 .net "Clk", 0 0, v0x556d9fc405e0_0;  alias, 1 drivers
v0x556d9fc3cdf0_0 .var "State", 1 0;
v0x556d9fc3ced0_0 .var "flush", 0 0;
v0x556d9fc3cfa0_0 .net "hazType", 1 0, L_0x556d9fc40740;  alias, 1 drivers
v0x556d9fc3d090_0 .var "nop", 0 0;
v0x556d9fc3d180_0 .var "stall", 3 0;
E_0x556d9fc3ccd0 .event edge, v0x556d9fc3cdf0_0;
    .scope S_0x556d9fc347a0;
T_0 ;
    %wait E_0x556d9fc34a70;
    %load/vec4 v0x556d9fc35130_0;
    %flag_set/vec4 8;
    %load/vec4 v0x556d9fc35450_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc351f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc352b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc351f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc352b0_0, 0;
T_0.1 ;
    %load/vec4 v0x556d9fc34c20_0;
    %load/vec4 v0x556d9fc34b20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x556d9fc34b20_0;
    %load/vec4 v0x556d9fc34ce0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x556d9fc34b20_0;
    %load/vec4 v0x556d9fc34da0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc354f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc352b0_0, 0;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x556d9fc35070_0;
    %load/vec4 v0x556d9fc34f90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x556d9fc34f90_0;
    %load/vec4 v0x556d9fc34ce0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x556d9fc34f90_0;
    %load/vec4 v0x556d9fc34da0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc354f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc352b0_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x556d9fc34e80_0;
    %load/vec4 v0x556d9fc34f90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x556d9fc34b20_0;
    %load/vec4 v0x556d9fc34ce0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x556d9fc34b20_0;
    %load/vec4 v0x556d9fc34da0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc354f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc352b0_0, 0;
T_0.12 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc354f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc351f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc352b0_0, 0;
T_0.11 ;
T_0.7 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556d9fc3ca80;
T_1 ;
    %wait E_0x556d9fc3a5c0;
    %load/vec4 v0x556d9fc3cfa0_0;
    %assign/vec4 v0x556d9fc3cdf0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556d9fc3ca80;
T_2 ;
    %wait E_0x556d9fc3ccd0;
    %load/vec4 v0x556d9fc3cdf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc3d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc3ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc3d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc3ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc3d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc3ced0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc3d090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc3ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc3d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc3ced0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3d180_0, 4, 5;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556d9fc36370;
T_3 ;
    %vpi_call 9 8 "$readmemh", "Instruction_Memory.txt", v0x556d9fc37730 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x556d9fc38e00;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556d9fc392a0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x556d9fc38e00;
T_5 ;
    %wait E_0x556d9fc39040;
    %load/vec4 v0x556d9fc390c0_0;
    %load/vec4 v0x556d9fc391c0_0;
    %add;
    %store/vec4 v0x556d9fc392a0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556d9fc3a2c0;
T_6 ;
    %wait E_0x556d9fc1b850;
    %load/vec4 v0x556d9fc3a750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 10 13 "$readmemh", "Register_File.txt", v0x556d9fc3b1c0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556d9fc3a2c0;
T_7 ;
    %wait E_0x556d9fc3a5c0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d9fc3b1c0, 0, 4;
    %load/vec4 v0x556d9fc3b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x556d9fc3b280_0;
    %load/vec4 v0x556d9fc3b370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d9fc3b1c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556d9fc356d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556d9fc35b20_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x556d9fc356d0;
T_9 ;
    %wait E_0x556d9fc358c0;
    %load/vec4 v0x556d9fc35940_0;
    %load/vec4 v0x556d9fc35a40_0;
    %add;
    %store/vec4 v0x556d9fc35b20_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556d9fc31ea0;
T_10 ;
    %wait E_0x556d9fc1b5f0;
    %load/vec4 v0x556d9fc325f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc329d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x556d9fc32910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc326d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d9fc32350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556d9fc32290_0, 0;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x556d9fc0ccb0;
T_11 ;
    %wait E_0x556d9fb88f20;
    %load/vec4 v0x556d9fc1a420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.0 ;
    %load/vec4 v0x556d9fc17fa0_0;
    %load/vec4 v0x556d9fc1acf0_0;
    %and;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.1 ;
    %load/vec4 v0x556d9fc17fa0_0;
    %load/vec4 v0x556d9fc1acf0_0;
    %or;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x556d9fc17fa0_0;
    %load/vec4 v0x556d9fc1acf0_0;
    %add;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x556d9fc17fa0_0;
    %load/vec4 v0x556d9fc1acf0_0;
    %sub;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x556d9fc17fa0_0;
    %load/vec4 v0x556d9fc1acf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x556d9fc17fa0_0;
    %load/vec4 v0x556d9fc1acf0_0;
    %or;
    %inv;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x556d9fc17fa0_0;
    %ix/getv 4, v0x556d9fc1acf0_0;
    %shiftl 4;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x556d9fc17fa0_0;
    %ix/getv 4, v0x556d9fc1acf0_0;
    %shiftr 4;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x556d9fc17fa0_0;
    %ix/getv 4, v0x556d9fc1acf0_0;
    %shiftr 4;
    %assign/vec4 v0x556d9fc19610_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x556d9fc31970;
T_12 ;
    %wait E_0x556d9fb888f0;
    %load/vec4 v0x556d9fc31bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556d9fc11370_0, 0, 4;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556d9fc11370_0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x556d9fc31c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x556d9fc11370_0, 0, 4;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x556d9fc11370_0, 0, 4;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556d9fc11370_0, 0, 4;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556d9fc11370_0, 0, 4;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556d9fc11370_0, 0, 4;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556d9fc11370_0, 0, 4;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556d9fc11370_0, 0, 4;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x556d9fc32c90;
T_13 ;
    %vpi_call 6 11 "$readmemh", "Data_Memory.txt", v0x556d9fc34460 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x556d9fc32c90;
T_14 ;
    %wait E_0x556d9fc1b850;
    %load/vec4 v0x556d9fc345e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x556d9fc333c0_0;
    %split/vec4 8;
    %ix/getv 3, v0x556d9fc32f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d9fc34460, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x556d9fc32f70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d9fc34460, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x556d9fc32f70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d9fc34460, 0, 4;
    %load/vec4 v0x556d9fc32f70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d9fc34460, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x556d9fbf11f0;
T_15 ;
    %wait E_0x556d9fb89140;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556d9fc3e600_0, 0, 32;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x556d9fc3de70_0, 0;
    %pushi/vec4 0, 0, 120;
    %assign/vec4 v0x556d9fc3dd90_0, 0;
    %pushi/vec4 0, 0, 73;
    %assign/vec4 v0x556d9fc3dc10_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x556d9fc3e430_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x556d9fbf11f0;
T_16 ;
    %wait E_0x556d9fc1b850;
    %load/vec4 v0x556d9fc400e0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x556d9fc3e6c0_0;
    %assign/vec4 v0x556d9fc3e600_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x556d9fc3e600_0;
    %assign/vec4 v0x556d9fc3e600_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x556d9fbf11f0;
T_17 ;
    %wait E_0x556d9fc1b850;
    %load/vec4 v0x556d9fc400e0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x556d9fc3e010_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3de70_0, 4, 5;
    %load/vec4 v0x556d9fc3f5e0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3de70_0, 4, 5;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x556d9fc3de70_0;
    %assign/vec4 v0x556d9fc3de70_0, 0;
T_17.1 ;
    %load/vec4 v0x556d9fc3f420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x556d9fc3de70_0, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x556d9fbf11f0;
T_18 ;
    %wait E_0x556d9fc1b850;
    %load/vec4 v0x556d9fc400e0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x556d9fc3f280_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dd90_0, 4, 5;
    %load/vec4 v0x556d9fc3f350_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dd90_0, 4, 5;
    %load/vec4 v0x556d9fc3dcd0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dd90_0, 4, 5;
    %load/vec4 v0x556d9fc3fff0_0;
    %load/vec4 v0x556d9fc3fcf0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dd90_0, 4, 5;
    %load/vec4 v0x556d9fc3d860_0;
    %ix/load 4, 106, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dd90_0, 4, 5;
    %load/vec4 v0x556d9fc3fc00_0;
    %ix/load 4, 114, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dd90_0, 4, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x556d9fc3fa70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x556d9fc3fc00_0;
    %load/vec4 v0x556d9fc3d860_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %assign/vec4 v0x556d9fc3dd90_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x556d9fc3dd90_0;
    %assign/vec4 v0x556d9fc3dd90_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x556d9fbf11f0;
T_19 ;
    %wait E_0x556d9fc1b850;
    %load/vec4 v0x556d9fc400e0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x556d9fc3d4e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dc10_0, 4, 5;
    %load/vec4 v0x556d9fc3dd90_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dc10_0, 4, 5;
    %load/vec4 v0x556d9fc3d900_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dc10_0, 4, 5;
    %load/vec4 v0x556d9fc40270_0;
    %ix/load 4, 68, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3dc10_0, 4, 5;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x556d9fc3dc10_0;
    %assign/vec4 v0x556d9fc3dc10_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x556d9fbf11f0;
T_20 ;
    %wait E_0x556d9fc1b850;
    %load/vec4 v0x556d9fc3db50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3e430_0, 4, 5;
    %load/vec4 v0x556d9fc3dc10_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3e430_0, 4, 5;
    %load/vec4 v0x556d9fc40380_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3e430_0, 4, 5;
    %load/vec4 v0x556d9fc3d9e0_0;
    %ix/load 4, 69, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556d9fc3e430_0, 4, 5;
    %jmp T_20;
    .thread T_20;
    .scope S_0x556d9fbf5b20;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d9fc405e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d9fc40680_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d9fc40680_0, 0, 1;
T_21.0 ;
    %delay 1, 0;
    %load/vec4 v0x556d9fc405e0_0;
    %inv;
    %store/vec4 v0x556d9fc405e0_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x556d9fbf5b20;
T_22 ;
    %vpi_call 2 20 "$dumpfile", "Test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556d9fbf5b20 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d9fc40680_0, 0, 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "PipelinedMIPS_tb.v";
    "./PipelinedMIPS.v";
    "./ALU.v";
    "./Control.v";
    "./Data_Memory_File.v";
    "./HazardUnit.v";
    "./Mux.v";
    "./Instruction_Memory_File.v";
    "./Register_File.v";
    "./SignExtension.v";
    "./PipelineRegisterController.v";
