WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAp branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000004 cycles: 1278764 cumulative IPC: 3.91 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 5000004 cycles: 1278764 cumulative IPC: 3.91 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 3441385 heartbeat IPC: 2.906 cumulative IPC: 2.312 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 7942570 heartbeat IPC: 2.222 cumulative IPC: 2.251 (Simulation time: 00 hr 03 min 46 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 8860967 cumulative IPC: 2.257 (Simulation time: 00 hr 04 min 48 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 8860967 cumulative IPC: 2.257 (Simulation time: 00 hr 04 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/628.pop2_s-17B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.257 instructions: 20000001 cycles: 8860967
CPU 0 Branch Prediction Accuracy: 97.41% MPKI: 2.955 Average ROB Occupancy at Mispredict: 125.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0512
BRANCH_INDIRECT: 0.0016
BRANCH_CONDITIONAL: 2.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     240782 HIT:     179576 MISS:      61206
LLC LOAD         ACCESS:     138460 HIT:      82807 MISS:      55653
LLC RFO          ACCESS:      36876 HIT:      32554 MISS:       4322
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      64320 HIT:      63808 MISS:        512
LLC TRANSLATION  ACCESS:       1126 HIT:        407 MISS:        719
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 186 cycles
cpu0_DTLB TOTAL        ACCESS:    4294832 HIT:    4252939 MISS:      41893
cpu0_DTLB LOAD         ACCESS:    4294832 HIT:    4252939 MISS:      41893
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.6 cycles
cpu0_ITLB TOTAL        ACCESS:      79601 HIT:      76490 MISS:       3111
cpu0_ITLB LOAD         ACCESS:      79601 HIT:      76490 MISS:       3111
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.329 cycles
cpu0_L1D TOTAL        ACCESS:    5204668 HIT:    3910961 MISS:    1293707
cpu0_L1D LOAD         ACCESS:    3691007 HIT:    2802962 MISS:     888045
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1512310 HIT:    1107929 MISS:     404381
cpu0_L1D TRANSLATION  ACCESS:       1351 HIT:         70 MISS:       1281
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.07 cycles
cpu0_L1I TOTAL        ACCESS:      97292 HIT:      48914 MISS:      48378
cpu0_L1I LOAD         ACCESS:      97292 HIT:      48914 MISS:      48378
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.6 cycles
cpu0_L2C TOTAL        ACCESS:     601869 HIT:     425402 MISS:     176467
cpu0_L2C LOAD         ACCESS:     328443 HIT:     189983 MISS:     138460
cpu0_L2C RFO          ACCESS:     109109 HIT:      72233 MISS:      36876
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     163071 HIT:     163066 MISS:          5
cpu0_L2C TRANSLATION  ACCESS:       1246 HIT:        120 MISS:       1126
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 84.88 cycles
cpu0_STLB TOTAL        ACCESS:      17556 HIT:      16570 MISS:        986
cpu0_STLB LOAD         ACCESS:      17556 HIT:      16570 MISS:        986
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 485.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30098
  ROW_BUFFER_MISS:      30596
 AVG DBUS CONGESTED CYCLE: 3.844
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2514
  FULL:      12893
