<stg><name>rocev2_top</name>


<trans_list>

<trans id="373" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:0 %local_ip_address_read = read i128 @_ssdm_op_Read.ap_none.i128, i128 %local_ip_address

]]></Node>
<StgValue><ssdm name="local_ip_address_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="64">
<![CDATA[
entry:1 %local_ip_address_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_ip_address_c"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="160" op_5_bw="1" op_6_bw="4" op_7_bw="128" op_8_bw="4" op_9_bw="64">
<![CDATA[
entry:204 %call_ln269 = call void @process_ipv4<64>, i128 %rx_crc2ipFifo, i1 %header_ready, i16 %header_idx, i160 %header_header_V, i1 %metaWritten_3, i4 %headerWordsDropped_V, i128 %rx_process2dropFifo, i4 %rx_process2dropLengthFifo, i64 %rx_ip2udpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln269"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="1" op_3_bw="48" op_4_bw="48" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="256" op_9_bw="128" op_10_bw="144">
<![CDATA[
entry:228 %call_ln2633 = call void @local_req_handler, i184 %s_axis_tx_meta, i1 %lrh_state, i48 %meta_local_vaddr_V, i48 %meta_remote_vaddr_V, i32 %meta_length_V_1, i32 %meta_op_code_5, i24 %meta_qpn_V_1, i256 %tx_appMetaFifo, i128 %tx_readReqAddr_push, i144 %tx_localMemCmdFifo

]]></Node>
<StgValue><ssdm name="call_ln2633"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:0 %local_ip_address_read = read i128 @_ssdm_op_Read.ap_none.i128, i128 %local_ip_address

]]></Node>
<StgValue><ssdm name="local_ip_address_read"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:203 %call_ln788 = call void @entry_proc, i128 %local_ip_address_read, i128 %local_ip_address_c

]]></Node>
<StgValue><ssdm name="call_ln788"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="160" op_5_bw="1" op_6_bw="4" op_7_bw="128" op_8_bw="4" op_9_bw="64">
<![CDATA[
entry:204 %call_ln269 = call void @process_ipv4<64>, i128 %rx_crc2ipFifo, i1 %header_ready, i16 %header_idx, i160 %header_header_V, i1 %metaWritten_3, i4 %headerWordsDropped_V, i128 %rx_process2dropFifo, i4 %rx_process2dropLengthFifo, i64 %rx_ip2udpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln269"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="1" op_3_bw="48" op_4_bw="48" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="256" op_9_bw="128" op_10_bw="144">
<![CDATA[
entry:228 %call_ln2633 = call void @local_req_handler, i184 %s_axis_tx_meta, i1 %lrh_state, i48 %meta_local_vaddr_V, i48 %meta_remote_vaddr_V, i32 %meta_length_V_1, i32 %meta_op_code_5, i24 %meta_qpn_V_1, i256 %tx_appMetaFifo, i128 %tx_readReqAddr_push, i144 %tx_localMemCmdFifo

]]></Node>
<StgValue><ssdm name="call_ln2633"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="3" op_4_bw="32" op_5_bw="29" op_6_bw="8" op_7_bw="96" op_8_bw="128" op_9_bw="128" op_10_bw="128">
<![CDATA[
entry:229 %call_ln2651 = call void @tx_pkg_arbiter<64>, i128 %s_axis_tx_data, i128 %s_axis_mem_read_data, i3 %state, i32 %info_type, i29 %info_words_V, i8 %wordCounter_V, i96 %tx_pkgInfoFifo, i128 %tx_split2aethShift, i128 %tx_rethMerge2rethShift, i128 %tx_rawPayFifo

]]></Node>
<StgValue><ssdm name="call_ln2651"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="160" op_5_bw="1" op_6_bw="4" op_7_bw="128" op_8_bw="4" op_9_bw="64">
<![CDATA[
entry:204 %call_ln269 = call void @process_ipv4<64>, i128 %rx_crc2ipFifo, i1 %header_ready, i16 %header_idx, i160 %header_header_V, i1 %metaWritten_3, i4 %headerWordsDropped_V, i128 %rx_process2dropFifo, i4 %rx_process2dropLengthFifo, i64 %rx_ip2udpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln269"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="3" op_4_bw="32" op_5_bw="29" op_6_bw="8" op_7_bw="96" op_8_bw="128" op_9_bw="128" op_10_bw="128">
<![CDATA[
entry:229 %call_ln2651 = call void @tx_pkg_arbiter<64>, i128 %s_axis_tx_data, i128 %s_axis_mem_read_data, i3 %state, i32 %info_type, i29 %info_words_V, i8 %wordCounter_V, i96 %tx_pkgInfoFifo, i128 %tx_split2aethShift, i128 %tx_rethMerge2rethShift, i128 %tx_rawPayFifo

]]></Node>
<StgValue><ssdm name="call_ln2651"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="8" op_4_bw="4" op_5_bw="128" op_6_bw="4" op_7_bw="128" op_8_bw="0">
<![CDATA[
entry:205 %call_ln271 = call void @ipv4_drop_optional_ip_header<64>, i3 %doh_state, i64 %prevWord_data_V, i8 %prevWord_keep_V_2, i4 %rx_process2dropLengthFifo, i128 %rx_process2dropFifo, i4 %length_V, i128 %rx_ip2udpFifo

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="8" op_4_bw="4" op_5_bw="128" op_6_bw="4" op_7_bw="128" op_8_bw="0">
<![CDATA[
entry:205 %call_ln271 = call void @ipv4_drop_optional_ip_header<64>, i3 %doh_state, i64 %prevWord_data_V, i8 %prevWord_keep_V_2, i4 %rx_process2dropLengthFifo, i128 %rx_process2dropFifo, i4 %length_V, i128 %rx_ip2udpFifo

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="64" op_5_bw="1" op_6_bw="128" op_7_bw="49" op_8_bw="0">
<![CDATA[
entry:208 %call_ln224 = call void @process_udp<64>4, i128 %rx_ip2udpFifo, i1 %pu_header_ready, i16 %pu_header_idx, i64 %pu_header_header_V, i1 %metaWritten_2, i128 %rx_udp2shiftFifo, i49 %rx_udpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln224"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="64" op_5_bw="1" op_6_bw="128" op_7_bw="49" op_8_bw="0">
<![CDATA[
entry:208 %call_ln224 = call void @process_udp<64>4, i128 %rx_ip2udpFifo, i1 %pu_header_ready, i16 %pu_header_idx, i64 %pu_header_header_V, i1 %metaWritten_2, i128 %rx_udp2shiftFifo, i49 %rx_udpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln224"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="64" op_5_bw="1" op_6_bw="128" op_7_bw="49" op_8_bw="0">
<![CDATA[
entry:208 %call_ln224 = call void @process_udp<64>4, i128 %rx_ip2udpFifo, i1 %pu_header_ready, i16 %pu_header_idx, i64 %pu_header_header_V, i1 %metaWritten_2, i128 %rx_udp2shiftFifo, i49 %rx_udpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln224"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:209 %call_ln225 = call void @udp_rshiftWordByOctet<net_axis<64>, 64, 2>, i128 %rx_udp2shiftFifo, i128 %rx_udp2ibFifo

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="49" op_3_bw="256" op_4_bw="0">
<![CDATA[
entry:210 %call_ln227 = call void @merge_rx_meta, i64 %rx_ip2udpMetaFifo, i49 %rx_udpMetaFifo, i256 %rx_ipUdpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln227"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:209 %call_ln225 = call void @udp_rshiftWordByOctet<net_axis<64>, 64, 2>, i128 %rx_udp2shiftFifo, i128 %rx_udp2ibFifo

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="49" op_3_bw="256" op_4_bw="0">
<![CDATA[
entry:210 %call_ln227 = call void @merge_rx_meta, i64 %rx_ip2udpMetaFifo, i49 %rx_udpMetaFifo, i256 %rx_ipUdpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln227"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="68" st_id="11" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="96" op_5_bw="1" op_6_bw="128" op_7_bw="119" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:215 %call_ln2533 = call void @rx_process_ibh<64>, i128 %rx_udp2ibFifo, i1 %bth_ready, i16 %bth_idx, i96 %bth_header_V, i1 %metaWritten, i128 %rx_ibh2shiftFifo, i119 %rx_ibh2fsm_MetaFifo, i32 %rx_ibh2exh_MetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2533"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="69" st_id="12" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="96" op_5_bw="1" op_6_bw="128" op_7_bw="119" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:215 %call_ln2533 = call void @rx_process_ibh<64>, i128 %rx_udp2ibFifo, i1 %bth_ready, i16 %bth_idx, i96 %bth_header_V, i1 %metaWritten, i128 %rx_ibh2shiftFifo, i119 %rx_ibh2fsm_MetaFifo, i32 %rx_ibh2exh_MetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2533"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="70" st_id="13" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="96" op_5_bw="1" op_6_bw="128" op_7_bw="119" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:215 %call_ln2533 = call void @rx_process_ibh<64>, i128 %rx_udp2ibFifo, i1 %bth_ready, i16 %bth_idx, i96 %bth_header_V, i1 %metaWritten, i128 %rx_ibh2shiftFifo, i119 %rx_ibh2fsm_MetaFifo, i32 %rx_ibh2exh_MetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2533"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="71" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="1" op_6_bw="128" op_7_bw="0">
<![CDATA[
entry:216 %call_ln2535 = call void @rshiftWordByOctet<net_axis<64>, 64, 11>, i1 %fsmState_1, i64 %prevWord_data_V_5, i8 %prevWord_keep_V_4, i128 %rx_ibh2shiftFifo, i1 %rs_firstWord_1, i128 %rx_shift2exhFifo

]]></Node>
<StgValue><ssdm name="call_ln2535"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="72" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="1" op_6_bw="128" op_7_bw="0">
<![CDATA[
entry:216 %call_ln2535 = call void @rshiftWordByOctet<net_axis<64>, 64, 11>, i1 %fsmState_1, i64 %prevWord_data_V_5, i8 %prevWord_keep_V_4, i128 %rx_ibh2shiftFifo, i1 %rs_firstWord_1, i128 %rx_shift2exhFifo

]]></Node>
<StgValue><ssdm name="call_ln2535"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="73" st_id="16" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="32" op_9_bw="128" op_10_bw="23" op_11_bw="241" op_12_bw="1" op_13_bw="16" op_14_bw="128" op_15_bw="0">
<![CDATA[
entry:217 %call_ln2537 = call void @rx_process_exh<64>, i2 %state_1, i32 %opCode, i1 %metaWritten_1, i32 %rx_ibh2exh_MetaFifo, i128 %rx_shift2exhFifo, i1 %ackHeader_ready, i16 %ackHeader_idx, i32 %ackHeader_header_V, i128 %rx_exh2dropFifo, i23 %rx_exhMetaFifo, i241 %rx_exh2drop_MetaFifo, i1 %rdmaHeader_ready, i16 %rdmaHeader_idx, i128 %rdmaHeader_header_V

]]></Node>
<StgValue><ssdm name="call_ln2537"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="74" st_id="17" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="32" op_9_bw="128" op_10_bw="23" op_11_bw="241" op_12_bw="1" op_13_bw="16" op_14_bw="128" op_15_bw="0">
<![CDATA[
entry:217 %call_ln2537 = call void @rx_process_exh<64>, i2 %state_1, i32 %opCode, i1 %metaWritten_1, i32 %rx_ibh2exh_MetaFifo, i128 %rx_shift2exhFifo, i1 %ackHeader_ready, i16 %ackHeader_idx, i32 %ackHeader_header_V, i128 %rx_exh2dropFifo, i23 %rx_exhMetaFifo, i241 %rx_exh2drop_MetaFifo, i1 %rdmaHeader_ready, i16 %rdmaHeader_idx, i128 %rdmaHeader_header_V

]]></Node>
<StgValue><ssdm name="call_ln2537"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="75" st_id="18" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="32" op_9_bw="128" op_10_bw="23" op_11_bw="241" op_12_bw="1" op_13_bw="16" op_14_bw="128" op_15_bw="0">
<![CDATA[
entry:217 %call_ln2537 = call void @rx_process_exh<64>, i2 %state_1, i32 %opCode, i1 %metaWritten_1, i32 %rx_ibh2exh_MetaFifo, i128 %rx_shift2exhFifo, i1 %ackHeader_ready, i16 %ackHeader_idx, i32 %ackHeader_header_V, i128 %rx_exh2dropFifo, i23 %rx_exhMetaFifo, i241 %rx_exh2drop_MetaFifo, i1 %rdmaHeader_ready, i16 %rdmaHeader_idx, i128 %rdmaHeader_header_V

]]></Node>
<StgValue><ssdm name="call_ln2537"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="76" st_id="19" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="32" op_9_bw="128" op_10_bw="23" op_11_bw="241" op_12_bw="1" op_13_bw="16" op_14_bw="128" op_15_bw="0">
<![CDATA[
entry:217 %call_ln2537 = call void @rx_process_exh<64>, i2 %state_1, i32 %opCode, i1 %metaWritten_1, i32 %rx_ibh2exh_MetaFifo, i128 %rx_shift2exhFifo, i1 %ackHeader_ready, i16 %ackHeader_idx, i32 %ackHeader_header_V, i128 %rx_exh2dropFifo, i23 %rx_exhMetaFifo, i241 %rx_exh2drop_MetaFifo, i1 %rdmaHeader_ready, i16 %rdmaHeader_idx, i128 %rdmaHeader_header_V

]]></Node>
<StgValue><ssdm name="call_ln2537"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="77" st_id="20" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="32" op_9_bw="128" op_10_bw="23" op_11_bw="241" op_12_bw="1" op_13_bw="16" op_14_bw="128" op_15_bw="0">
<![CDATA[
entry:217 %call_ln2537 = call void @rx_process_exh<64>, i2 %state_1, i32 %opCode, i1 %metaWritten_1, i32 %rx_ibh2exh_MetaFifo, i128 %rx_shift2exhFifo, i1 %ackHeader_ready, i16 %ackHeader_idx, i32 %ackHeader_header_V, i128 %rx_exh2dropFifo, i23 %rx_exhMetaFifo, i241 %rx_exh2drop_MetaFifo, i1 %rdmaHeader_ready, i16 %rdmaHeader_idx, i128 %rdmaHeader_header_V

]]></Node>
<StgValue><ssdm name="call_ln2537"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="78" st_id="21" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="32" op_9_bw="128" op_10_bw="23" op_11_bw="241" op_12_bw="1" op_13_bw="16" op_14_bw="128" op_15_bw="0">
<![CDATA[
entry:217 %call_ln2537 = call void @rx_process_exh<64>, i2 %state_1, i32 %opCode, i1 %metaWritten_1, i32 %rx_ibh2exh_MetaFifo, i128 %rx_shift2exhFifo, i1 %ackHeader_ready, i16 %ackHeader_idx, i32 %ackHeader_header_V, i128 %rx_exh2dropFifo, i23 %rx_exhMetaFifo, i241 %rx_exh2drop_MetaFifo, i1 %rdmaHeader_ready, i16 %rdmaHeader_idx, i128 %rdmaHeader_header_V

]]></Node>
<StgValue><ssdm name="call_ln2537"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="79" st_id="22" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="22" op_9_bw="1" op_10_bw="1" op_11_bw="119" op_12_bw="23" op_13_bw="22" op_14_bw="45" op_15_bw="75" op_16_bw="1" op_17_bw="2" op_18_bw="119" op_19_bw="32" op_20_bw="50" op_21_bw="0">
<![CDATA[
entry:218 %call_ln2543 = call void @rx_ibh_fsm, i32 %regInvalidPsnDropCount, i1 %fsmState_2, i32 %meta_op_code_4, i16 %meta_partition_key_V, i24 %meta_dest_qp_V_2, i24 %meta_psn_V_2, i1 %meta_validPSN, i22 %meta_numPkg_V_1, i1 %emeta_isNak, i1 %isResponse, i119 %rx_ibh2fsm_MetaFifo, i23 %rx_exhMetaFifo, i22 %emeta_numPkg_V, i45 %rxIbh2stateTable_upd_req, i75 %stateTable2rxIbh_rsp, i1 %rx_ibhDropFifo, i2 %rx_ibhDropMetaFifo, i119 %rx_fsm2exh_MetaFifo, i32 %droppedPackets_V, i50 %rx_ibhEventFifo

]]></Node>
<StgValue><ssdm name="call_ln2543"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="80" st_id="23" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="22" op_9_bw="1" op_10_bw="1" op_11_bw="119" op_12_bw="23" op_13_bw="22" op_14_bw="45" op_15_bw="75" op_16_bw="1" op_17_bw="2" op_18_bw="119" op_19_bw="32" op_20_bw="50" op_21_bw="0">
<![CDATA[
entry:218 %call_ln2543 = call void @rx_ibh_fsm, i32 %regInvalidPsnDropCount, i1 %fsmState_2, i32 %meta_op_code_4, i16 %meta_partition_key_V, i24 %meta_dest_qp_V_2, i24 %meta_psn_V_2, i1 %meta_validPSN, i22 %meta_numPkg_V_1, i1 %emeta_isNak, i1 %isResponse, i119 %rx_ibh2fsm_MetaFifo, i23 %rx_exhMetaFifo, i22 %emeta_numPkg_V, i45 %rxIbh2stateTable_upd_req, i75 %stateTable2rxIbh_rsp, i1 %rx_ibhDropFifo, i2 %rx_ibhDropMetaFifo, i119 %rx_fsm2exh_MetaFifo, i32 %droppedPackets_V, i50 %rx_ibhEventFifo

]]></Node>
<StgValue><ssdm name="call_ln2543"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="81" st_id="24" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="22" op_9_bw="1" op_10_bw="1" op_11_bw="119" op_12_bw="23" op_13_bw="22" op_14_bw="45" op_15_bw="75" op_16_bw="1" op_17_bw="2" op_18_bw="119" op_19_bw="32" op_20_bw="50" op_21_bw="0">
<![CDATA[
entry:218 %call_ln2543 = call void @rx_ibh_fsm, i32 %regInvalidPsnDropCount, i1 %fsmState_2, i32 %meta_op_code_4, i16 %meta_partition_key_V, i24 %meta_dest_qp_V_2, i24 %meta_psn_V_2, i1 %meta_validPSN, i22 %meta_numPkg_V_1, i1 %emeta_isNak, i1 %isResponse, i119 %rx_ibh2fsm_MetaFifo, i23 %rx_exhMetaFifo, i22 %emeta_numPkg_V, i45 %rxIbh2stateTable_upd_req, i75 %stateTable2rxIbh_rsp, i1 %rx_ibhDropFifo, i2 %rx_ibhDropMetaFifo, i119 %rx_fsm2exh_MetaFifo, i32 %droppedPackets_V, i50 %rx_ibhEventFifo

]]></Node>
<StgValue><ssdm name="call_ln2543"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="82" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="241" op_3_bw="2" op_4_bw="16" op_5_bw="241" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:220 %call_ln2560 = call void @ipUdpMetaHandler<64>, i256 %rx_ipUdpMetaFifo, i241 %rx_exh2drop_MetaFifo, i2 %rx_ibhDropMetaFifo, i16 %exh_lengthFifo, i241 %rx_drop2exhFsm_MetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2560"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="83" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="241" op_3_bw="2" op_4_bw="16" op_5_bw="241" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:220 %call_ln2560 = call void @ipUdpMetaHandler<64>, i256 %rx_ipUdpMetaFifo, i241 %rx_exh2drop_MetaFifo, i2 %rx_ibhDropMetaFifo, i16 %exh_lengthFifo, i241 %rx_drop2exhFsm_MetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2560"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="84" st_id="27" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="2" op_3_bw="32" op_4_bw="24" op_5_bw="24" op_6_bw="128" op_7_bw="1" op_8_bw="24" op_9_bw="64" op_10_bw="16" op_11_bw="119" op_12_bw="241" op_13_bw="137" op_14_bw="48" op_15_bw="152" op_16_bw="16" op_17_bw="64" op_18_bw="32" op_19_bw="64" op_20_bw="50" op_21_bw="64" op_22_bw="32" op_23_bw="160" op_24_bw="41" op_25_bw="0">
<![CDATA[
entry:221 %call_ln2562 = call void @rx_exh_fsm<64>, i192 %m_axis_mem_write_cmd, i2 %pe_fsmState, i32 %meta_op_code_1, i24 %meta_dest_qp_V, i24 %meta_psn_V, i128 %exHeader_header_V, i1 %consumeReadAddr, i24 %dmaMeta_msn_V, i64 %dmaMeta_vaddr_V, i16 %udpLength_V, i119 %rx_fsm2exh_MetaFifo, i241 %rx_drop2exhFsm_MetaFifo, i137 %rxExh2msnTable_upd_req, i48 %rx_readReqAddr_pop_req, i152 %msnTable2rxExh_rsp, i16 %exh_lengthFifo, i64 %rx_readReqAddr_pop_rsp, i32 %dmaMeta_dma_length_V, i64 %readReqAddr_V, i50 %rx_exhEventMetaFifo, i64 %rx_pkgSplitTypeFifo, i32 %rx_pkgShiftTypeFifo, i160 %rx_readRequestFifo, i41 %rx_readReqTable_upd_req

]]></Node>
<StgValue><ssdm name="call_ln2562"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="85" st_id="28" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="2" op_3_bw="32" op_4_bw="24" op_5_bw="24" op_6_bw="128" op_7_bw="1" op_8_bw="24" op_9_bw="64" op_10_bw="16" op_11_bw="119" op_12_bw="241" op_13_bw="137" op_14_bw="48" op_15_bw="152" op_16_bw="16" op_17_bw="64" op_18_bw="32" op_19_bw="64" op_20_bw="50" op_21_bw="64" op_22_bw="32" op_23_bw="160" op_24_bw="41" op_25_bw="0">
<![CDATA[
entry:221 %call_ln2562 = call void @rx_exh_fsm<64>, i192 %m_axis_mem_write_cmd, i2 %pe_fsmState, i32 %meta_op_code_1, i24 %meta_dest_qp_V, i24 %meta_psn_V, i128 %exHeader_header_V, i1 %consumeReadAddr, i24 %dmaMeta_msn_V, i64 %dmaMeta_vaddr_V, i16 %udpLength_V, i119 %rx_fsm2exh_MetaFifo, i241 %rx_drop2exhFsm_MetaFifo, i137 %rxExh2msnTable_upd_req, i48 %rx_readReqAddr_pop_req, i152 %msnTable2rxExh_rsp, i16 %exh_lengthFifo, i64 %rx_readReqAddr_pop_rsp, i32 %dmaMeta_dma_length_V, i64 %readReqAddr_V, i50 %rx_exhEventMetaFifo, i64 %rx_pkgSplitTypeFifo, i32 %rx_pkgShiftTypeFifo, i160 %rx_readRequestFifo, i41 %rx_readReqTable_upd_req

]]></Node>
<StgValue><ssdm name="call_ln2562"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="86" st_id="29" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="2" op_3_bw="32" op_4_bw="24" op_5_bw="24" op_6_bw="128" op_7_bw="1" op_8_bw="24" op_9_bw="64" op_10_bw="16" op_11_bw="119" op_12_bw="241" op_13_bw="137" op_14_bw="48" op_15_bw="152" op_16_bw="16" op_17_bw="64" op_18_bw="32" op_19_bw="64" op_20_bw="50" op_21_bw="64" op_22_bw="32" op_23_bw="160" op_24_bw="41" op_25_bw="0">
<![CDATA[
entry:221 %call_ln2562 = call void @rx_exh_fsm<64>, i192 %m_axis_mem_write_cmd, i2 %pe_fsmState, i32 %meta_op_code_1, i24 %meta_dest_qp_V, i24 %meta_psn_V, i128 %exHeader_header_V, i1 %consumeReadAddr, i24 %dmaMeta_msn_V, i64 %dmaMeta_vaddr_V, i16 %udpLength_V, i119 %rx_fsm2exh_MetaFifo, i241 %rx_drop2exhFsm_MetaFifo, i137 %rxExh2msnTable_upd_req, i48 %rx_readReqAddr_pop_req, i152 %msnTable2rxExh_rsp, i16 %exh_lengthFifo, i64 %rx_readReqAddr_pop_rsp, i32 %dmaMeta_dma_length_V, i64 %readReqAddr_V, i50 %rx_exhEventMetaFifo, i64 %rx_pkgSplitTypeFifo, i32 %rx_pkgShiftTypeFifo, i160 %rx_readRequestFifo, i41 %rx_readReqTable_upd_req

]]></Node>
<StgValue><ssdm name="call_ln2562"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="87" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="48" op_3_bw="32" op_4_bw="160" op_5_bw="24" op_6_bw="24" op_7_bw="144" op_8_bw="162" op_9_bw="0">
<![CDATA[
entry:223 %call_ln2600 = call void @handle_read_requests, i1 %hrr_fsmState, i48 %request_vaddr_V, i32 %request_dma_length_V, i160 %rx_readRequestFifo, i24 %request_qpn_V, i24 %request_psn_V, i144 %rx_remoteMemCmd, i162 %rx_readEvenFifo

]]></Node>
<StgValue><ssdm name="call_ln2600"/></StgValue>
</operation>

<operation id="88" st_id="30" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="50" op_3_bw="50" op_4_bw="0">
<![CDATA[
entry:224 %call_ln2605 = call void @stream_merger<ackEvent>, i50 %rx_exhEventMetaFifo, i50 %rx_ackEventFifo, i50 %rx_ibhEventFifo

]]></Node>
<StgValue><ssdm name="call_ln2605"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="89" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="48" op_3_bw="32" op_4_bw="160" op_5_bw="24" op_6_bw="24" op_7_bw="144" op_8_bw="162" op_9_bw="0">
<![CDATA[
entry:223 %call_ln2600 = call void @handle_read_requests, i1 %hrr_fsmState, i48 %request_vaddr_V, i32 %request_dma_length_V, i160 %rx_readRequestFifo, i24 %request_qpn_V, i24 %request_psn_V, i144 %rx_remoteMemCmd, i162 %rx_readEvenFifo

]]></Node>
<StgValue><ssdm name="call_ln2600"/></StgValue>
</operation>

<operation id="90" st_id="31" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="50" op_3_bw="50" op_4_bw="0">
<![CDATA[
entry:224 %call_ln2605 = call void @stream_merger<ackEvent>, i50 %rx_exhEventMetaFifo, i50 %rx_ackEventFifo, i50 %rx_ibhEventFifo

]]></Node>
<StgValue><ssdm name="call_ln2605"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="91" st_id="32" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="50" op_3_bw="50" op_4_bw="0">
<![CDATA[
entry:224 %call_ln2605 = call void @stream_merger<ackEvent>, i50 %rx_exhEventMetaFifo, i50 %rx_ackEventFifo, i50 %rx_ibhEventFifo

]]></Node>
<StgValue><ssdm name="call_ln2605"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="92" st_id="33" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="192" op_4_bw="162" op_5_bw="162" op_6_bw="256" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:230 %call_ln2666 = call void @meta_merger, i50 %rx_ackEventFifo, i16 %tx_ibhconnTable_req, i192 %tx_ibhMetaFifo, i162 %tx_exhMetaFifo, i162 %rx_readEvenFifo, i256 %tx_appMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2666"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="93" st_id="34" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="192" op_4_bw="162" op_5_bw="162" op_6_bw="256" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:230 %call_ln2666 = call void @meta_merger, i50 %rx_ackEventFifo, i16 %tx_ibhconnTable_req, i192 %tx_ibhMetaFifo, i162 %tx_exhMetaFifo, i162 %rx_readEvenFifo, i256 %tx_appMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2666"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="94" st_id="35" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="192" op_4_bw="162" op_5_bw="162" op_6_bw="256" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:230 %call_ln2666 = call void @meta_merger, i50 %rx_ackEventFifo, i16 %tx_ibhconnTable_req, i192 %tx_ibhMetaFifo, i162 %tx_exhMetaFifo, i162 %rx_readEvenFifo, i256 %tx_appMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2666"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="95" st_id="36" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="192" op_4_bw="162" op_5_bw="162" op_6_bw="256" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:230 %call_ln2666 = call void @meta_merger, i50 %rx_ackEventFifo, i16 %tx_ibhconnTable_req, i192 %tx_ibhMetaFifo, i162 %tx_exhMetaFifo, i162 %rx_readEvenFifo, i256 %tx_appMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2666"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="96" st_id="37" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="192" op_4_bw="162" op_5_bw="162" op_6_bw="256" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:230 %call_ln2666 = call void @meta_merger, i50 %rx_ackEventFifo, i16 %tx_ibhconnTable_req, i192 %tx_ibhMetaFifo, i162 %tx_exhMetaFifo, i162 %rx_readEvenFifo, i256 %tx_appMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2666"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="97" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="128" op_6_bw="1">
<![CDATA[
entry:206 %call_ln276 = call void @ipv4_lshiftWordByOctet<64, 2>, i1 %ls_writeRemainder_2, i64 %prevWord_data_V_2, i8 %prevWord_keep_V_1, i128 %tx_shift2ipv4Fifo, i128 %tx_udp2ipFifo, i1 %ls_firstWord_2

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>

<operation id="98" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="128" op_4_bw="128" op_5_bw="0">
<![CDATA[
entry:219 %call_ln2557 = call void @drop_ooo_ibh<64>, i2 %state_5, i1 %rx_ibhDropFifo, i128 %rx_exh2dropFifo, i128 %rx_ibhDrop2exhFifo

]]></Node>
<StgValue><ssdm name="call_ln2557"/></StgValue>
</operation>

<operation id="99" st_id="38" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="192" op_4_bw="162" op_5_bw="162" op_6_bw="256" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:230 %call_ln2666 = call void @meta_merger, i50 %rx_ackEventFifo, i16 %tx_ibhconnTable_req, i192 %tx_ibhMetaFifo, i162 %tx_exhMetaFifo, i162 %rx_readEvenFifo, i256 %tx_appMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2666"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="100" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="128" op_6_bw="1">
<![CDATA[
entry:206 %call_ln276 = call void @ipv4_lshiftWordByOctet<64, 2>, i1 %ls_writeRemainder_2, i64 %prevWord_data_V_2, i8 %prevWord_keep_V_1, i128 %tx_shift2ipv4Fifo, i128 %tx_udp2ipFifo, i1 %ls_firstWord_2

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>

<operation id="101" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="128" op_4_bw="128" op_5_bw="0">
<![CDATA[
entry:219 %call_ln2557 = call void @drop_ooo_ibh<64>, i2 %state_5, i1 %rx_ibhDropFifo, i128 %rx_exh2dropFifo, i128 %rx_ibhDrop2exhFifo

]]></Node>
<StgValue><ssdm name="call_ln2557"/></StgValue>
</operation>

<operation id="102" st_id="39" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="192" op_4_bw="162" op_5_bw="162" op_6_bw="256" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:230 %call_ln2666 = call void @meta_merger, i50 %rx_ackEventFifo, i16 %tx_ibhconnTable_req, i192 %tx_ibhMetaFifo, i162 %tx_exhMetaFifo, i162 %rx_readEvenFifo, i256 %tx_appMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln2666"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="103" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="2" op_3_bw="16" op_4_bw="160" op_5_bw="64" op_6_bw="128" op_7_bw="128" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:207 %call_ln277 = call void @ipv4_generate_ipv4<64>3, i128 %local_ip_address_c, i2 %gi_state, i16 %header_idx_2, i160 %header_header_V_2, i64 %tx_udp2ipMetaFifo, i128 %tx_ip2crcFifo, i128 %tx_shift2ipv4Fifo

]]></Node>
<StgValue><ssdm name="call_ln277"/></StgValue>
</operation>

<operation id="104" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:222 %call_ln2590 = call void @rx_exh_payload<64>, i1 %rep_state, i1 %meta_route, i64 %rx_pkgSplitTypeFifo, i32 %meta_op_code, i128 %rx_ibhDrop2exhFifo, i128 %rx_exh2rethShiftFifo, i128 %rx_exh2aethShiftFifo, i128 %rx_exhNoShiftFifo

]]></Node>
<StgValue><ssdm name="call_ln2590"/></StgValue>
</operation>

<operation id="105" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="128" op_6_bw="1" op_7_bw="0">
<![CDATA[
entry:231 %call_ln2669 = call void @lshiftWordByOctet<64, 12>, i1 %ls_writeRemainder, i64 %prevWord_data_V_6, i8 %prevWord_keep_V_5, i128 %tx_aethShift2payFifo, i128 %tx_split2aethShift, i1 %ls_firstWord

]]></Node>
<StgValue><ssdm name="call_ln2669"/></StgValue>
</operation>

<operation id="106" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:232 %call_ln2671 = call void @lshiftWordByOctet<64, 13>, i128 %tx_rethMerge2rethShift, i128 %tx_rethShift2payFifo

]]></Node>
<StgValue><ssdm name="call_ln2671"/></StgValue>
</operation>

<operation id="107" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="16" op_4_bw="48" op_5_bw="32" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="32" op_10_bw="162" op_11_bw="32" op_12_bw="16" op_13_bw="24" op_14_bw="16" op_15_bw="56" op_16_bw="128" op_17_bw="3" op_18_bw="16" op_19_bw="40" op_20_bw="32" op_21_bw="0">
<![CDATA[
entry:233 %call_ln2674 = call void @generate_exh<64>, i2 %ge_state, i16 %rdmaHeader_idx_1, i16 %ackHeader_idx_1, i48 %meta_addr_V, i32 %meta_length_V, i1 %meta_isNak, i1 %metaWritten_4, i24 %msnMeta_msn_V, i32 %msnMeta_r_key_V, i162 %tx_exhMetaFifo, i32 %meta_op_code_3, i16 %meta_qpn_V, i24 %meta_psn_V_1, i16 %txExh2msnTable_req, i56 %msnTable2txExh_rsp, i128 %tx_exh2payFifo, i3 %tx_packetInfoFifo, i16 %tx_lengthFifo, i40 %tx_readReqTable_upd, i32 %ackHeader_header_V_1

]]></Node>
<StgValue><ssdm name="call_ln2674"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="108" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="2" op_3_bw="16" op_4_bw="160" op_5_bw="64" op_6_bw="128" op_7_bw="128" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:207 %call_ln277 = call void @ipv4_generate_ipv4<64>3, i128 %local_ip_address_c, i2 %gi_state, i16 %header_idx_2, i160 %header_header_V_2, i64 %tx_udp2ipMetaFifo, i128 %tx_ip2crcFifo, i128 %tx_shift2ipv4Fifo

]]></Node>
<StgValue><ssdm name="call_ln277"/></StgValue>
</operation>

<operation id="109" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="168" op_2_bw="1" op_3_bw="32" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="16" op_8_bw="97" op_9_bw="123" op_10_bw="48">
<![CDATA[
entry:214 %call_ln2515 = call void @qp_interface, i168 %s_axis_qp_interface, i1 %qp_fsmState, i32 %context_newState, i16 %context_qp_num_V, i24 %context_remote_psn_V, i24 %context_local_psn_V, i16 %context_r_key_V, i97 %qpi2stateTable_upd_req, i123 %stateTable2qpi_rsp, i48 %if2msnTable_init

]]></Node>
<StgValue><ssdm name="call_ln2515"/></StgValue>
</operation>

<operation id="110" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:222 %call_ln2590 = call void @rx_exh_payload<64>, i1 %rep_state, i1 %meta_route, i64 %rx_pkgSplitTypeFifo, i32 %meta_op_code, i128 %rx_ibhDrop2exhFifo, i128 %rx_exh2rethShiftFifo, i128 %rx_exh2aethShiftFifo, i128 %rx_exhNoShiftFifo

]]></Node>
<StgValue><ssdm name="call_ln2590"/></StgValue>
</operation>

<operation id="111" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="128" op_6_bw="1" op_7_bw="0">
<![CDATA[
entry:231 %call_ln2669 = call void @lshiftWordByOctet<64, 12>, i1 %ls_writeRemainder, i64 %prevWord_data_V_6, i8 %prevWord_keep_V_5, i128 %tx_aethShift2payFifo, i128 %tx_split2aethShift, i1 %ls_firstWord

]]></Node>
<StgValue><ssdm name="call_ln2669"/></StgValue>
</operation>

<operation id="112" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:232 %call_ln2671 = call void @lshiftWordByOctet<64, 13>, i128 %tx_rethMerge2rethShift, i128 %tx_rethShift2payFifo

]]></Node>
<StgValue><ssdm name="call_ln2671"/></StgValue>
</operation>

<operation id="113" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="16" op_4_bw="48" op_5_bw="32" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="32" op_10_bw="162" op_11_bw="32" op_12_bw="16" op_13_bw="24" op_14_bw="16" op_15_bw="56" op_16_bw="128" op_17_bw="3" op_18_bw="16" op_19_bw="40" op_20_bw="32" op_21_bw="0">
<![CDATA[
entry:233 %call_ln2674 = call void @generate_exh<64>, i2 %ge_state, i16 %rdmaHeader_idx_1, i16 %ackHeader_idx_1, i48 %meta_addr_V, i32 %meta_length_V, i1 %meta_isNak, i1 %metaWritten_4, i24 %msnMeta_msn_V, i32 %msnMeta_r_key_V, i162 %tx_exhMetaFifo, i32 %meta_op_code_3, i16 %meta_qpn_V, i24 %meta_psn_V_1, i16 %txExh2msnTable_req, i56 %msnTable2txExh_rsp, i128 %tx_exh2payFifo, i3 %tx_packetInfoFifo, i16 %tx_lengthFifo, i40 %tx_readReqTable_upd, i32 %ackHeader_header_V_1

]]></Node>
<StgValue><ssdm name="call_ln2674"/></StgValue>
</operation>

<operation id="114" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="96" op_4_bw="192" op_5_bw="24" op_6_bw="16" op_7_bw="22" op_8_bw="113" op_9_bw="41" op_10_bw="123" op_11_bw="0">
<![CDATA[
entry:236 %call_ln2692 = call void @generate_ibh<64>, i1 %gi_state_1, i32 %meta_op_code_2, i96 %header_header_V_4, i192 %tx_ibhMetaFifo, i24 %tx_dstQpFifo, i16 %meta_dest_qp_V_1, i22 %meta_numPkg_V, i113 %tx_ibhHeaderFifo, i41 %txIbh2stateTable_upd_req, i123 %stateTable2txIbh_rsp

]]></Node>
<StgValue><ssdm name="call_ln2692"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="115" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:211 %call_ln239 = call void @split_tx_meta, i256 %tx_ipUdpMetaFifo, i64 %tx_udp2ipMetaFifo, i64 %tx_udpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln239"/></StgValue>
</operation>

<operation id="116" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="168" op_2_bw="1" op_3_bw="32" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="16" op_8_bw="97" op_9_bw="123" op_10_bw="48">
<![CDATA[
entry:214 %call_ln2515 = call void @qp_interface, i168 %s_axis_qp_interface, i1 %qp_fsmState, i32 %context_newState, i16 %context_qp_num_V, i24 %context_remote_psn_V, i24 %context_local_psn_V, i16 %context_r_key_V, i97 %qpi2stateTable_upd_req, i123 %stateTable2qpi_rsp, i48 %if2msnTable_init

]]></Node>
<StgValue><ssdm name="call_ln2515"/></StgValue>
</operation>

<operation id="117" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:225 %call_ln2610 = call void @rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>, i128 %rx_exh2rethShiftFifo, i128 %rx_rethSift2mergerFifo

]]></Node>
<StgValue><ssdm name="call_ln2610"/></StgValue>
</operation>

<operation id="118" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="1" op_6_bw="128" op_7_bw="0">
<![CDATA[
entry:226 %call_ln2613 = call void @rshiftWordByOctet<net_axis<64>, 64, 13>, i1 %fsmState, i64 %prevWord_data_V_4, i8 %prevWord_keep_V_3, i128 %rx_exh2aethShiftFifo, i1 %rs_firstWord, i128 %rx_aethSift2mergerFifo

]]></Node>
<StgValue><ssdm name="call_ln2613"/></StgValue>
</operation>

<operation id="119" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="3" op_6_bw="128" op_7_bw="32" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:234 %call_ln2688 = call void @append_payload<64>, i3 %state_6, i1 %firstPayload, i1 %info_isAETH, i1 %info_hasPayload, i3 %tx_packetInfoFifo, i128 %tx_exh2payFifo, i32 %prevWord_data_V_3, i128 %tx_exh2shiftFifo, i128 %tx_aethShift2payFifo, i128 %tx_rethShift2payFifo, i128 %tx_rawPayFifo

]]></Node>
<StgValue><ssdm name="call_ln2688"/></StgValue>
</operation>

<operation id="120" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="96" op_4_bw="192" op_5_bw="24" op_6_bw="16" op_7_bw="22" op_8_bw="113" op_9_bw="41" op_10_bw="123" op_11_bw="0">
<![CDATA[
entry:236 %call_ln2692 = call void @generate_ibh<64>, i1 %gi_state_1, i32 %meta_op_code_2, i96 %header_header_V_4, i192 %tx_ibhMetaFifo, i24 %tx_dstQpFifo, i16 %meta_dest_qp_V_1, i22 %meta_numPkg_V, i113 %tx_ibhHeaderFifo, i41 %txIbh2stateTable_upd_req, i123 %stateTable2txIbh_rsp

]]></Node>
<StgValue><ssdm name="call_ln2692"/></StgValue>
</operation>

<operation id="121" st_id="42" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="1" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="32" op_8_bw="1" op_9_bw="16" op_10_bw="48">
<![CDATA[
entry:245 %call_ln552 = call void @mq_pointer_table<500>, i64 %mq_pointerUpdFifo, i16 %mq_lockedKey_V, i1 %mq_isLocked, i16 %ptr_table_head_V, i16 %ptr_table_tail_V, i1 %ptr_table_valid, i32 %mq_pointerReqFifo, i1 %mq_wait, i16 %mq_request_key_V, i48 %mq_pointerRspFifo

]]></Node>
<StgValue><ssdm name="call_ln552"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="122" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:211 %call_ln239 = call void @split_tx_meta, i256 %tx_ipUdpMetaFifo, i64 %tx_udp2ipMetaFifo, i64 %tx_udpMetaFifo

]]></Node>
<StgValue><ssdm name="call_ln239"/></StgValue>
</operation>

<operation id="123" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:225 %call_ln2610 = call void @rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>, i128 %rx_exh2rethShiftFifo, i128 %rx_rethSift2mergerFifo

]]></Node>
<StgValue><ssdm name="call_ln2610"/></StgValue>
</operation>

<operation id="124" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="1" op_6_bw="128" op_7_bw="0">
<![CDATA[
entry:226 %call_ln2613 = call void @rshiftWordByOctet<net_axis<64>, 64, 13>, i1 %fsmState, i64 %prevWord_data_V_4, i8 %prevWord_keep_V_3, i128 %rx_exh2aethShiftFifo, i1 %rs_firstWord, i128 %rx_aethSift2mergerFifo

]]></Node>
<StgValue><ssdm name="call_ln2613"/></StgValue>
</operation>

<operation id="125" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="3" op_6_bw="128" op_7_bw="32" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:234 %call_ln2688 = call void @append_payload<64>, i3 %state_6, i1 %firstPayload, i1 %info_isAETH, i1 %info_hasPayload, i3 %tx_packetInfoFifo, i128 %tx_exh2payFifo, i32 %prevWord_data_V_3, i128 %tx_exh2shiftFifo, i128 %tx_aethShift2payFifo, i128 %tx_rethShift2payFifo, i128 %tx_rawPayFifo

]]></Node>
<StgValue><ssdm name="call_ln2688"/></StgValue>
</operation>

<operation id="126" st_id="43" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="144" op_3_bw="96" op_4_bw="144" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:239 %call_ln2708 = call void @mem_cmd_merger<64>, i192 %m_axis_mem_read_cmd, i144 %rx_remoteMemCmd, i96 %tx_pkgInfoFifo, i144 %tx_localMemCmdFifo

]]></Node>
<StgValue><ssdm name="call_ln2708"/></StgValue>
</operation>

<operation id="127" st_id="43" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="24" op_3_bw="24" op_4_bw="3" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="75" op_9_bw="41" op_10_bw="123" op_11_bw="97" op_12_bw="123" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:241 %call_ln2716 = call void @state_table, i45 %rxIbh2stateTable_upd_req, i24 %state_table_req_old_unack_V, i24 %state_table_resp_epsn_V, i3 %state_table_retryCounter_V, i24 %state_table_resp_old_outstanding_V, i24 %state_table_req_next_psn_V, i24 %state_table_req_old_valid_V, i75 %stateTable2rxIbh_rsp, i41 %txIbh2stateTable_upd_req, i123 %stateTable2txIbh_rsp, i97 %qpi2stateTable_upd_req, i123 %stateTable2qpi_rsp

]]></Node>
<StgValue><ssdm name="call_ln2716"/></StgValue>
</operation>

<operation id="128" st_id="43" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="1" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="32" op_8_bw="1" op_9_bw="16" op_10_bw="48">
<![CDATA[
entry:245 %call_ln552 = call void @mq_pointer_table<500>, i64 %mq_pointerUpdFifo, i16 %mq_lockedKey_V, i1 %mq_isLocked, i16 %ptr_table_head_V, i16 %ptr_table_tail_V, i1 %ptr_table_valid, i32 %mq_pointerReqFifo, i1 %mq_wait, i16 %mq_request_key_V, i48 %mq_pointerRspFifo

]]></Node>
<StgValue><ssdm name="call_ln552"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="129" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:212 %call_ln241 = call void @udp_lshiftWordByOctet<64, 1>, i128 %tx_ib2udpFifo, i128 %tx_shift2udpFifo

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>

<operation id="130" st_id="44" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="2" op_3_bw="32" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:227 %call_ln2615 = call void @merge_rx_pkgs<64>, i128 %m_axis_mem_write_data, i2 %state_3, i32 %rx_pkgShiftTypeFifo, i128 %rx_aethSift2mergerFifo, i128 %rx_rethSift2mergerFifo, i128 %rx_exhNoShiftFifo

]]></Node>
<StgValue><ssdm name="call_ln2615"/></StgValue>
</operation>

<operation id="131" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="128" op_6_bw="1" op_7_bw="0">
<![CDATA[
entry:235 %call_ln2691 = call void @lshiftWordByOctet<64, 11>, i1 %ls_writeRemainder_1, i64 %prevWord_data_V_1, i8 %prevWord_keep_V, i128 %tx_shift2ibhFifo, i128 %tx_exh2shiftFifo, i1 %ls_firstWord_1

]]></Node>
<StgValue><ssdm name="call_ln2691"/></StgValue>
</operation>

<operation id="132" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="384" op_2_bw="16" op_3_bw="256" op_4_bw="24" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:238 %call_ln2705 = call void @tx_ipUdpMetaMerger, i384 %tx_connTable2ibh_rsp, i16 %tx_lengthFifo, i256 %tx_ipUdpMetaFifo, i24 %tx_dstQpFifo

]]></Node>
<StgValue><ssdm name="call_ln2705"/></StgValue>
</operation>

<operation id="133" st_id="44" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="144" op_3_bw="96" op_4_bw="144" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:239 %call_ln2708 = call void @mem_cmd_merger<64>, i192 %m_axis_mem_read_cmd, i144 %rx_remoteMemCmd, i96 %tx_pkgInfoFifo, i144 %tx_localMemCmdFifo

]]></Node>
<StgValue><ssdm name="call_ln2708"/></StgValue>
</operation>

<operation id="134" st_id="44" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="24" op_3_bw="24" op_4_bw="3" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="75" op_9_bw="41" op_10_bw="123" op_11_bw="97" op_12_bw="123" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:241 %call_ln2716 = call void @state_table, i45 %rxIbh2stateTable_upd_req, i24 %state_table_req_old_unack_V, i24 %state_table_resp_epsn_V, i3 %state_table_retryCounter_V, i24 %state_table_resp_old_outstanding_V, i24 %state_table_req_next_psn_V, i24 %state_table_req_old_valid_V, i75 %stateTable2rxIbh_rsp, i41 %txIbh2stateTable_upd_req, i123 %stateTable2txIbh_rsp, i97 %qpi2stateTable_upd_req, i123 %stateTable2qpi_rsp

]]></Node>
<StgValue><ssdm name="call_ln2716"/></StgValue>
</operation>

<operation id="135" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="152" op_7_bw="16" op_8_bw="56" op_9_bw="48" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:242 %call_ln2723 = call void @msn_table, i137 %rxExh2msnTable_upd_req, i24 %msn_table_msn_V, i64 %msn_table_vaddr_V, i32 %msn_table_dma_length_V, i32 %msn_table_r_key_V, i152 %msnTable2rxExh_rsp, i16 %txExh2msnTable_req, i56 %msnTable2txExh_rsp, i48 %if2msnTable_init

]]></Node>
<StgValue><ssdm name="call_ln2723"/></StgValue>
</operation>

<operation id="136" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="12">
<![CDATA[
entry:244 %call_ln550 = call void @mq_freelist_handler<2048>, i16 %mq_releaseFifo, i16 %mq_freeListFifo, i12 %freeListCounter_V

]]></Node>
<StgValue><ssdm name="call_ln550"/></StgValue>
</operation>

<operation id="137" st_id="44" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="1" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="32" op_8_bw="1" op_9_bw="16" op_10_bw="48">
<![CDATA[
entry:245 %call_ln552 = call void @mq_pointer_table<500>, i64 %mq_pointerUpdFifo, i16 %mq_lockedKey_V, i1 %mq_isLocked, i16 %ptr_table_head_V, i16 %ptr_table_tail_V, i1 %ptr_table_valid, i32 %mq_pointerReqFifo, i1 %mq_wait, i16 %mq_request_key_V, i48 %mq_pointerRspFifo

]]></Node>
<StgValue><ssdm name="call_ln552"/></StgValue>
</operation>

<operation id="138" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="128">
<![CDATA[
entry:246 %call_ln554 = call void @mq_meta_table<ap_uint<64>, 2048>, i256 %mq_metaReqFifo, i64 %meta_table_value_V, i16 %meta_table_next_V, i1 %meta_table_valid, i1 %meta_table_isTail, i128 %mq_metaRspFifo

]]></Node>
<StgValue><ssdm name="call_ln554"/></StgValue>
</operation>

<operation id="139" st_id="44" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="128" op_4_bw="0">
<![CDATA[
entry:250 %call_ln747 = call void @insert_icrc<64>, i128 %m_axis_tx_data, i1 %ii_state, i128 %tx_ip2crcFifo

]]></Node>
<StgValue><ssdm name="call_ln747"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="140" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:212 %call_ln241 = call void @udp_lshiftWordByOctet<64, 1>, i128 %tx_ib2udpFifo, i128 %tx_shift2udpFifo

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>

<operation id="141" st_id="45" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="2" op_3_bw="32" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:227 %call_ln2615 = call void @merge_rx_pkgs<64>, i128 %m_axis_mem_write_data, i2 %state_3, i32 %rx_pkgShiftTypeFifo, i128 %rx_aethSift2mergerFifo, i128 %rx_rethSift2mergerFifo, i128 %rx_exhNoShiftFifo

]]></Node>
<StgValue><ssdm name="call_ln2615"/></StgValue>
</operation>

<operation id="142" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="128" op_5_bw="128" op_6_bw="1" op_7_bw="0">
<![CDATA[
entry:235 %call_ln2691 = call void @lshiftWordByOctet<64, 11>, i1 %ls_writeRemainder_1, i64 %prevWord_data_V_1, i8 %prevWord_keep_V, i128 %tx_shift2ibhFifo, i128 %tx_exh2shiftFifo, i1 %ls_firstWord_1

]]></Node>
<StgValue><ssdm name="call_ln2691"/></StgValue>
</operation>

<operation id="143" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="384" op_2_bw="16" op_3_bw="256" op_4_bw="24" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:238 %call_ln2705 = call void @tx_ipUdpMetaMerger, i384 %tx_connTable2ibh_rsp, i16 %tx_lengthFifo, i256 %tx_ipUdpMetaFifo, i24 %tx_dstQpFifo

]]></Node>
<StgValue><ssdm name="call_ln2705"/></StgValue>
</operation>

<operation id="144" st_id="45" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="144" op_3_bw="96" op_4_bw="144" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:239 %call_ln2708 = call void @mem_cmd_merger<64>, i192 %m_axis_mem_read_cmd, i144 %rx_remoteMemCmd, i96 %tx_pkgInfoFifo, i144 %tx_localMemCmdFifo

]]></Node>
<StgValue><ssdm name="call_ln2708"/></StgValue>
</operation>

<operation id="145" st_id="45" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="24" op_3_bw="24" op_4_bw="3" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="75" op_9_bw="41" op_10_bw="123" op_11_bw="97" op_12_bw="123" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:241 %call_ln2716 = call void @state_table, i45 %rxIbh2stateTable_upd_req, i24 %state_table_req_old_unack_V, i24 %state_table_resp_epsn_V, i3 %state_table_retryCounter_V, i24 %state_table_resp_old_outstanding_V, i24 %state_table_req_next_psn_V, i24 %state_table_req_old_valid_V, i75 %stateTable2rxIbh_rsp, i41 %txIbh2stateTable_upd_req, i123 %stateTable2txIbh_rsp, i97 %qpi2stateTable_upd_req, i123 %stateTable2qpi_rsp

]]></Node>
<StgValue><ssdm name="call_ln2716"/></StgValue>
</operation>

<operation id="146" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="152" op_7_bw="16" op_8_bw="56" op_9_bw="48" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:242 %call_ln2723 = call void @msn_table, i137 %rxExh2msnTable_upd_req, i24 %msn_table_msn_V, i64 %msn_table_vaddr_V, i32 %msn_table_dma_length_V, i32 %msn_table_r_key_V, i152 %msnTable2rxExh_rsp, i16 %txExh2msnTable_req, i56 %msnTable2txExh_rsp, i48 %if2msnTable_init

]]></Node>
<StgValue><ssdm name="call_ln2723"/></StgValue>
</operation>

<operation id="147" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="12">
<![CDATA[
entry:244 %call_ln550 = call void @mq_freelist_handler<2048>, i16 %mq_releaseFifo, i16 %mq_freeListFifo, i12 %freeListCounter_V

]]></Node>
<StgValue><ssdm name="call_ln550"/></StgValue>
</operation>

<operation id="148" st_id="45" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="1" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="32" op_8_bw="1" op_9_bw="16" op_10_bw="48">
<![CDATA[
entry:245 %call_ln552 = call void @mq_pointer_table<500>, i64 %mq_pointerUpdFifo, i16 %mq_lockedKey_V, i1 %mq_isLocked, i16 %ptr_table_head_V, i16 %ptr_table_tail_V, i1 %ptr_table_valid, i32 %mq_pointerReqFifo, i1 %mq_wait, i16 %mq_request_key_V, i48 %mq_pointerRspFifo

]]></Node>
<StgValue><ssdm name="call_ln552"/></StgValue>
</operation>

<operation id="149" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="128">
<![CDATA[
entry:246 %call_ln554 = call void @mq_meta_table<ap_uint<64>, 2048>, i256 %mq_metaReqFifo, i64 %meta_table_value_V, i16 %meta_table_next_V, i1 %meta_table_valid, i1 %meta_table_isTail, i128 %mq_metaRspFifo

]]></Node>
<StgValue><ssdm name="call_ln554"/></StgValue>
</operation>

<operation id="150" st_id="45" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="128" op_4_bw="0">
<![CDATA[
entry:250 %call_ln747 = call void @insert_icrc<64>, i128 %m_axis_tx_data, i1 %ii_state, i128 %tx_ip2crcFifo

]]></Node>
<StgValue><ssdm name="call_ln747"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="151" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="64" op_4_bw="64" op_5_bw="128" op_6_bw="128" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:213 %call_ln243 = call void @generate_udp<64>, i2 %state_4, i16 %header_idx_3, i64 %header_header_V_3, i64 %tx_udpMetaFifo, i128 %tx_udp2ipFifo, i128 %tx_shift2udpFifo

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>

<operation id="152" st_id="46" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="2" op_3_bw="32" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:227 %call_ln2615 = call void @merge_rx_pkgs<64>, i128 %m_axis_mem_write_data, i2 %state_3, i32 %rx_pkgShiftTypeFifo, i128 %rx_aethSift2mergerFifo, i128 %rx_rethSift2mergerFifo, i128 %rx_exhNoShiftFifo

]]></Node>
<StgValue><ssdm name="call_ln2615"/></StgValue>
</operation>

<operation id="153" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="96" op_4_bw="113" op_5_bw="128" op_6_bw="128" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:237 %call_ln2702 = call void @prepend_ibh_header<64>, i2 %state_2, i16 %header_idx_1, i96 %header_header_V_1, i113 %tx_ibhHeaderFifo, i128 %tx_ib2udpFifo, i128 %tx_shift2ibhFifo

]]></Node>
<StgValue><ssdm name="call_ln2702"/></StgValue>
</operation>

<operation id="154" st_id="46" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="144" op_3_bw="96" op_4_bw="144" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:239 %call_ln2708 = call void @mem_cmd_merger<64>, i192 %m_axis_mem_read_cmd, i144 %rx_remoteMemCmd, i96 %tx_pkgInfoFifo, i144 %tx_localMemCmdFifo

]]></Node>
<StgValue><ssdm name="call_ln2708"/></StgValue>
</operation>

<operation id="155" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="16" op_3_bw="24" op_4_bw="128" op_5_bw="16" op_6_bw="384" op_7_bw="0">
<![CDATA[
entry:240 %call_ln2712 = call void @conn_table, i184 %s_axis_qp_conn_interface, i16 %tx_ibhconnTable_req, i24 %conn_table_remote_qpn_V, i128 %conn_table_remote_ip_address_V, i16 %conn_table_remote_udp_port_V, i384 %tx_connTable2ibh_rsp

]]></Node>
<StgValue><ssdm name="call_ln2712"/></StgValue>
</operation>

<operation id="156" st_id="46" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="24" op_3_bw="24" op_4_bw="3" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="75" op_9_bw="41" op_10_bw="123" op_11_bw="97" op_12_bw="123" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:241 %call_ln2716 = call void @state_table, i45 %rxIbh2stateTable_upd_req, i24 %state_table_req_old_unack_V, i24 %state_table_resp_epsn_V, i3 %state_table_retryCounter_V, i24 %state_table_resp_old_outstanding_V, i24 %state_table_req_next_psn_V, i24 %state_table_req_old_valid_V, i75 %stateTable2rxIbh_rsp, i41 %txIbh2stateTable_upd_req, i123 %stateTable2txIbh_rsp, i97 %qpi2stateTable_upd_req, i123 %stateTable2qpi_rsp

]]></Node>
<StgValue><ssdm name="call_ln2716"/></StgValue>
</operation>

<operation id="157" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="152" op_7_bw="16" op_8_bw="56" op_9_bw="48" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:242 %call_ln2723 = call void @msn_table, i137 %rxExh2msnTable_upd_req, i24 %msn_table_msn_V, i64 %msn_table_vaddr_V, i32 %msn_table_dma_length_V, i32 %msn_table_r_key_V, i152 %msnTable2rxExh_rsp, i16 %txExh2msnTable_req, i56 %msnTable2txExh_rsp, i48 %if2msnTable_init

]]></Node>
<StgValue><ssdm name="call_ln2723"/></StgValue>
</operation>

<operation id="158" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="41" op_3_bw="0">
<![CDATA[
entry:243 %call_ln2729 = call void @read_req_table, i40 %tx_readReqTable_upd, i41 %rx_readReqTable_upd_req

]]></Node>
<StgValue><ssdm name="call_ln2729"/></StgValue>
</operation>

<operation id="159" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="16" op_3_bw="16" op_4_bw="64" op_5_bw="32" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="128" op_10_bw="16" op_11_bw="32" op_12_bw="48" op_13_bw="16" op_14_bw="48" op_15_bw="256" op_16_bw="64" op_17_bw="128" op_18_bw="64" op_19_bw="16" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
entry:247 %call_ln557 = call void @mq_process_requests<ap_uint<64> >, i3 %rt_state, i16 %newMetaIdx_V, i16 %insert_key_V, i64 %insert_value_V, i32 %popRequest_op, i16 %ptrMeta_head_V, i16 %ptrMeta_tail_V, i1 %ptrMeta_valid, i128 %tx_readReqAddr_push, i16 %mq_freeListFifo, i32 %mq_pointerReqFifo, i48 %rx_readReqAddr_pop_req, i16 %popRequest_key_V, i48 %mq_pointerRspFifo, i256 %mq_metaReqFifo, i64 %mq_pointerUpdFifo, i128 %mq_metaRspFifo, i64 %rx_readReqAddr_pop_rsp, i16 %mq_releaseFifo

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>

<operation id="160" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="2" op_3_bw="64" op_4_bw="8" op_5_bw="1" op_6_bw="128" op_7_bw="0">
<![CDATA[
entry:249 %call_ln715 = call void @extract_icrc<64>, i128 %s_axis_rx_data, i2 %ei_state, i64 %ei_prevWord_data_V, i8 %ei_prevWord_keep_V, i1 %ei_prevWord_last_V, i128 %rx_crc2ipFifo

]]></Node>
<StgValue><ssdm name="call_ln715"/></StgValue>
</operation>

<operation id="161" st_id="46" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="128" op_4_bw="0">
<![CDATA[
entry:250 %call_ln747 = call void @insert_icrc<64>, i128 %m_axis_tx_data, i1 %ii_state, i128 %tx_ip2crcFifo

]]></Node>
<StgValue><ssdm name="call_ln747"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="162" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:2 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @local_ip_address_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i128 %local_ip_address_c, i128 %local_ip_address_c

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="163" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln788 = specinterface void @_ssdm_op_SpecInterface, i128 %local_ip_address_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln788"/></StgValue>
</operation>

<operation id="164" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:4 %specdataflowpipeline_ln788 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_6

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln788"/></StgValue>
</operation>

<operation id="165" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:5 %empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @exh_lengthFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i16 %exh_lengthFifo, i16 %exh_lengthFifo

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="166" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
entry:6 %empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @if2msnTable_init_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i48 %if2msnTable_init, i48 %if2msnTable_init

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="167" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:7 %empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @mq_freeListFifo_str, i32 1, void @p_str, void @p_str, i32 2048, i32 2048, i16 %mq_freeListFifo, i16 %mq_freeListFifo

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="168" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
entry:8 %empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @mq_metaReqFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %mq_metaReqFifo, i256 %mq_metaReqFifo

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="169" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:9 %empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @mq_metaRspFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %mq_metaRspFifo, i128 %mq_metaRspFifo

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="170" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:10 %empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @mq_pointerReqFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mq_pointerReqFifo, i32 %mq_pointerReqFifo

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="171" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
entry:11 %empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @mq_pointerRspFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i48 %mq_pointerRspFifo, i48 %mq_pointerRspFifo

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="172" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:12 %empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @mq_pointerUpdFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %mq_pointerUpdFifo, i64 %mq_pointerUpdFifo

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="173" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:13 %empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @mq_releaseFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %mq_releaseFifo, i16 %mq_releaseFifo

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="174" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="152" op_8_bw="152">
<![CDATA[
entry:14 %empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @msnTable2rxExh_rsp_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i152 %msnTable2rxExh_rsp, i152 %msnTable2rxExh_rsp

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="175" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="56" op_8_bw="56">
<![CDATA[
entry:15 %empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @msnTable2txExh_rsp_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i56 %msnTable2txExh_rsp, i56 %msnTable2txExh_rsp

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="176" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="97" op_8_bw="97">
<![CDATA[
entry:16 %empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @qpi2stateTable_upd_req_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i97 %qpi2stateTable_upd_req, i97 %qpi2stateTable_upd_req

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="177" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="137" op_8_bw="137">
<![CDATA[
entry:17 %empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @rxExh2msnTable_upd_req_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i137 %rxExh2msnTable_upd_req, i137 %rxExh2msnTable_upd_req

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="178" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="45" op_8_bw="45">
<![CDATA[
entry:18 %empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @rxIbh2stateTable_upd_req_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i45 %rxIbh2stateTable_upd_req, i45 %rxIbh2stateTable_upd_req

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="179" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="50" op_8_bw="50">
<![CDATA[
entry:19 %empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ackEventFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i50 %rx_ackEventFifo, i50 %rx_ackEventFifo

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="180" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:20 %empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_aethSift2mergerFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %rx_aethSift2mergerFifo, i128 %rx_aethSift2mergerFifo

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="181" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:21 %empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_crc2ipFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %rx_crc2ipFifo, i128 %rx_crc2ipFifo

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="182" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="241" op_8_bw="241">
<![CDATA[
entry:22 %empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_drop2exhFsm_MetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i241 %rx_drop2exhFsm_MetaFifo, i241 %rx_drop2exhFsm_MetaFifo

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="183" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:23 %empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_exh2aethShiftFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %rx_exh2aethShiftFifo, i128 %rx_exh2aethShiftFifo

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="184" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:24 %empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_exh2dropFifo_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %rx_exh2dropFifo, i128 %rx_exh2dropFifo

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="185" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="241" op_8_bw="241">
<![CDATA[
entry:25 %empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_exh2drop_MetaFifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i241 %rx_exh2drop_MetaFifo, i241 %rx_exh2drop_MetaFifo

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="186" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:26 %empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_exh2rethShiftFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %rx_exh2rethShiftFifo, i128 %rx_exh2rethShiftFifo

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="187" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="50" op_8_bw="50">
<![CDATA[
entry:27 %empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_exhEventMetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i50 %rx_exhEventMetaFifo, i50 %rx_exhEventMetaFifo

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="188" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
entry:28 %empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_exhMetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i23 %rx_exhMetaFifo, i23 %rx_exhMetaFifo

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="189" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:29 %empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_exhNoShiftFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %rx_exhNoShiftFifo, i128 %rx_exhNoShiftFifo

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="190" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="119" op_8_bw="119">
<![CDATA[
entry:30 %empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_fsm2exh_MetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i119 %rx_fsm2exh_MetaFifo, i119 %rx_fsm2exh_MetaFifo

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="191" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:31 %empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ibh2exh_MetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %rx_ibh2exh_MetaFifo, i32 %rx_ibh2exh_MetaFifo

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="192" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="119" op_8_bw="119">
<![CDATA[
entry:32 %empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ibh2fsm_MetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i119 %rx_ibh2fsm_MetaFifo, i119 %rx_ibh2fsm_MetaFifo

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="193" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:33 %empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ibh2shiftFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %rx_ibh2shiftFifo, i128 %rx_ibh2shiftFifo

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="194" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:34 %empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ibhDrop2exhFifo_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %rx_ibhDrop2exhFifo, i128 %rx_ibhDrop2exhFifo

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="195" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:35 %empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ibhDropFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %rx_ibhDropFifo, i1 %rx_ibhDropFifo

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="196" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="2">
<![CDATA[
entry:36 %empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ibhDropMetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i2 %rx_ibhDropMetaFifo, i2 %rx_ibhDropMetaFifo

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="197" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="50" op_8_bw="50">
<![CDATA[
entry:37 %empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ibhEventFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i50 %rx_ibhEventFifo, i50 %rx_ibhEventFifo

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="198" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:38 %empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ip2udpFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %rx_ip2udpFifo, i128 %rx_ip2udpFifo

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="199" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:39 %empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ip2udpMetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %rx_ip2udpMetaFifo, i64 %rx_ip2udpMetaFifo

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="200" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
entry:40 %empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_ipUdpMetaFifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i256 %rx_ipUdpMetaFifo, i256 %rx_ipUdpMetaFifo

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="201" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:41 %empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_pkgShiftTypeFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %rx_pkgShiftTypeFifo, i32 %rx_pkgShiftTypeFifo

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="202" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:42 %empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_pkgSplitTypeFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %rx_pkgSplitTypeFifo, i64 %rx_pkgSplitTypeFifo

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="203" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:43 %empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_process2dropFifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %rx_process2dropFifo, i128 %rx_process2dropFifo

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="204" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="4" op_8_bw="4">
<![CDATA[
entry:44 %empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_process2dropLengthFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i4 %rx_process2dropLengthFifo, i4 %rx_process2dropLengthFifo

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="205" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="162" op_8_bw="162">
<![CDATA[
entry:45 %empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_readEvenFifo_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i162 %rx_readEvenFifo, i162 %rx_readEvenFifo

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="206" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
entry:46 %empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_readReqAddr_pop_req_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i48 %rx_readReqAddr_pop_req, i48 %rx_readReqAddr_pop_req

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="207" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:47 %empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_readReqAddr_pop_rsp_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %rx_readReqAddr_pop_rsp, i64 %rx_readReqAddr_pop_rsp

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="208" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="41" op_8_bw="41">
<![CDATA[
entry:48 %empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_readReqTable_upd_req_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i41 %rx_readReqTable_upd_req, i41 %rx_readReqTable_upd_req

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="209" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="160" op_8_bw="160">
<![CDATA[
entry:49 %empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_readRequestFifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i160 %rx_readRequestFifo, i160 %rx_readRequestFifo

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="210" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="144" op_8_bw="144">
<![CDATA[
entry:50 %empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_remoteMemCmd_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i144 %rx_remoteMemCmd, i144 %rx_remoteMemCmd

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="211" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:51 %empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_rethSift2mergerFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %rx_rethSift2mergerFifo, i128 %rx_rethSift2mergerFifo

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="212" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:52 %empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_shift2exhFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %rx_shift2exhFifo, i128 %rx_shift2exhFifo

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="213" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:53 %empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_udp2ibFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %rx_udp2ibFifo, i128 %rx_udp2ibFifo

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="214" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:54 %empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_udp2shiftFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %rx_udp2shiftFifo, i128 %rx_udp2shiftFifo

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="215" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="49" op_8_bw="49">
<![CDATA[
entry:55 %empty_213 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_udpMetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i49 %rx_udpMetaFifo, i49 %rx_udpMetaFifo

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="216" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="123" op_8_bw="123">
<![CDATA[
entry:56 %empty_214 = specchannel i32 @_ssdm_op_SpecChannel, void @stateTable2qpi_rsp_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i123 %stateTable2qpi_rsp, i123 %stateTable2qpi_rsp

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="217" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="75" op_8_bw="75">
<![CDATA[
entry:57 %empty_215 = specchannel i32 @_ssdm_op_SpecChannel, void @stateTable2rxIbh_rsp_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i75 %stateTable2rxIbh_rsp, i75 %stateTable2rxIbh_rsp

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="218" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="123" op_8_bw="123">
<![CDATA[
entry:58 %empty_216 = specchannel i32 @_ssdm_op_SpecChannel, void @stateTable2txIbh_rsp_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i123 %stateTable2txIbh_rsp, i123 %stateTable2txIbh_rsp

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="219" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:59 %empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @txExh2msnTable_req_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %txExh2msnTable_req, i16 %txExh2msnTable_req

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="220" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="41" op_8_bw="41">
<![CDATA[
entry:60 %empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @txIbh2stateTable_upd_req_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i41 %txIbh2stateTable_upd_req, i41 %txIbh2stateTable_upd_req

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="221" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:61 %empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_aethShift2payFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %tx_aethShift2payFifo, i128 %tx_aethShift2payFifo

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="222" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
entry:62 %empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_appMetaFifo_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i256 %tx_appMetaFifo, i256 %tx_appMetaFifo

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="223" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="384" op_8_bw="384">
<![CDATA[
entry:63 %empty_221 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_connTable2ibh_rsp_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i384 %tx_connTable2ibh_rsp, i384 %tx_connTable2ibh_rsp

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="224" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:64 %empty_222 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_dstQpFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %tx_dstQpFifo, i24 %tx_dstQpFifo

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="225" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:65 %empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_exh2payFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %tx_exh2payFifo, i128 %tx_exh2payFifo

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="226" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:66 %empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_exh2shiftFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %tx_exh2shiftFifo, i128 %tx_exh2shiftFifo

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="227" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="162" op_8_bw="162">
<![CDATA[
entry:67 %empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_exhMetaFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i162 %tx_exhMetaFifo, i162 %tx_exhMetaFifo

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="228" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:68 %empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_ib2udpFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %tx_ib2udpFifo, i128 %tx_ib2udpFifo

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="229" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="113" op_8_bw="113">
<![CDATA[
entry:69 %empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_ibhHeaderFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i113 %tx_ibhHeaderFifo, i113 %tx_ibhHeaderFifo

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="230" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="192" op_8_bw="192">
<![CDATA[
entry:70 %empty_228 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_ibhMetaFifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i192 %tx_ibhMetaFifo, i192 %tx_ibhMetaFifo

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="231" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:71 %empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_ibhconnTable_req_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %tx_ibhconnTable_req, i16 %tx_ibhconnTable_req

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="232" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:72 %empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_ip2crcFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %tx_ip2crcFifo, i128 %tx_ip2crcFifo

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="233" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
entry:73 %empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_ipUdpMetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %tx_ipUdpMetaFifo, i256 %tx_ipUdpMetaFifo

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="234" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:74 %empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_lengthFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i16 %tx_lengthFifo, i16 %tx_lengthFifo

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="235" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="144" op_8_bw="144">
<![CDATA[
entry:75 %empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_localMemCmdFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i144 %tx_localMemCmdFifo, i144 %tx_localMemCmdFifo

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="236" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
entry:76 %empty_234 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_packetInfoFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i3 %tx_packetInfoFifo, i3 %tx_packetInfoFifo

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="237" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="96" op_8_bw="96">
<![CDATA[
entry:77 %empty_235 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_pkgInfoFifo_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i96 %tx_pkgInfoFifo, i96 %tx_pkgInfoFifo

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="238" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:78 %empty_236 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_rawPayFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %tx_rawPayFifo, i128 %tx_rawPayFifo

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="239" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:79 %empty_237 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_readReqAddr_push_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %tx_readReqAddr_push, i128 %tx_readReqAddr_push

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="240" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="40" op_8_bw="40">
<![CDATA[
entry:80 %empty_238 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_readReqTable_upd_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %tx_readReqTable_upd, i40 %tx_readReqTable_upd

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="241" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:81 %empty_239 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_rethMerge2rethShift_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %tx_rethMerge2rethShift, i128 %tx_rethMerge2rethShift

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="242" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:82 %empty_240 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_rethShift2payFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %tx_rethShift2payFifo, i128 %tx_rethShift2payFifo

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="243" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:83 %empty_241 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_shift2ibhFifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %tx_shift2ibhFifo, i128 %tx_shift2ibhFifo

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="244" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:84 %empty_242 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_shift2ipv4Fifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %tx_shift2ipv4Fifo, i128 %tx_shift2ipv4Fifo

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="245" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:85 %empty_243 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_shift2udpFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %tx_shift2udpFifo, i128 %tx_shift2udpFifo

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="246" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:86 %empty_244 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_split2aethShift_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %tx_split2aethShift, i128 %tx_split2aethShift

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="247" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:87 %empty_245 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_udp2ipFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %tx_udp2ipFifo, i128 %tx_udp2ipFifo

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="248" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:88 %empty_246 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_udp2ipMetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %tx_udp2ipMetaFifo, i64 %tx_udp2ipMetaFifo

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="249" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:89 %empty_247 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_udpMetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %tx_udpMetaFifo, i64 %tx_udpMetaFifo

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="250" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:90 %spectopmodule_ln758 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln758"/></StgValue>
</operation>

<operation id="251" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:91 %specinterface_ln758 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln758"/></StgValue>
</operation>

<operation id="252" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_rx_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:93 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %s_axis_rx_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="254" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i184 %s_axis_tx_meta, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="184">
<![CDATA[
entry:95 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i184 %s_axis_tx_meta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="256" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_tx_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="257" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:97 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %s_axis_tx_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="258" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_tx_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="259" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:99 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %m_axis_tx_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="260" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %m_axis_mem_write_cmd, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="261" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="192">
<![CDATA[
entry:101 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %m_axis_mem_write_cmd

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="262" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %m_axis_mem_read_cmd, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="192">
<![CDATA[
entry:103 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %m_axis_mem_read_cmd

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="264" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_mem_write_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="265" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:105 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %m_axis_mem_write_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="266" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_mem_read_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:107 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %s_axis_mem_read_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="268" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="168" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i168 %s_axis_qp_interface, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="168">
<![CDATA[
entry:109 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i168 %s_axis_qp_interface

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="270" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i184 %s_axis_qp_conn_interface, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="271" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="184">
<![CDATA[
entry:111 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i184 %s_axis_qp_conn_interface

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="272" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:112 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %local_ip_address

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="273" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %local_ip_address, void @empty_4, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:114 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %regCrcDropPkgCount

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="275" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regCrcDropPkgCount, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:116 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %regInvalidPsnDropCount

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="277" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regInvalidPsnDropCount, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_crc2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="279" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:119 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="280" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_ip2udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="283" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:123 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="284" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="285" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="286" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="287" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:127 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_udp2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:128 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_udp2ibFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="290" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:131 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="292" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:132 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ib2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="295" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="97" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:135 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="123" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ibh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="119" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:139 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i119 %rx_ibh2fsm_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:140 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="301" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:141 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="303" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:143 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:144 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="305" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:145 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %rxIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="75" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i75 %stateTable2rxIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:147 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rx_ibhDropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:148 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %rx_ibhDropMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="309" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="119" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i119 %rx_fsm2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ibhEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="311" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:151 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ibhDrop2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:152 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %exh_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="313" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:153 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_drop2exhFsm_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i137 %rxExh2msnTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="315" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:155 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %rx_readReqAddr_pop_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="316" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="152" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:156 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %msnTable2rxExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="317" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:157 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_readReqAddr_pop_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="318" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_exhEventMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="319" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:159 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_pkgSplitTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="320" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:160 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_pkgShiftTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="321" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rx_readRequestFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="322" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %rx_readReqTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="323" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:163 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2rethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="324" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:164 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2aethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="325" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:165 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exhNoShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="326" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="327" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="162" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:167 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="328" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:168 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ackEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="329" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:169 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_rethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="330" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_aethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="331" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:171 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="332" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:172 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_readReqAddr_push, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="333" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:173 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %tx_localMemCmdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="334" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="335" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:175 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="336" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:176 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="337" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:177 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:179 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tx_ibhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="162" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:180 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="341" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:181 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:183 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:184 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="346" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="347" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:187 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:188 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %tx_readReqTable_upd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="349" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:189 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ibhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:191 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %tx_dstQpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="113" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:192 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i113 %tx_ibhHeaderFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:193 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %txIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="123" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2txIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="384" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:195 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:196 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_releaseFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="357" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:197 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_freeListFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="358" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="359" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:199 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="360" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:200 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="361" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:201 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="362" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:202 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="363" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="64" op_4_bw="64" op_5_bw="128" op_6_bw="128" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:213 %call_ln243 = call void @generate_udp<64>, i2 %state_4, i16 %header_idx_3, i64 %header_header_V_3, i64 %tx_udpMetaFifo, i128 %tx_udp2ipFifo, i128 %tx_shift2udpFifo

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>

<operation id="364" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="96" op_4_bw="113" op_5_bw="128" op_6_bw="128" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:237 %call_ln2702 = call void @prepend_ibh_header<64>, i2 %state_2, i16 %header_idx_1, i96 %header_header_V_1, i113 %tx_ibhHeaderFifo, i128 %tx_ib2udpFifo, i128 %tx_shift2ibhFifo

]]></Node>
<StgValue><ssdm name="call_ln2702"/></StgValue>
</operation>

<operation id="365" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="16" op_3_bw="24" op_4_bw="128" op_5_bw="16" op_6_bw="384" op_7_bw="0">
<![CDATA[
entry:240 %call_ln2712 = call void @conn_table, i184 %s_axis_qp_conn_interface, i16 %tx_ibhconnTable_req, i24 %conn_table_remote_qpn_V, i128 %conn_table_remote_ip_address_V, i16 %conn_table_remote_udp_port_V, i384 %tx_connTable2ibh_rsp

]]></Node>
<StgValue><ssdm name="call_ln2712"/></StgValue>
</operation>

<operation id="366" st_id="47" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="24" op_3_bw="24" op_4_bw="3" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="75" op_9_bw="41" op_10_bw="123" op_11_bw="97" op_12_bw="123" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:241 %call_ln2716 = call void @state_table, i45 %rxIbh2stateTable_upd_req, i24 %state_table_req_old_unack_V, i24 %state_table_resp_epsn_V, i3 %state_table_retryCounter_V, i24 %state_table_resp_old_outstanding_V, i24 %state_table_req_next_psn_V, i24 %state_table_req_old_valid_V, i75 %stateTable2rxIbh_rsp, i41 %txIbh2stateTable_upd_req, i123 %stateTable2txIbh_rsp, i97 %qpi2stateTable_upd_req, i123 %stateTable2qpi_rsp

]]></Node>
<StgValue><ssdm name="call_ln2716"/></StgValue>
</operation>

<operation id="367" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="152" op_7_bw="16" op_8_bw="56" op_9_bw="48" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:242 %call_ln2723 = call void @msn_table, i137 %rxExh2msnTable_upd_req, i24 %msn_table_msn_V, i64 %msn_table_vaddr_V, i32 %msn_table_dma_length_V, i32 %msn_table_r_key_V, i152 %msnTable2rxExh_rsp, i16 %txExh2msnTable_req, i56 %msnTable2txExh_rsp, i48 %if2msnTable_init

]]></Node>
<StgValue><ssdm name="call_ln2723"/></StgValue>
</operation>

<operation id="368" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="41" op_3_bw="0">
<![CDATA[
entry:243 %call_ln2729 = call void @read_req_table, i40 %tx_readReqTable_upd, i41 %rx_readReqTable_upd_req

]]></Node>
<StgValue><ssdm name="call_ln2729"/></StgValue>
</operation>

<operation id="369" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="16" op_3_bw="16" op_4_bw="64" op_5_bw="32" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="128" op_10_bw="16" op_11_bw="32" op_12_bw="48" op_13_bw="16" op_14_bw="48" op_15_bw="256" op_16_bw="64" op_17_bw="128" op_18_bw="64" op_19_bw="16" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
entry:247 %call_ln557 = call void @mq_process_requests<ap_uint<64> >, i3 %rt_state, i16 %newMetaIdx_V, i16 %insert_key_V, i64 %insert_value_V, i32 %popRequest_op, i16 %ptrMeta_head_V, i16 %ptrMeta_tail_V, i1 %ptrMeta_valid, i128 %tx_readReqAddr_push, i16 %mq_freeListFifo, i32 %mq_pointerReqFifo, i48 %rx_readReqAddr_pop_req, i16 %popRequest_key_V, i48 %mq_pointerRspFifo, i256 %mq_metaReqFifo, i64 %mq_pointerUpdFifo, i128 %mq_metaRspFifo, i64 %rx_readReqAddr_pop_rsp, i16 %mq_releaseFifo

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>

<operation id="370" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:248 %call_ln0 = call void @Block_entry450_proc, i32 %regCrcDropPkgCount

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="371" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="2" op_3_bw="64" op_4_bw="8" op_5_bw="1" op_6_bw="128" op_7_bw="0">
<![CDATA[
entry:249 %call_ln715 = call void @extract_icrc<64>, i128 %s_axis_rx_data, i2 %ei_state, i64 %ei_prevWord_data_V, i8 %ei_prevWord_keep_V, i1 %ei_prevWord_last_V, i128 %rx_crc2ipFifo

]]></Node>
<StgValue><ssdm name="call_ln715"/></StgValue>
</operation>

<operation id="372" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0">
<![CDATA[
entry:251 %ret_ln837 = ret

]]></Node>
<StgValue><ssdm name="ret_ln837"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
