# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIR_Filter.srcs/sources_1/new/fir_filter.vhd" \
"../../../../FIR_Filter.ip_user_files/bd/main/ip/main_fir_filter_0_0/sim/main_fir_filter_0_0.vhd" \
"../../../../FIR_Filter.ip_user_files/bd/main/ip/main_c_counter_binary_0_0/sim/main_c_counter_binary_0_0.vhd" \
"../../../../FIR_Filter.ip_user_files/bd/main/sim/main.vhd" \
"../../../../FIR_Filter.gen/sources_1/bd/main/hdl/main_wrapper.vhd" \

# Do not sort compile order
nosort
