
*** Running vivado
    with args -log zsys_axi_reg32_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_axi_reg32_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zsys_axi_reg32_0_0.tcl -notrace
Command: synth_design -top zsys_axi_reg32_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4382 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.367 ; gain = 60.000 ; free physical = 992 ; free virtual = 5424
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_axi_reg32_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/synth/zsys_axi_reg32_0_0.vhd:84]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_RO_REG bound to: 1 - type: integer 
	Parameter C_NUM_WR_REG bound to: 1 - type: integer 
	Parameter C_WR_READABLE bound to: 1 - type: bool 
	Parameter C_RR0_ALIAS bound to: RR0 - type: string 
	Parameter C_RR1_ALIAS bound to: RR1 - type: string 
	Parameter C_WR0_ALIAS bound to: WR0 - type: string 
	Parameter C_WR1_ALIAS bound to: WR1 - type: string 
	Parameter C_RR2_ALIAS bound to: RR2 - type: string 
	Parameter C_RR3_ALIAS bound to: RR3 - type: string 
	Parameter C_RR4_ALIAS bound to: RR4 - type: string 
	Parameter C_RR5_ALIAS bound to: RR5 - type: string 
	Parameter C_RR6_ALIAS bound to: RR6 - type: string 
	Parameter C_RR7_ALIAS bound to: RR7 - type: string 
	Parameter C_RR8_ALIAS bound to: RR8 - type: string 
	Parameter C_RR9_ALIAS bound to: RR9 - type: string 
	Parameter C_RR10_ALIAS bound to: RR10 - type: string 
	Parameter C_RR11_ALIAS bound to: RR11 - type: string 
	Parameter C_RR12_ALIAS bound to: RR12 - type: string 
	Parameter C_RR13_ALIAS bound to: RR13 - type: string 
	Parameter C_RR14_ALIAS bound to: RR14 - type: string 
	Parameter C_RR15_ALIAS bound to: RR15 - type: string 
	Parameter C_WR2_ALIAS bound to: WR2 - type: string 
	Parameter C_WR3_ALIAS bound to: WR3 - type: string 
	Parameter C_WR4_ALIAS bound to: WR4 - type: string 
	Parameter C_WR5_ALIAS bound to: WR5 - type: string 
	Parameter C_WR6_ALIAS bound to: WR6 - type: string 
	Parameter C_WR7_ALIAS bound to: WR7 - type: string 
	Parameter C_WR8_ALIAS bound to: WR8 - type: string 
	Parameter C_WR9_ALIAS bound to: WR9 - type: string 
	Parameter C_WR10_ALIAS bound to: WR10 - type: string 
	Parameter C_WR11_ALIAS bound to: WR11 - type: string 
	Parameter C_WR12_ALIAS bound to: WR12 - type: string 
	Parameter C_WR13_ALIAS bound to: WR13 - type: string 
	Parameter C_WR14_ALIAS bound to: WR14 - type: string 
	Parameter C_WR15_ALIAS bound to: WR15 - type: string 
	Parameter C_WR0_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR1_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR2_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR3_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR4_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR5_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR6_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR7_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR8_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR9_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR10_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR11_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR12_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR13_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR14_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR15_DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_reg32_v1_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/8821/hdl/axi_reg32_v1_0.vhd:20' bound to instance 'U0' of component 'axi_reg32_v1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/synth/zsys_axi_reg32_0_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'axi_reg32_v1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/8821/hdl/axi_reg32_v1_0.vhd:169]
	Parameter C_NUM_RO_REG bound to: 1 - type: integer 
	Parameter C_NUM_WR_REG bound to: 1 - type: integer 
	Parameter C_WR_READABLE bound to: 1 - type: bool 
	Parameter C_RR0_ALIAS bound to: RR0 - type: string 
	Parameter C_RR1_ALIAS bound to: RR1 - type: string 
	Parameter C_RR2_ALIAS bound to: RR2 - type: string 
	Parameter C_RR3_ALIAS bound to: RR3 - type: string 
	Parameter C_RR4_ALIAS bound to: RR4 - type: string 
	Parameter C_RR5_ALIAS bound to: RR5 - type: string 
	Parameter C_RR6_ALIAS bound to: RR6 - type: string 
	Parameter C_RR7_ALIAS bound to: RR7 - type: string 
	Parameter C_RR8_ALIAS bound to: RR8 - type: string 
	Parameter C_RR9_ALIAS bound to: RR9 - type: string 
	Parameter C_RR10_ALIAS bound to: RR10 - type: string 
	Parameter C_RR11_ALIAS bound to: RR11 - type: string 
	Parameter C_RR12_ALIAS bound to: RR12 - type: string 
	Parameter C_RR13_ALIAS bound to: RR13 - type: string 
	Parameter C_RR14_ALIAS bound to: RR14 - type: string 
	Parameter C_RR15_ALIAS bound to: RR15 - type: string 
	Parameter C_WR0_ALIAS bound to: WR0 - type: string 
	Parameter C_WR1_ALIAS bound to: WR1 - type: string 
	Parameter C_WR2_ALIAS bound to: WR2 - type: string 
	Parameter C_WR3_ALIAS bound to: WR3 - type: string 
	Parameter C_WR4_ALIAS bound to: WR4 - type: string 
	Parameter C_WR5_ALIAS bound to: WR5 - type: string 
	Parameter C_WR6_ALIAS bound to: WR6 - type: string 
	Parameter C_WR7_ALIAS bound to: WR7 - type: string 
	Parameter C_WR8_ALIAS bound to: WR8 - type: string 
	Parameter C_WR9_ALIAS bound to: WR9 - type: string 
	Parameter C_WR10_ALIAS bound to: WR10 - type: string 
	Parameter C_WR11_ALIAS bound to: WR11 - type: string 
	Parameter C_WR12_ALIAS bound to: WR12 - type: string 
	Parameter C_WR13_ALIAS bound to: WR13 - type: string 
	Parameter C_WR14_ALIAS bound to: WR14 - type: string 
	Parameter C_WR15_ALIAS bound to: WR15 - type: string 
	Parameter C_WR0_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR1_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR2_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR3_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR4_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR5_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR6_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR7_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR8_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR9_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR10_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR11_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR12_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR13_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR14_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR15_DEFAULT bound to: 0 - type: integer 
	Parameter C_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_reg32_v1_0_S_AXI' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/8821/hdl/axi_reg32_v1_0_S_AXI.vhd:163]
	Parameter C_NUM_RO_REG bound to: 1 - type: integer 
	Parameter C_NUM_WR_REG bound to: 1 - type: integer 
	Parameter C_WR_READABLE bound to: 1 - type: bool 
	Parameter C_WR0_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR1_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR2_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR3_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR4_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR5_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR6_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR7_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR8_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR9_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR10_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR11_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR12_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR13_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR14_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR15_DEFAULT bound to: 0 - type: integer 
	Parameter C_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/8821/hdl/axi_reg32_v1_0_S_AXI.vhd:591]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/8821/hdl/axi_reg32_v1_0_S_AXI.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/8821/hdl/axi_reg32_v1_0_S_AXI.vhd:590]
INFO: [Synth 8-256] done synthesizing module 'axi_reg32_v1_0_S_AXI' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/8821/hdl/axi_reg32_v1_0_S_AXI.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'axi_reg32_v1_0' (2#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/8821/hdl/axi_reg32_v1_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_reg32_0_0' (3#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/synth/zsys_axi_reg32_0_0.vhd:84]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1184.867 ; gain = 101.500 ; free physical = 898 ; free virtual = 5331
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1184.867 ; gain = 101.500 ; free physical = 888 ; free virtual = 5320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1537.051 ; gain = 1.000 ; free physical = 1977 ; free virtual = 6417
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2417 ; free virtual = 6857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2417 ; free virtual = 6857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2417 ; free virtual = 6857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2384 ; free virtual = 6824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_reg32_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_reg32_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/axi_reg32_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/axi_reg32_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_reg32_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_reg32_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/axi_reg32_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_reg32_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[31]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[30]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[29]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[28]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[27]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[26]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[25]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[24]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[23]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[22]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[21]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[20]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[19]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[18]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[17]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[16]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[15]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[14]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[13]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[12]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[11]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[10]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[9]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[8]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[7]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[6]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[5]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[4]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[3]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[2]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[1]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg17_reg[0]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[31]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[30]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[29]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[28]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[27]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[26]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[25]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[24]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[23]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[22]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[21]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[20]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[19]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[18]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[17]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[16]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[15]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[14]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[13]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[12]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[11]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[10]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[9]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[8]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[7]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[6]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[5]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[4]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[3]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[2]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[1]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg18_reg[0]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[31]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[30]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[29]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[28]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[27]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[26]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[25]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[24]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[23]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[22]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[21]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[20]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[19]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[18]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[17]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[16]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[15]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[14]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[13]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[12]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[11]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[10]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[9]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[8]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[7]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[6]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[5]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[4]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[3]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[2]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[1]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg19_reg[0]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg20_reg[31]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_reg32_v1_0_S_AXI_inst/slv_reg20_reg[30]) is unused and will be removed from module zsys_axi_reg32_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2451 ; free virtual = 6892
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2283 ; free virtual = 6723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2282 ; free virtual = 6723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2280 ; free virtual = 6720
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2273 ; free virtual = 6714
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2273 ; free virtual = 6714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2273 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2273 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2273 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2273 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    33|
|5     |LUT5 |     3|
|6     |LUT6 |     5|
|7     |FDRE |    74|
|8     |FDSE |     5|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   125|
|2     |  U0                          |axi_reg32_v1_0       |   125|
|3     |    axi_reg32_v1_0_S_AXI_inst |axi_reg32_v1_0_S_AXI |   122|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2273 ; free virtual = 6713
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1537.051 ; gain = 101.500 ; free physical = 2330 ; free virtual = 6770
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1537.051 ; gain = 453.684 ; free physical = 2330 ; free virtual = 6770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

121 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1537.051 ; gain = 466.266 ; free physical = 2287 ; free virtual = 6728
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axi_reg32_0_0_synth_1/zsys_axi_reg32_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axi_reg32_0_0_synth_1/zsys_axi_reg32_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1561.062 ; gain = 0.000 ; free physical = 2285 ; free virtual = 6726
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 10:32:03 2019...
