// Seed: 175813941
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input id_6
    , id_7
);
  logic id_8 = 1;
  assign id_5 = id_1 - 1;
endmodule
