// Seed: 1521227725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    module_0,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_25;
  id_26 :
  assert property (@(posedge id_7) 1)
  else $display(1);
  assign id_24 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  module_0(
      id_1,
      id_2,
      id_5,
      id_9,
      id_5,
      id_9,
      id_7,
      id_7,
      id_1,
      id_1,
      id_9,
      id_1,
      id_1,
      id_7,
      id_2,
      id_1,
      id_7,
      id_5,
      id_9,
      id_7,
      id_5,
      id_5,
      id_4,
      id_9
  );
  assign id_5 = id_8[1'd0] ? id_1 : 1 ? 1 : $display(1, 1 > 1, 1);
endmodule
