

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_237_21'
================================================================
* Date:           Wed Feb 26 23:19:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_237_21  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1731|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     199|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     199|   1776|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |k_4_fu_100_p2                       |         +|   0|  0|   38|          31|           1|
    |and_ln242_fu_159_p2                 |       and|   0|  0|  128|         128|         128|
    |icmp_ln237_fu_94_p2                 |      icmp|   0|  0|   38|          31|          31|
    |lshr_ln239_fu_122_p2                |      lshr|   0|  0|  423|         128|         128|
    |next_output_axie4_data_2_fu_165_p2  |        or|   0|  0|  128|         128|         128|
    |shl_ln241_fu_140_p2                 |       shl|   0|  0|  423|           8|         128|
    |shl_ln242_fu_148_p2                 |       shl|   0|  0|  423|         128|         128|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |xor_ln242_fu_153_p2                 |       xor|   0|  0|  128|         128|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 1731|         711|         676|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_3            |   9|          2|   31|         62|
    |k_fu_52                         |   9|          2|   31|         62|
    |next_output_axie4_data_1_fu_48  |   9|          2|  128|        256|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  45|         10|  192|        384|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |k_fu_52                         |   31|   0|   31|          0|
    |next_output_axie4_data_1_fu_48  |  128|   0|  128|          0|
    |pixel_val_reg_204               |    8|   0|    8|          0|
    |zext_ln239_reg_198              |   29|   0|  128|         99|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  199|   0|  298|         99|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|next_output_axie4_data               |   in|  128|     ap_none|                    next_output_axie4_data|        scalar|
|remaining_channels                   |   in|   31|     ap_none|                        remaining_channels|        scalar|
|next_input_axie4_data                |   in|  128|     ap_none|                     next_input_axie4_data|        scalar|
|next_output_axie4_data_1_out         |  out|  128|      ap_vld|              next_output_axie4_data_1_out|       pointer|
|next_output_axie4_data_1_out_ap_vld  |  out|    1|      ap_vld|              next_output_axie4_data_1_out|       pointer|
+-------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%next_output_axie4_data_1 = alloca i32 1" [filter_kernel.cpp:235]   --->   Operation 5 'alloca' 'next_output_axie4_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter_kernel.cpp:237]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%next_input_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %next_input_axie4_data"   --->   Operation 7 'read' 'next_input_axie4_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%remaining_channels_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %remaining_channels"   --->   Operation 8 'read' 'remaining_channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%next_output_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %next_output_axie4_data"   --->   Operation 9 'read' 'next_output_axie4_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.14ns)   --->   "%store_ln237 = store i31 0, i31 %k" [filter_kernel.cpp:237]   --->   Operation 10 'store' 'store_ln237' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 11 [1/1] (1.14ns)   --->   "%store_ln235 = store i128 %next_output_axie4_data_read, i128 %next_output_axie4_data_1" [filter_kernel.cpp:235]   --->   Operation 11 'store' 'store_ln235' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc441"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_3 = load i31 %k" [filter_kernel.cpp:239]   --->   Operation 13 'load' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.89ns)   --->   "%icmp_ln237 = icmp_eq  i31 %k_3, i31 %remaining_channels_read" [filter_kernel.cpp:237]   --->   Operation 14 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.89ns)   --->   "%k_4 = add i31 %k_3, i31 1" [filter_kernel.cpp:237]   --->   Operation 16 'add' 'k_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %for.inc441.split, void %for.end443.exitStub" [filter_kernel.cpp:237]   --->   Operation 17 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i31 %k_3" [filter_kernel.cpp:239]   --->   Operation 18 'trunc' 'trunc_ln239' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln239, i3 0" [filter_kernel.cpp:239]   --->   Operation 19 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i32 %shl_ln9" [filter_kernel.cpp:239]   --->   Operation 20 'zext' 'zext_ln239' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.21ns)   --->   "%lshr_ln239 = lshr i128 %next_input_axie4_data_read, i128 %zext_ln239" [filter_kernel.cpp:239]   --->   Operation 21 'lshr' 'lshr_ln239' <Predicate = (!icmp_ln237)> <Delay = 3.21> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixel_val = trunc i128 %lshr_ln239" [filter_kernel.cpp:239]   --->   Operation 22 'trunc' 'pixel_val' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%store_ln237 = store i31 %k_4, i31 %k" [filter_kernel.cpp:237]   --->   Operation 23 'store' 'store_ln237' <Predicate = (!icmp_ln237)> <Delay = 1.14>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%next_output_axie4_data_1_load_1 = load i128 %next_output_axie4_data_1"   --->   Operation 35 'load' 'next_output_axie4_data_1_load_1' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %next_output_axie4_data_1_out, i128 %next_output_axie4_data_1_load_1"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln237)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%next_output_axie4_data_1_load = load i128 %next_output_axie4_data_1" [filter_kernel.cpp:242]   --->   Operation 24 'load' 'next_output_axie4_data_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:235]   --->   Operation 25 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [filter_kernel.cpp:237]   --->   Operation 26 'specloopname' 'specloopname_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.61ns)   --->   "%shl_ln241 = shl i128 255, i128 %zext_ln239" [filter_kernel.cpp:241]   --->   Operation 27 'shl' 'shl_ln241' <Predicate = true> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i8 %pixel_val" [filter_kernel.cpp:242]   --->   Operation 28 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.61ns)   --->   "%shl_ln242 = shl i128 %zext_ln242, i128 %zext_ln239" [filter_kernel.cpp:242]   --->   Operation 29 'shl' 'shl_ln242' <Predicate = true> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node next_output_axie4_data_2)   --->   "%xor_ln242 = xor i128 %shl_ln241, i128 340282366920938463463374607431768211455" [filter_kernel.cpp:242]   --->   Operation 30 'xor' 'xor_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node next_output_axie4_data_2)   --->   "%and_ln242 = and i128 %next_output_axie4_data_1_load, i128 %xor_ln242" [filter_kernel.cpp:242]   --->   Operation 31 'and' 'and_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.75ns) (out node of the LUT)   --->   "%next_output_axie4_data_2 = or i128 %shl_ln242, i128 %and_ln242" [filter_kernel.cpp:242]   --->   Operation 32 'or' 'next_output_axie4_data_2' <Predicate = true> <Delay = 0.75> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%store_ln235 = store i128 %next_output_axie4_data_2, i128 %next_output_axie4_data_1" [filter_kernel.cpp:235]   --->   Operation 33 'store' 'store_ln235' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln237 = br void %for.inc441" [filter_kernel.cpp:237]   --->   Operation 34 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ next_output_axie4_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ remaining_channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ next_input_axie4_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ next_output_axie4_data_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
next_output_axie4_data_1        (alloca           ) [ 011]
k                               (alloca           ) [ 010]
next_input_axie4_data_read      (read             ) [ 000]
remaining_channels_read         (read             ) [ 000]
next_output_axie4_data_read     (read             ) [ 000]
store_ln237                     (store            ) [ 000]
store_ln235                     (store            ) [ 000]
br_ln0                          (br               ) [ 000]
k_3                             (load             ) [ 000]
icmp_ln237                      (icmp             ) [ 010]
speclooptripcount_ln0           (speclooptripcount) [ 000]
k_4                             (add              ) [ 000]
br_ln237                        (br               ) [ 000]
trunc_ln239                     (trunc            ) [ 000]
shl_ln9                         (bitconcatenate   ) [ 000]
zext_ln239                      (zext             ) [ 011]
lshr_ln239                      (lshr             ) [ 000]
pixel_val                       (trunc            ) [ 011]
store_ln237                     (store            ) [ 000]
next_output_axie4_data_1_load   (load             ) [ 000]
specpipeline_ln235              (specpipeline     ) [ 000]
specloopname_ln237              (specloopname     ) [ 000]
shl_ln241                       (shl              ) [ 000]
zext_ln242                      (zext             ) [ 000]
shl_ln242                       (shl              ) [ 000]
xor_ln242                       (xor              ) [ 000]
and_ln242                       (and              ) [ 000]
next_output_axie4_data_2        (or               ) [ 000]
store_ln235                     (store            ) [ 000]
br_ln237                        (br               ) [ 000]
next_output_axie4_data_1_load_1 (load             ) [ 000]
write_ln0                       (write            ) [ 000]
ret_ln0                         (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="next_output_axie4_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_output_axie4_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="remaining_channels">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="remaining_channels"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="next_input_axie4_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_input_axie4_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="next_output_axie4_data_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_output_axie4_data_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="next_output_axie4_data_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_output_axie4_data_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="next_input_axie4_data_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="128" slack="0"/>
<pin id="58" dir="0" index="1" bw="128" slack="0"/>
<pin id="59" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_input_axie4_data_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="remaining_channels_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="31" slack="0"/>
<pin id="64" dir="0" index="1" bw="31" slack="0"/>
<pin id="65" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="remaining_channels_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="next_output_axie4_data_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_output_axie4_data_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="0"/>
<pin id="77" dir="0" index="2" bw="128" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln237_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="31" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln235_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="k_3_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="31" slack="0"/>
<pin id="93" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln237_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="0"/>
<pin id="96" dir="0" index="1" bw="31" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln239_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln239/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shl_ln9_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="29" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln239_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="lshr_ln239_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="128" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln239/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pixel_val_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="128" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixel_val/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln237_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="0"/>
<pin id="134" dir="0" index="1" bw="31" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="next_output_axie4_data_1_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="128" slack="1"/>
<pin id="139" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_output_axie4_data_1_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="shl_ln241_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln241/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln242_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="1"/>
<pin id="147" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln242_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln242/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="xor_ln242_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="128" slack="0"/>
<pin id="155" dir="0" index="1" bw="128" slack="0"/>
<pin id="156" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln242/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="and_ln242_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="128" slack="0"/>
<pin id="161" dir="0" index="1" bw="128" slack="0"/>
<pin id="162" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln242/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="next_output_axie4_data_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="128" slack="0"/>
<pin id="167" dir="0" index="1" bw="128" slack="0"/>
<pin id="168" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="next_output_axie4_data_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln235_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="128" slack="0"/>
<pin id="173" dir="0" index="1" bw="128" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="next_output_axie4_data_1_load_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="0"/>
<pin id="178" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_output_axie4_data_1_load_1/1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="next_output_axie4_data_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="next_output_axie4_data_1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="k_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="0"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="198" class="1005" name="zext_ln239_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="128" slack="1"/>
<pin id="200" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln239 "/>
</bind>
</comp>

<comp id="204" class="1005" name="pixel_val_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="68" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="62" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="91" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="56" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="118" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="100" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="140" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="137" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="148" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="183"><net_src comp="48" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="52" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="201"><net_src comp="118" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="207"><net_src comp="128" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="145" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: next_output_axie4_data_1_out | {1 }
 - Input state : 
	Port: filter_kernel_Pipeline_VITIS_LOOP_237_21 : next_output_axie4_data | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_237_21 : remaining_channels | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_237_21 : next_input_axie4_data | {1 }
  - Chain level:
	State 1
		store_ln237 : 1
		k_3 : 1
		icmp_ln237 : 2
		k_4 : 2
		br_ln237 : 3
		trunc_ln239 : 2
		shl_ln9 : 3
		zext_ln239 : 4
		lshr_ln239 : 5
		pixel_val : 6
		store_ln237 : 3
		next_output_axie4_data_1_load_1 : 1
		write_ln0 : 2
	State 2
		shl_ln242 : 1
		xor_ln242 : 1
		and_ln242 : 1
		next_output_axie4_data_2 : 1
		store_ln235 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|   lshr   |            lshr_ln239_fu_122           |    0    |   423   |
|----------|----------------------------------------|---------|---------|
|    shl   |            shl_ln241_fu_140            |    0    |    84   |
|          |            shl_ln242_fu_148            |    0    |    84   |
|----------|----------------------------------------|---------|---------|
|    xor   |            xor_ln242_fu_153            |    0    |   128   |
|----------|----------------------------------------|---------|---------|
|    and   |            and_ln242_fu_159            |    0    |   128   |
|----------|----------------------------------------|---------|---------|
|    or    |     next_output_axie4_data_2_fu_165    |    0    |   128   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln237_fu_94            |    0    |    38   |
|----------|----------------------------------------|---------|---------|
|    add   |               k_4_fu_100               |    0    |    38   |
|----------|----------------------------------------|---------|---------|
|          |  next_input_axie4_data_read_read_fu_56 |    0    |    0    |
|   read   |   remaining_channels_read_read_fu_62   |    0    |    0    |
|          | next_output_axie4_data_read_read_fu_68 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |          write_ln0_write_fu_74         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |           trunc_ln239_fu_106           |    0    |    0    |
|          |            pixel_val_fu_128            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|bitconcatenate|             shl_ln9_fu_110             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   zext   |            zext_ln239_fu_118           |    0    |    0    |
|          |            zext_ln242_fu_145           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   1051  |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|            k_reg_188           |   31   |
|next_output_axie4_data_1_reg_180|   128  |
|        pixel_val_reg_204       |    8   |
|       zext_ln239_reg_198       |   128  |
+--------------------------------+--------+
|              Total             |   295  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1051  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   295  |    -   |
+-----------+--------+--------+
|   Total   |   295  |  1051  |
+-----------+--------+--------+
