You are optimizing a Triton kernel based on algorithmic analysis.

# PyTorch Reference (Target Behavior)

```python
import torch
import torch.nn as nn

class Model(nn.Module):
    """
    Performs a transposed 1D convolution operation with asymmetric input and square kernel.
    Supports padding, striding, and dilation.

    Args:
        in_channels (int): Number of channels in the input tensor.
        out_channels (int): Number of channels produced by the convolution.
        kernel_size (int): Size of the square convolution kernel.
        stride (int, optional): Stride of the convolution. Defaults to 1.
        padding (int, optional): Padding applied to the input. Defaults to 0.
        dilation (int, optional): Spacing between kernel elements. Defaults to 1.
        bias (bool, optional): If `True`, adds a learnable bias to the output. Defaults to `False`.
    """
    def __init__(self, in_channels: int, out_channels: int, kernel_size: int, stride: int = 1, padding: int = 0, dilation: int = 1, bias: bool = False):
        super(Model, self).__init__()
        self.conv1d_transpose = nn.ConvTranspose1d(in_channels, out_channels, kernel_size, stride=stride, padding=padding, dilation=dilation, bias=bias)
        
    def forward(self, x: torch.Tensor) -> torch.Tensor:
        """
        Performs the transposed 1D convolution.

        Args:
            x (torch.Tensor): Input tensor of shape (batch_size, in_channels, length).

        Returns:
            torch.Tensor: Output tensor of shape (batch_size, out_channels, length_out).
        """
        return self.conv1d_transpose(x)

# Test code
batch_size = 16
in_channels = 32
out_channels = 64
kernel_size = 3
# long sequence
length = 131072
stride = 2
padding = 1
dilation = 2

def get_inputs():
    x = torch.rand(batch_size, in_channels, length)
    return [x]

def get_init_inputs():
    return [in_channels, out_channels, kernel_size, stride, padding, dilation]
```

**CRITICAL**: Study the PyTorch code carefully to understand:
- What does `forward()` return? (full output sequence vs final hidden state only)
- What is the computational pattern?
- What are the input/output shapes?

Your optimized kernel MUST match this exact behavior.

---

# Analysis Results

**Bottleneck**: The kernel computes each output position independently with nested loops over Cin and K and per-iteration integer arithmetic (div/mod, range checks, masks) to invert the transposed-convolution indexing, leading to huge scalar overhead and very poor data reuse along the long L dimension.

**Optimization Strategy**: Replace the direct index-based transposed convolution with an im2col/GEMM-style algorithm (i.e., express conv_transpose1d as a dense matrix multiplication over Cin*K × Cout with an implicit unfold of the input), so the Triton kernel becomes a matmul-like kernel with regular memory access and much higher arithmetic intensity.

**Implementation Plan**: Reformulate conv_transpose1d as a regular 1D convolution / GEMM: view the weights as a (Cin*K, Cout) matrix and the relevant input contributions for a block of output positions as a (Cin*K, L_block) matrix built via an implicit unfold that encodes stride, padding, and dilation. Implement a Triton kernel that tiles over (Cin*K, Cout, L_out) and performs a block GEMM, loading tiles of x and w into shared memory and accumulating into a y tile, thereby avoiding per-output integer divides, masks, and scattered loads. Ensure the unfold is done implicitly inside the kernel (no explicit full im2col buffer) by computing contiguous ranges of l_in for a tile of l_out, so that input loads are mostly coalesced and reused across multiple output positions.

**Expected Speedup**: 3-6x

---

# Current Kernel (needs optimization)

```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def conv_transpose1d_fwd_kernel(
    x_ptr,            # *f32  [N, Cin, Lin]
    w_ptr,            # *f32  [Cin, Cout, K]
    b_ptr,            # *f32  [Cout] (ignored if HAS_BIAS=False)
    y_ptr,            # *f32  [N, Cout, Lout]
    N,                # int32
    L_in,             # int32
    L_out,            # int32
    stride: tl.constexpr,
    padding: tl.constexpr,
    dilation: tl.constexpr,
    CIN: tl.constexpr,
    COUT: tl.constexpr,
    K: tl.constexpr,
    HAS_BIAS: tl.constexpr,
    BLOCK_COUT: tl.constexpr,
):
    # 2D grid:
    #  pid_nl: over N * L_out (each program -> one (n, l_out))
    #  pid_cout: over tiles of C_out of size BLOCK_COUT
    pid_nl = tl.program_id(axis=0)
    pid_cout = tl.program_id(axis=1)

    total_nl = N * L_out
    mask_nl = pid_nl < total_nl

    # Decode (n, l_out) from linear id
    n = pid_nl // L_out
    l_out = pid_nl % L_out

    co_offsets = pid_cout * BLOCK_COUT + tl.arange(0, BLOCK_COUT)
    mask_co = co_offsets < COUT
    mask_store = mask_co & mask_nl

    # Initialize accumulator with bias (if any)
    acc = tl.zeros([BLOCK_COUT], dtype=tl.float32)
    if HAS_BIAS:
        bias_vals = tl.load(b_ptr + co_offsets, mask=mask_co, other=0.0)
        acc += bias_vals

    # For each input channel and kernel position (compile-time loops)
    for ci in range(CIN):
        # Base factor for x indexing: (n * CIN + ci) * L_in
        x_channel_base = (n * CIN + ci) * L_in

        for k in range(K):
            # Compute corresponding input position l_in that contributes to l_out
            # l_out = l_in * stride - padding + k * dilation
            # => l_in = (l_out + padding - k * dilation) / stride
            raw = l_out + padding - k * dilation

            # Check raw is within valid range and divisible by stride
            is_nonneg = raw >= 0
            is_lt_max = raw < stride * L_in
            l_in = raw // stride
            is_div = raw == l_in * stride
            valid_lin = is_nonneg & is_lt_max & is_div & mask_nl

            # Load x[n, ci, l_in] if valid, else 0
            x_idx = x_channel_base + l_in
            x_val = tl.load(x_ptr + x_idx, mask=valid_lin, other=0.0)

            # Load weight vector w[ci, co_offsets, k]
            w_idx = (ci * COUT + co_offsets) * K + k
            w_vals = tl.load(w_ptr + w_idx, mask=mask_co, other=0.0)

            # FMA accumulate: acc += x_val * w_vals
            acc += x_val * w_vals

    # Store result y[n, co_offsets, l_out]
    y_idx = (n * COUT + co_offsets) * L_out + l_out
    tl.store(y_ptr + y_idx, acc, mask=mask_store)


def triton_conv_transpose1d(
    x: torch.Tensor,
    weight: torch.Tensor,
    bias: torch.Tensor | None,
    stride: int = 1,
    padding: int = 0,
    dilation: int = 1,
) -> torch.Tensor:
    """
    x:       (N, Cin, L_in)
    weight:  (Cin, Cout, K)
    bias:    (Cout,) or None
    """
    assert x.is_cuda and weight.is_cuda, "Inputs must be CUDA tensors"
    assert x.dtype == weight.dtype == torch.float32, "Only float32 is supported"

    x = x.contiguous()
    weight = weight.contiguous()
    if bias is not None:
        bias = bias.contiguous()

    N, Cin, L_in = x.shape
    w_Cin, Cout, K = weight.shape
    assert w_Cin == Cin, "Weight Cin must match input Cin"

    # PyTorch ConvTranspose1d output length formula (no output_padding)
    L_out = (L_in - 1) * stride - 2 * padding + dilation * (K - 1) + 1

    y = torch.empty((N, Cout, L_out), device=x.device, dtype=x.dtype)

    BLOCK_COUT = 64  # power-of-2, good for vectorized channels

    grid = lambda meta: (
        N * L_out,  # pid_nl
        triton.cdiv(Cout, meta["BLOCK_COUT"]),  # pid_cout
    )

    conv_transpose1d_fwd_kernel[grid](
        x,
        weight,
        bias if bias is not None else y,  # dummy if no bias (unused when HAS_BIAS=False)
        y,
        N,
        L_in,
        L_out,
        stride=stride,
        padding=padding,
        dilation=dilation,
        CIN=Cin,
        COUT=Cout,
        K=K,
        HAS_BIAS=bias is not None,
        BLOCK_COUT=BLOCK_COUT,
        num_warps=4,
        num_stages=2,
    )

    return y


class ModelNew(nn.Module):
    """
    Transposed 1D convolution implemented with a high-performance Triton kernel.

    Args:
        in_channels (int): Number of channels in the input tensor.
        out_channels (int): Number of channels produced by the convolution.
        kernel_size (int): Size of the convolution kernel.
        stride (int, optional): Stride of the convolution. Defaults to 1.
        padding (int, optional): Padding applied to the input. Defaults to 0.
        dilation (int, optional): Spacing between kernel elements. Defaults to 1.
        bias (bool, optional): If True, adds a learnable bias to the output. Defaults to False.
    """

    def __init__(
        self,
        in_channels: int,
        out_channels: int,
        kernel_size: int,
        stride: int = 1,
        padding: int = 0,
        dilation: int = 1,
        bias: bool = False,
    ):
        super().__init__()
        self.in_channels = in_channels
        self.out_channels = out_channels
        self.kernel_size = kernel_size
        self.stride = stride
        self.padding = padding
        self.dilation = dilation

        # Initialize parameters using PyTorch's ConvTranspose1d initialization
        ref = nn.ConvTranspose1d(
            in_channels,
            out_channels,
            kernel_size,
            stride=stride,
            padding=padding,
            dilation=dilation,
            bias=bias,
        )
        self.weight = nn.Parameter(ref.weight.detach())
        if bias:
            self.bias = nn.Parameter(ref.bias.detach())
        else:
            self.register_parameter("bias", None)

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        return triton_conv_transpose1d(
            x,
            self.weight,
            self.bias,
            stride=self.stride,
            padding=self.padding,
            dilation=self.dilation,
        )
```

---

# Your Task

Implement the optimization strategy above. Focus on the specific bottleneck identified.

## Key Requirements

1. **Preserve correctness**: Maintain the same input/output behavior
2. **Apply the optimization**: Follow the implementation plan exactly
3. **Use valid Triton syntax**:
   - Every kernel MUST have `@triton.jit` decorator
   - Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
   - BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
   - No `continue`, `break`, `return` inside kernels (use masking)
   - Prefer `tl.dot(a, b, allow_tf32=True)` for matmul operations

4. **CRITICAL for RNN/GRU/LSTM Persistent Kernels**:
   - Time loop MUST be inside @triton.jit kernel, NOT in Python forward()
   - **HYBRID computation strategy** (CRITICAL for performance):
     * Precompute input-side gates OUTSIDE kernel: `gates_x = (T*B, In) @ W_ih` (ONE large GEMM)
     * INSIDE kernel: only recurrent-side: `for t: gates_h = h @ W_hh` (T small GEMMs)
   - CORRECT (FAST - use this):
     ```python
     # Python forward():
     gates_x_all = x.reshape(T*B, In) @ W_ih + b_ih  # ONE large GEMM
     gates_x_all = gates_x_all.view(T, B, 3*H)
     gru_persistent_kernel[grid](gates_x_all, h0, W_hh, ...)  # Launch ONCE

     @triton.jit
     def gru_persistent_kernel(gates_x_ptr, h_ptr, W_hh_ptr, ...):
         for t in range(T):  # Inside kernel
             gates_x_t = tl.load(gates_x_ptr + t*...)  # Precomputed
             gates_h = h @ W_hh  # Only recurrent GEMM
             h = (1-z)*n + z*h   # Fuse and update
     ```

5. **Output format**:
   - Imports: `import torch, torch.nn as nn, triton, triton.language as tl`
   - `@triton.jit` kernel(s)
   - Wrapper function(s)
   - `class ModelNew(nn.Module)` — REQUIRED
   - NO testing code, NO `if __name__ == "__main__"`

---

Generate the optimized kernel now. Output ONLY the complete Python code.
