// Seed: 337154015
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_6(
      .id_0(1),
      .id_1(id_4),
      .id_2(1),
      .id_3(1),
      .id_4(id_1),
      .id_5(1),
      .id_6(1),
      .id_7(1'h0),
      .id_8(1),
      .id_9(1 | id_1),
      .id_10(1),
      .id_11(id_2),
      .id_12(id_3),
      .id_13(id_1)
  );
  wor id_7 = id_3;
  assign id_4 = 1'h0 - id_5 | 1'b0;
  wire id_8;
  wire id_9;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
endmodule
