
L476_LoPoSo_LEDBlink_2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034f4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  0800367c  0800367c  0000467c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037ac  080037ac  00005034  2**0
                  CONTENTS
  4 .ARM          00000000  080037ac  080037ac  00005034  2**0
                  CONTENTS
  5 .preinit_array 00000000  080037ac  080037ac  00005034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037ac  080037ac  000047ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037b0  080037b0  000047b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  080037b4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  20000034  080037e8  00005034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  080037e8  00005080  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f83  00000000  00000000  00005064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002039  00000000  00000000  0000efe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  00011020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000827  00000000  00000000  00011b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020187  00000000  00000000  0001236f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000899e  00000000  00000000  000324f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0992  00000000  00000000  0003ae94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eb826  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c3c  00000000  00000000  000eb86c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ee4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000034 	.word	0x20000034
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003664 	.word	0x08003664

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000038 	.word	0x20000038
 80001c4:	08003664 	.word	0x08003664

080001c8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	683a      	ldr	r2, [r7, #0]
 80001d6:	619a      	str	r2, [r3, #24]
}
 80001d8:	bf00      	nop
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr

080001e4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	683a      	ldr	r2, [r7, #0]
 80001f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80001f4:	bf00      	nop
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fe:	4770      	bx	lr

08000200 <nRF24_CE_L>:
#define CRC_Field_1byte 0
#define CRC_Field_2byte 1

#define NRF_SPI SPI1

static inline void nRF24_CE_L() {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(nRF_CE_GPIO_Port, nRF_CE_Pin);
 8000204:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800020c:	f7ff ffea 	bl	80001e4 <LL_GPIO_ResetOutputPin>
}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}

08000214 <nRF24_CE_H>:

static inline void nRF24_CE_H() {
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(nRF_CE_GPIO_Port, nRF_CE_Pin);
 8000218:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800021c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000220:	f7ff ffd2 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000224:	bf00      	nop
 8000226:	bd80      	pop	{r7, pc}

08000228 <Delay_ms>:
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
    return LL_SPI_ReceiveData8(NRF_SPI);
}


static inline void Delay_ms(uint32_t ms) { LL_mDelay(ms); }
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6878      	ldr	r0, [r7, #4]
 8000232:	f003 f9b3 	bl	800359c <LL_mDelay>
 8000236:	bf00      	nop
 8000238:	3708      	adds	r7, #8
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
	...

08000240 <nRF24_TransmitPacket>:
// Function to transmit data packet
// input:
//   pBuf - pointer to the buffer with data to transmit
//   length - length of the data buffer in bytes
// return: one of nRF24_TX_xx values
nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length) {
 8000240:	b580      	push	{r7, lr}
 8000242:	b084      	sub	sp, #16
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
 8000248:	460b      	mov	r3, r1
 800024a:	70fb      	strb	r3, [r7, #3]
	volatile uint32_t wait = nRF24_WAIT_TIMEOUT;
 800024c:	4b21      	ldr	r3, [pc, #132]	@ (80002d4 <nRF24_TransmitPacket+0x94>)
 800024e:	60bb      	str	r3, [r7, #8]
	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 8000250:	f7ff ffd6 	bl	8000200 <nRF24_CE_L>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 8000254:	78fb      	ldrb	r3, [r7, #3]
 8000256:	4619      	mov	r1, r3
 8000258:	6878      	ldr	r0, [r7, #4]
 800025a:	f002 f925 	bl	80024a8 <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 800025e:	f7ff ffd9 	bl	8000214 <nRF24_CE_H>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 8000262:	f002 f8f4 	bl	800244e <nRF24_GetStatus>
 8000266:	4603      	mov	r3, r0
 8000268:	73fb      	strb	r3, [r7, #15]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 800026a:	7bfb      	ldrb	r3, [r7, #15]
 800026c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000270:	2b00      	cmp	r3, #0
 8000272:	d105      	bne.n	8000280 <nRF24_TransmitPacket+0x40>
			break;
		}
	} while (wait--);
 8000274:	68bb      	ldr	r3, [r7, #8]
 8000276:	1e5a      	subs	r2, r3, #1
 8000278:	60ba      	str	r2, [r7, #8]
 800027a:	2b00      	cmp	r3, #0
 800027c:	d1f1      	bne.n	8000262 <nRF24_TransmitPacket+0x22>
 800027e:	e000      	b.n	8000282 <nRF24_TransmitPacket+0x42>
			break;
 8000280:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 8000282:	f7ff ffbd 	bl	8000200 <nRF24_CE_L>

	if (!wait) {
 8000286:	68bb      	ldr	r3, [r7, #8]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d101      	bne.n	8000290 <nRF24_TransmitPacket+0x50>
		// Timeout
		return nRF24_TX_TIMEOUT;
 800028c:	2302      	movs	r3, #2
 800028e:	e01c      	b.n	80002ca <nRF24_TransmitPacket+0x8a>
	}

	// Check the flags in STATUS register
	UART_SendStr("[");
 8000290:	4811      	ldr	r0, [pc, #68]	@ (80002d8 <nRF24_TransmitPacket+0x98>)
 8000292:	f002 fca3 	bl	8002bdc <UART_SendStr>
	UART_SendHex8(status);
 8000296:	7bfb      	ldrb	r3, [r7, #15]
 8000298:	4618      	mov	r0, r3
 800029a:	f002 fce3 	bl	8002c64 <UART_SendHex8>
	UART_SendStr("] ");
 800029e:	480f      	ldr	r0, [pc, #60]	@ (80002dc <nRF24_TransmitPacket+0x9c>)
 80002a0:	f002 fc9c 	bl	8002bdc <UART_SendStr>

	// Clear pending IRQ flags
    nRF24_ClearIRQFlags();
 80002a4:	f002 f8eb 	bl	800247e <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 80002a8:	7bfb      	ldrb	r3, [r7, #15]
 80002aa:	f003 0310 	and.w	r3, r3, #16
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <nRF24_TransmitPacket+0x76>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 80002b2:	2303      	movs	r3, #3
 80002b4:	e009      	b.n	80002ca <nRF24_TransmitPacket+0x8a>
	}

	if (status & nRF24_FLAG_TX_DS) {
 80002b6:	7bfb      	ldrb	r3, [r7, #15]
 80002b8:	f003 0320 	and.w	r3, r3, #32
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <nRF24_TransmitPacket+0x84>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 80002c0:	2301      	movs	r3, #1
 80002c2:	e002      	b.n	80002ca <nRF24_TransmitPacket+0x8a>
	}
	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 80002c4:	f002 f8cb 	bl	800245e <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 80002c8:	2300      	movs	r3, #0
}
 80002ca:	4618      	mov	r0, r3
 80002cc:	3710      	adds	r7, #16
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	000fffff 	.word	0x000fffff
 80002d8:	0800367c 	.word	0x0800367c
 80002dc:	08003680 	.word	0x08003680

080002e0 <Init_Transceiver>:

//Initialisation du transceiver --> paramètres par défaut, raz des IRQ, passage en mode power down
//et vérification que le transceiver fonctionne.
//Les registres du nRF24L01 sont accessibles par SPI même en mode power down.
void Init_Transceiver() {
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
	uint8_t check_OK;

	nRF24_Init(); // Initialize the nRF24L01 to its default state
 80002e6:	f001 fea8 	bl	800203a <nRF24_Init>
	nRF24_ClearIRQFlags(); // Clear any pending IRQ flags
 80002ea:	f002 f8c8 	bl	800247e <nRF24_ClearIRQFlags>
	nRF24_SetPowerMode(nRF24_PWR_DOWN); //passage en mode power down.
 80002ee:	2000      	movs	r0, #0
 80002f0:	f001 ff1e 	bl	8002130 <nRF24_SetPowerMode>
	//même si le passage en mode power down est rapide, on laisse un délai de 1 ms (suppose que
	//le Systick soit cadencé pour déborder toutes les 1 ms).
	Delay_ms(1);
 80002f4:	2001      	movs	r0, #1
 80002f6:	f7ff ff97 	bl	8000228 <Delay_ms>

	check_OK = nRF24_Check(); //vérif de la présence du nRF24L01
 80002fa:	f001 feeb 	bl	80020d4 <nRF24_Check>
 80002fe:	4603      	mov	r3, r0
 8000300:	71fb      	strb	r3, [r7, #7]
	if (check_OK == 1) {
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	2b01      	cmp	r3, #1
 8000306:	d103      	bne.n	8000310 <Init_Transceiver+0x30>
		UART_SendStr("The transceiver nRF24L01 is on-line.\r\n");
 8000308:	4805      	ldr	r0, [pc, #20]	@ (8000320 <Init_Transceiver+0x40>)
 800030a:	f002 fc67 	bl	8002bdc <UART_SendStr>
	} else {
		UART_SendStr("The transceiver nRF24L01 is not responding.\r\n");
	}
}
 800030e:	e002      	b.n	8000316 <Init_Transceiver+0x36>
		UART_SendStr("The transceiver nRF24L01 is not responding.\r\n");
 8000310:	4804      	ldr	r0, [pc, #16]	@ (8000324 <Init_Transceiver+0x44>)
 8000312:	f002 fc63 	bl	8002bdc <UART_SendStr>
}
 8000316:	bf00      	nop
 8000318:	3708      	adds	r7, #8
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	08003684 	.word	0x08003684
 8000324:	080036ac 	.word	0x080036ac

08000328 <Config_RF_channel>:

//Configuration du canal RF : fréq du canal RF, puissance RF et data rate
void Config_RF_channel(uint8_t channel_nb, uint8_t DataRate, uint8_t TX_Power) {
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	71fb      	strb	r3, [r7, #7]
 8000332:	460b      	mov	r3, r1
 8000334:	71bb      	strb	r3, [r7, #6]
 8000336:	4613      	mov	r3, r2
 8000338:	717b      	strb	r3, [r7, #5]
	// Set RF channel
	nRF24_SetRFChannel(channel_nb);
 800033a:	79fb      	ldrb	r3, [r7, #7]
 800033c:	4618      	mov	r0, r3
 800033e:	f001 ff58 	bl	80021f2 <nRF24_SetRFChannel>
	// Set data rate
	nRF24_SetDataRate(DataRate);
 8000342:	79bb      	ldrb	r3, [r7, #6]
 8000344:	4618      	mov	r0, r3
 8000346:	f001 fff6 	bl	8002336 <nRF24_SetDataRate>
	// Set TX power
	nRF24_SetTXPower(TX_Power);
 800034a:	797b      	ldrb	r3, [r7, #5]
 800034c:	4618      	mov	r0, r3
 800034e:	f001 ffd5 	bl	80022fc <nRF24_SetTXPower>

	//verification des registres.
	//reg = ReadReg(0x05); //registre RF_CH
	//reg = ReadReg(0x06); //registre RF_SETUP
	//reg = ReadReg(0x00); //registre config
}
 8000352:	bf00      	nop
 8000354:	3708      	adds	r7, #8
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}

0800035a <Config_CRC>:

//configuration du CRC :
//CRC_On = 0 --> desactivation du champ CRC, = 1 --> activation du champ CRC
//size_CRC = 0 --> CRC sur 1 octet. size_CRC = 1 --> CRC sur 2 octets
void Config_CRC(uint8_t CRC_On, uint8_t size_CRC) {
 800035a:	b580      	push	{r7, lr}
 800035c:	b084      	sub	sp, #16
 800035e:	af00      	add	r7, sp, #0
 8000360:	4603      	mov	r3, r0
 8000362:	460a      	mov	r2, r1
 8000364:	71fb      	strb	r3, [r7, #7]
 8000366:	4613      	mov	r3, r2
 8000368:	71bb      	strb	r3, [r7, #6]
	uint8_t scheme_CRC = 0;
 800036a:	2300      	movs	r3, #0
 800036c:	73fb      	strb	r3, [r7, #15]

	if (CRC_On == CRC_Field_On) {
 800036e:	79fb      	ldrb	r3, [r7, #7]
 8000370:	2b01      	cmp	r3, #1
 8000372:	d107      	bne.n	8000384 <Config_CRC+0x2a>
		if (size_CRC == CRC_Field_1byte) {
 8000374:	79bb      	ldrb	r3, [r7, #6]
 8000376:	2b00      	cmp	r3, #0
 8000378:	d102      	bne.n	8000380 <Config_CRC+0x26>
			scheme_CRC = 0x8;
 800037a:	2308      	movs	r3, #8
 800037c:	73fb      	strb	r3, [r7, #15]
 800037e:	e001      	b.n	8000384 <Config_CRC+0x2a>
		}
		else {
			scheme_CRC = 0xC;
 8000380:	230c      	movs	r3, #12
 8000382:	73fb      	strb	r3, [r7, #15]
		}
	}

	nRF24_SetCRCScheme(scheme_CRC);
 8000384:	7bfb      	ldrb	r3, [r7, #15]
 8000386:	4618      	mov	r0, r3
 8000388:	f001 ff12 	bl	80021b0 <nRF24_SetCRCScheme>
}
 800038c:	bf00      	nop
 800038e:	3710      	adds	r7, #16
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}

08000394 <Config_PTX_adress>:
	ReadMBReg(0x0A, verif_RX0_Adr, 5);
}

//configure l'adresse du data pipe utilisé par le PTX. On indique le numéro du data pipe num_data_pipe.
//num_data_pipe est compris entre 0 et 5. Addr_Default = Default_pipe_address ou Custom_pipe_address.
void Config_PTX_adress(uint8_t Address_width, uint8_t Addr_Default, uint8_t num_data_pipe, uint8_t autoAck_on) {
 8000394:	b590      	push	{r4, r7, lr}
 8000396:	b089      	sub	sp, #36	@ 0x24
 8000398:	af00      	add	r7, sp, #0
 800039a:	4604      	mov	r4, r0
 800039c:	4608      	mov	r0, r1
 800039e:	4611      	mov	r1, r2
 80003a0:	461a      	mov	r2, r3
 80003a2:	4623      	mov	r3, r4
 80003a4:	71fb      	strb	r3, [r7, #7]
 80003a6:	4603      	mov	r3, r0
 80003a8:	71bb      	strb	r3, [r7, #6]
 80003aa:	460b      	mov	r3, r1
 80003ac:	717b      	strb	r3, [r7, #5]
 80003ae:	4613      	mov	r3, r2
 80003b0:	713b      	strb	r3, [r7, #4]

	uint8_t verif_TX_Adr[5];
	uint8_t verif_RX0_Adr[5];
	uint8_t pipeAddrVar[5];

	if ((Address_width < 3) | (Address_width > 5)) { //par défaut, adresse sur 5 octets
 80003b2:	79fb      	ldrb	r3, [r7, #7]
 80003b4:	2b02      	cmp	r3, #2
 80003b6:	bf94      	ite	ls
 80003b8:	2301      	movls	r3, #1
 80003ba:	2300      	movhi	r3, #0
 80003bc:	b2da      	uxtb	r2, r3
 80003be:	79fb      	ldrb	r3, [r7, #7]
 80003c0:	2b05      	cmp	r3, #5
 80003c2:	bf8c      	ite	hi
 80003c4:	2301      	movhi	r3, #1
 80003c6:	2300      	movls	r3, #0
 80003c8:	b2db      	uxtb	r3, r3
 80003ca:	4313      	orrs	r3, r2
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d003      	beq.n	80003da <Config_PTX_adress+0x46>
			nRF24_SetAddrWidth(5);
 80003d2:	2005      	movs	r0, #5
 80003d4:	f001 ff37 	bl	8002246 <nRF24_SetAddrWidth>
 80003d8:	e003      	b.n	80003e2 <Config_PTX_adress+0x4e>
	} else {
			nRF24_SetAddrWidth(Address_width);
 80003da:	79fb      	ldrb	r3, [r7, #7]
 80003dc:	4618      	mov	r0, r3
 80003de:	f001 ff32 	bl	8002246 <nRF24_SetAddrWidth>
	}

	//On rend identique l'adresse TX et l'adresse RX_P0, lorsque l'auto-acknowledgment est activé.
	//Par défaut, les adresses sont sur 5 octets, AA activés et data pipe 0 et 1 activés par défaut.
	nRF24_SetRXPipe(nRF24_PIPE0,autoAck_on,payload_length);
 80003e2:	4b83      	ldr	r3, [pc, #524]	@ (80005f0 <Config_PTX_adress+0x25c>)
 80003e4:	781a      	ldrb	r2, [r3, #0]
 80003e6:	793b      	ldrb	r3, [r7, #4]
 80003e8:	4619      	mov	r1, r3
 80003ea:	2000      	movs	r0, #0
 80003ec:	f001 ffbe 	bl	800236c <nRF24_SetRXPipe>
	//on vérifie la largeur du champ d'adresse
	reg = ReadReg(0x03);
 80003f0:	2003      	movs	r0, #3
 80003f2:	f001 fe02 	bl	8001ffa <ReadReg>
 80003f6:	4603      	mov	r3, r0
 80003f8:	77fb      	strb	r3, [r7, #31]

	if (autoAck_on == nRF24_AA_ON) {  //l'adresse TX = l'adresse RX_P0.
 80003fa:	793b      	ldrb	r3, [r7, #4]
 80003fc:	2b01      	cmp	r3, #1
 80003fe:	f040 8089 	bne.w	8000514 <Config_PTX_adress+0x180>

		if (Addr_Default == Default_pipe_address) {
 8000402:	79bb      	ldrb	r3, [r7, #6]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d160      	bne.n	80004ca <Config_PTX_adress+0x136>
			switch (num_data_pipe) {
 8000408:	797b      	ldrb	r3, [r7, #5]
 800040a:	2b05      	cmp	r3, #5
 800040c:	d850      	bhi.n	80004b0 <Config_PTX_adress+0x11c>
 800040e:	a201      	add	r2, pc, #4	@ (adr r2, 8000414 <Config_PTX_adress+0x80>)
 8000410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000414:	0800042d 	.word	0x0800042d
 8000418:	08000443 	.word	0x08000443
 800041c:	08000459 	.word	0x08000459
 8000420:	0800046f 	.word	0x0800046f
 8000424:	08000485 	.word	0x08000485
 8000428:	0800049b 	.word	0x0800049b
				case 0 : pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; break; //adr défaut RX_ADDR_P0
 800042c:	23e7      	movs	r3, #231	@ 0xe7
 800042e:	733b      	strb	r3, [r7, #12]
 8000430:	23e7      	movs	r3, #231	@ 0xe7
 8000432:	72fb      	strb	r3, [r7, #11]
 8000434:	23e7      	movs	r3, #231	@ 0xe7
 8000436:	72bb      	strb	r3, [r7, #10]
 8000438:	23e7      	movs	r3, #231	@ 0xe7
 800043a:	727b      	strb	r3, [r7, #9]
 800043c:	23e7      	movs	r3, #231	@ 0xe7
 800043e:	723b      	strb	r3, [r7, #8]
 8000440:	e036      	b.n	80004b0 <Config_PTX_adress+0x11c>
				case 1 : pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P1
 8000442:	23c2      	movs	r3, #194	@ 0xc2
 8000444:	733b      	strb	r3, [r7, #12]
 8000446:	23c2      	movs	r3, #194	@ 0xc2
 8000448:	72fb      	strb	r3, [r7, #11]
 800044a:	23c2      	movs	r3, #194	@ 0xc2
 800044c:	72bb      	strb	r3, [r7, #10]
 800044e:	23c2      	movs	r3, #194	@ 0xc2
 8000450:	727b      	strb	r3, [r7, #9]
 8000452:	23c2      	movs	r3, #194	@ 0xc2
 8000454:	723b      	strb	r3, [r7, #8]
 8000456:	e02b      	b.n	80004b0 <Config_PTX_adress+0x11c>
				case 2 : pipeAddrVar[4]=0xC3; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P2
 8000458:	23c3      	movs	r3, #195	@ 0xc3
 800045a:	733b      	strb	r3, [r7, #12]
 800045c:	23c2      	movs	r3, #194	@ 0xc2
 800045e:	72fb      	strb	r3, [r7, #11]
 8000460:	23c2      	movs	r3, #194	@ 0xc2
 8000462:	72bb      	strb	r3, [r7, #10]
 8000464:	23c2      	movs	r3, #194	@ 0xc2
 8000466:	727b      	strb	r3, [r7, #9]
 8000468:	23c2      	movs	r3, #194	@ 0xc2
 800046a:	723b      	strb	r3, [r7, #8]
 800046c:	e020      	b.n	80004b0 <Config_PTX_adress+0x11c>
				case 3 : pipeAddrVar[4]=0xC4; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P3
 800046e:	23c4      	movs	r3, #196	@ 0xc4
 8000470:	733b      	strb	r3, [r7, #12]
 8000472:	23c2      	movs	r3, #194	@ 0xc2
 8000474:	72fb      	strb	r3, [r7, #11]
 8000476:	23c2      	movs	r3, #194	@ 0xc2
 8000478:	72bb      	strb	r3, [r7, #10]
 800047a:	23c2      	movs	r3, #194	@ 0xc2
 800047c:	727b      	strb	r3, [r7, #9]
 800047e:	23c2      	movs	r3, #194	@ 0xc2
 8000480:	723b      	strb	r3, [r7, #8]
 8000482:	e015      	b.n	80004b0 <Config_PTX_adress+0x11c>
				case 4 : pipeAddrVar[4]=0xC5; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P4
 8000484:	23c5      	movs	r3, #197	@ 0xc5
 8000486:	733b      	strb	r3, [r7, #12]
 8000488:	23c2      	movs	r3, #194	@ 0xc2
 800048a:	72fb      	strb	r3, [r7, #11]
 800048c:	23c2      	movs	r3, #194	@ 0xc2
 800048e:	72bb      	strb	r3, [r7, #10]
 8000490:	23c2      	movs	r3, #194	@ 0xc2
 8000492:	727b      	strb	r3, [r7, #9]
 8000494:	23c2      	movs	r3, #194	@ 0xc2
 8000496:	723b      	strb	r3, [r7, #8]
 8000498:	e00a      	b.n	80004b0 <Config_PTX_adress+0x11c>
				case 5 : pipeAddrVar[4]=0xC6; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P5
 800049a:	23c6      	movs	r3, #198	@ 0xc6
 800049c:	733b      	strb	r3, [r7, #12]
 800049e:	23c2      	movs	r3, #194	@ 0xc2
 80004a0:	72fb      	strb	r3, [r7, #11]
 80004a2:	23c2      	movs	r3, #194	@ 0xc2
 80004a4:	72bb      	strb	r3, [r7, #10]
 80004a6:	23c2      	movs	r3, #194	@ 0xc2
 80004a8:	727b      	strb	r3, [r7, #9]
 80004aa:	23c2      	movs	r3, #194	@ 0xc2
 80004ac:	723b      	strb	r3, [r7, #8]
 80004ae:	bf00      	nop
			}
			nRF24_SetAddr(nRF24_PIPE0,pipeAddrVar);
 80004b0:	f107 0308 	add.w	r3, r7, #8
 80004b4:	4619      	mov	r1, r3
 80004b6:	2000      	movs	r0, #0
 80004b8:	f001 fed6 	bl	8002268 <nRF24_SetAddr>
			nRF24_SetAddr(nRF24_PIPETX,pipeAddrVar);
 80004bc:	f107 0308 	add.w	r3, r7, #8
 80004c0:	4619      	mov	r1, r3
 80004c2:	2006      	movs	r0, #6
 80004c4:	f001 fed0 	bl	8002268 <nRF24_SetAddr>
 80004c8:	e015      	b.n	80004f6 <Config_PTX_adress+0x162>
		}
		//sinon, on fixe les adresses TX et RX0 à partir du contenu du tableau addresses.
		else {
			nRF24_SetAddr(nRF24_PIPE0,addresses_TX[num_data_pipe]);
 80004ca:	797a      	ldrb	r2, [r7, #5]
 80004cc:	4613      	mov	r3, r2
 80004ce:	005b      	lsls	r3, r3, #1
 80004d0:	4413      	add	r3, r2
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	4a47      	ldr	r2, [pc, #284]	@ (80005f4 <Config_PTX_adress+0x260>)
 80004d6:	4413      	add	r3, r2
 80004d8:	4619      	mov	r1, r3
 80004da:	2000      	movs	r0, #0
 80004dc:	f001 fec4 	bl	8002268 <nRF24_SetAddr>
			nRF24_SetAddr(nRF24_PIPETX,addresses_TX[num_data_pipe]);
 80004e0:	797a      	ldrb	r2, [r7, #5]
 80004e2:	4613      	mov	r3, r2
 80004e4:	005b      	lsls	r3, r3, #1
 80004e6:	4413      	add	r3, r2
 80004e8:	005b      	lsls	r3, r3, #1
 80004ea:	4a42      	ldr	r2, [pc, #264]	@ (80005f4 <Config_PTX_adress+0x260>)
 80004ec:	4413      	add	r3, r2
 80004ee:	4619      	mov	r1, r3
 80004f0:	2006      	movs	r0, #6
 80004f2:	f001 feb9 	bl	8002268 <nRF24_SetAddr>
		}

		//vérification des adresses :
		ReadMBReg(0x0A, verif_RX0_Adr, 5);
 80004f6:	f107 0310 	add.w	r3, r7, #16
 80004fa:	2205      	movs	r2, #5
 80004fc:	4619      	mov	r1, r3
 80004fe:	200a      	movs	r0, #10
 8000500:	f001 fd89 	bl	8002016 <ReadMBReg>
		ReadMBReg(0x10, verif_TX_Adr, 5);
 8000504:	f107 0318 	add.w	r3, r7, #24
 8000508:	2205      	movs	r2, #5
 800050a:	4619      	mov	r1, r3
 800050c:	2010      	movs	r0, #16
 800050e:	f001 fd82 	bl	8002016 <ReadMBReg>
		}
		else {
			nRF24_SetAddr(nRF24_PIPETX, addresses_TX[num_data_pipe]);
		}
	}
}
 8000512:	e069      	b.n	80005e8 <Config_PTX_adress+0x254>
		if (Addr_Default == Default_pipe_address) {
 8000514:	79bb      	ldrb	r3, [r7, #6]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d15b      	bne.n	80005d2 <Config_PTX_adress+0x23e>
			switch (num_data_pipe) {
 800051a:	797b      	ldrb	r3, [r7, #5]
 800051c:	2b05      	cmp	r3, #5
 800051e:	d851      	bhi.n	80005c4 <Config_PTX_adress+0x230>
 8000520:	a201      	add	r2, pc, #4	@ (adr r2, 8000528 <Config_PTX_adress+0x194>)
 8000522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000526:	bf00      	nop
 8000528:	08000541 	.word	0x08000541
 800052c:	08000557 	.word	0x08000557
 8000530:	0800056d 	.word	0x0800056d
 8000534:	08000583 	.word	0x08000583
 8000538:	08000599 	.word	0x08000599
 800053c:	080005af 	.word	0x080005af
				case 0 : pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; break; //adr défaut RX_ADDR_P0
 8000540:	23e7      	movs	r3, #231	@ 0xe7
 8000542:	733b      	strb	r3, [r7, #12]
 8000544:	23e7      	movs	r3, #231	@ 0xe7
 8000546:	72fb      	strb	r3, [r7, #11]
 8000548:	23e7      	movs	r3, #231	@ 0xe7
 800054a:	72bb      	strb	r3, [r7, #10]
 800054c:	23e7      	movs	r3, #231	@ 0xe7
 800054e:	727b      	strb	r3, [r7, #9]
 8000550:	23e7      	movs	r3, #231	@ 0xe7
 8000552:	723b      	strb	r3, [r7, #8]
 8000554:	e036      	b.n	80005c4 <Config_PTX_adress+0x230>
				case 1 : pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P1
 8000556:	23c2      	movs	r3, #194	@ 0xc2
 8000558:	733b      	strb	r3, [r7, #12]
 800055a:	23c2      	movs	r3, #194	@ 0xc2
 800055c:	72fb      	strb	r3, [r7, #11]
 800055e:	23c2      	movs	r3, #194	@ 0xc2
 8000560:	72bb      	strb	r3, [r7, #10]
 8000562:	23c2      	movs	r3, #194	@ 0xc2
 8000564:	727b      	strb	r3, [r7, #9]
 8000566:	23c2      	movs	r3, #194	@ 0xc2
 8000568:	723b      	strb	r3, [r7, #8]
 800056a:	e02b      	b.n	80005c4 <Config_PTX_adress+0x230>
				case 2 : pipeAddrVar[4]=0xC3; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P2
 800056c:	23c3      	movs	r3, #195	@ 0xc3
 800056e:	733b      	strb	r3, [r7, #12]
 8000570:	23c2      	movs	r3, #194	@ 0xc2
 8000572:	72fb      	strb	r3, [r7, #11]
 8000574:	23c2      	movs	r3, #194	@ 0xc2
 8000576:	72bb      	strb	r3, [r7, #10]
 8000578:	23c2      	movs	r3, #194	@ 0xc2
 800057a:	727b      	strb	r3, [r7, #9]
 800057c:	23c2      	movs	r3, #194	@ 0xc2
 800057e:	723b      	strb	r3, [r7, #8]
 8000580:	e020      	b.n	80005c4 <Config_PTX_adress+0x230>
				case 3 : pipeAddrVar[4]=0xC4; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P3
 8000582:	23c4      	movs	r3, #196	@ 0xc4
 8000584:	733b      	strb	r3, [r7, #12]
 8000586:	23c2      	movs	r3, #194	@ 0xc2
 8000588:	72fb      	strb	r3, [r7, #11]
 800058a:	23c2      	movs	r3, #194	@ 0xc2
 800058c:	72bb      	strb	r3, [r7, #10]
 800058e:	23c2      	movs	r3, #194	@ 0xc2
 8000590:	727b      	strb	r3, [r7, #9]
 8000592:	23c2      	movs	r3, #194	@ 0xc2
 8000594:	723b      	strb	r3, [r7, #8]
 8000596:	e015      	b.n	80005c4 <Config_PTX_adress+0x230>
				case 4 : pipeAddrVar[4]=0xC5; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P4
 8000598:	23c5      	movs	r3, #197	@ 0xc5
 800059a:	733b      	strb	r3, [r7, #12]
 800059c:	23c2      	movs	r3, #194	@ 0xc2
 800059e:	72fb      	strb	r3, [r7, #11]
 80005a0:	23c2      	movs	r3, #194	@ 0xc2
 80005a2:	72bb      	strb	r3, [r7, #10]
 80005a4:	23c2      	movs	r3, #194	@ 0xc2
 80005a6:	727b      	strb	r3, [r7, #9]
 80005a8:	23c2      	movs	r3, #194	@ 0xc2
 80005aa:	723b      	strb	r3, [r7, #8]
 80005ac:	e00a      	b.n	80005c4 <Config_PTX_adress+0x230>
				case 5 : pipeAddrVar[4]=0xC6; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P5
 80005ae:	23c6      	movs	r3, #198	@ 0xc6
 80005b0:	733b      	strb	r3, [r7, #12]
 80005b2:	23c2      	movs	r3, #194	@ 0xc2
 80005b4:	72fb      	strb	r3, [r7, #11]
 80005b6:	23c2      	movs	r3, #194	@ 0xc2
 80005b8:	72bb      	strb	r3, [r7, #10]
 80005ba:	23c2      	movs	r3, #194	@ 0xc2
 80005bc:	727b      	strb	r3, [r7, #9]
 80005be:	23c2      	movs	r3, #194	@ 0xc2
 80005c0:	723b      	strb	r3, [r7, #8]
 80005c2:	bf00      	nop
			nRF24_SetAddr(nRF24_PIPETX,pipeAddrVar);
 80005c4:	f107 0308 	add.w	r3, r7, #8
 80005c8:	4619      	mov	r1, r3
 80005ca:	2006      	movs	r0, #6
 80005cc:	f001 fe4c 	bl	8002268 <nRF24_SetAddr>
}
 80005d0:	e00a      	b.n	80005e8 <Config_PTX_adress+0x254>
			nRF24_SetAddr(nRF24_PIPETX, addresses_TX[num_data_pipe]);
 80005d2:	797a      	ldrb	r2, [r7, #5]
 80005d4:	4613      	mov	r3, r2
 80005d6:	005b      	lsls	r3, r3, #1
 80005d8:	4413      	add	r3, r2
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	4a05      	ldr	r2, [pc, #20]	@ (80005f4 <Config_PTX_adress+0x260>)
 80005de:	4413      	add	r3, r2
 80005e0:	4619      	mov	r1, r3
 80005e2:	2006      	movs	r0, #6
 80005e4:	f001 fe40 	bl	8002268 <nRF24_SetAddr>
}
 80005e8:	bf00      	nop
 80005ea:	3724      	adds	r7, #36	@ 0x24
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd90      	pop	{r4, r7, pc}
 80005f0:	20000000 	.word	0x20000000
 80005f4:	20000004 	.word	0x20000004

080005f8 <Config_ESB_Protocol>:

//Active le protocole Enhanced ShockBurst, notamment l'auto acknowledgment et l'auto retransmit.
//On spécifie, pour le PTX uniquement, le nb de retransmission (ARC --> count_retries, de 0 à 15) et le
//délai entre retransmission (ARD --> delay_retries, de 0 à 15)
void Config_ESB_Protocol(uint8_t delay_retries, uint8_t count_retries) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	460a      	mov	r2, r1
 8000602:	71fb      	strb	r3, [r7, #7]
 8000604:	4613      	mov	r3, r2
 8000606:	71bb      	strb	r3, [r7, #6]
	//autorisation de l'auto acknowledgement pour tous les data pipes
	nRF24_EnableAA(0);
 8000608:	2000      	movs	r0, #0
 800060a:	f001 ff03 	bl	8002414 <nRF24_EnableAA>
	nRF24_EnableAA(1);
 800060e:	2001      	movs	r0, #1
 8000610:	f001 ff00 	bl	8002414 <nRF24_EnableAA>
	nRF24_EnableAA(2);
 8000614:	2002      	movs	r0, #2
 8000616:	f001 fefd 	bl	8002414 <nRF24_EnableAA>
	nRF24_EnableAA(3);
 800061a:	2003      	movs	r0, #3
 800061c:	f001 fefa 	bl	8002414 <nRF24_EnableAA>
	nRF24_EnableAA(4);
 8000620:	2004      	movs	r0, #4
 8000622:	f001 fef7 	bl	8002414 <nRF24_EnableAA>
	nRF24_EnableAA(5);
 8000626:	2005      	movs	r0, #5
 8000628:	f001 fef4 	bl	8002414 <nRF24_EnableAA>

	//réglage paramètres de retransmission
	nRF24_SetAutoRetr(delay_retries,count_retries);
 800062c:	79ba      	ldrb	r2, [r7, #6]
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	4611      	mov	r1, r2
 8000632:	4618      	mov	r0, r3
 8000634:	f001 fdeb 	bl	800220e <nRF24_SetAutoRetr>

	//verification des registres
	//reg = ReadReg(0x01); //registre EN_AA
	//reg = ReadReg(0x04); //registre SETUP_RETR
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <StopListen>:
}

//la fonction active la fonction TX (mise à 0 de la broche CE).
//Le transceiver doit être au préalable sorti du mode power down (donc en mode StandBy I) et
//et le mode TX doit avoir été sélectionné (PRIM_RX = 0).
void StopListen() {
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	nRF24_CE_L();
 8000644:	f7ff fddc 	bl	8000200 <nRF24_CE_L>
}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}

0800064c <Transmit_Message>:
	}
}

//La fonction transmet le message Message de longueur donnée par l'argument longueur.
//La fonction indique aussi sur l'UART si la transmission s'est faite.
void Transmit_Message(uint8_t *Message,uint8_t longueur) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	460b      	mov	r3, r1
 8000656:	70fb      	strb	r3, [r7, #3]

	payload_length = longueur;
 8000658:	4a1d      	ldr	r2, [pc, #116]	@ (80006d0 <Transmit_Message+0x84>)
 800065a:	78fb      	ldrb	r3, [r7, #3]
 800065c:	7013      	strb	r3, [r2, #0]

	UART_SendStr("Message a transmettre:>");
 800065e:	481d      	ldr	r0, [pc, #116]	@ (80006d4 <Transmit_Message+0x88>)
 8000660:	f002 fabc 	bl	8002bdc <UART_SendStr>
	UART_SendBufHex((char *)Message,payload_length);
 8000664:	4b1a      	ldr	r3, [pc, #104]	@ (80006d0 <Transmit_Message+0x84>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	4619      	mov	r1, r3
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f002 facc 	bl	8002c08 <UART_SendBufHex>
	UART_SendStr("<: ");
 8000670:	4819      	ldr	r0, [pc, #100]	@ (80006d8 <Transmit_Message+0x8c>)
 8000672:	f002 fab3 	bl	8002bdc <UART_SendStr>

	// Transmit a packet
	tx_result = nRF24_TransmitPacket(Message, payload_length);
 8000676:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <Transmit_Message+0x84>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	4619      	mov	r1, r3
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f7ff fddf 	bl	8000240 <nRF24_TransmitPacket>
 8000682:	4603      	mov	r3, r0
 8000684:	461a      	mov	r2, r3
 8000686:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <Transmit_Message+0x90>)
 8000688:	701a      	strb	r2, [r3, #0]
	switch (tx_result) {
 800068a:	4b14      	ldr	r3, [pc, #80]	@ (80006dc <Transmit_Message+0x90>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b03      	cmp	r3, #3
 8000690:	d00e      	beq.n	80006b0 <Transmit_Message+0x64>
 8000692:	2b03      	cmp	r3, #3
 8000694:	dc10      	bgt.n	80006b8 <Transmit_Message+0x6c>
 8000696:	2b01      	cmp	r3, #1
 8000698:	d002      	beq.n	80006a0 <Transmit_Message+0x54>
 800069a:	2b02      	cmp	r3, #2
 800069c:	d004      	beq.n	80006a8 <Transmit_Message+0x5c>
 800069e:	e00b      	b.n	80006b8 <Transmit_Message+0x6c>
		case nRF24_TX_SUCCESS:
			UART_SendStr("OK");
 80006a0:	480f      	ldr	r0, [pc, #60]	@ (80006e0 <Transmit_Message+0x94>)
 80006a2:	f002 fa9b 	bl	8002bdc <UART_SendStr>
			break;
 80006a6:	e00b      	b.n	80006c0 <Transmit_Message+0x74>
		case nRF24_TX_TIMEOUT:
			UART_SendStr("TIMEOUT");
 80006a8:	480e      	ldr	r0, [pc, #56]	@ (80006e4 <Transmit_Message+0x98>)
 80006aa:	f002 fa97 	bl	8002bdc <UART_SendStr>
			break;
 80006ae:	e007      	b.n	80006c0 <Transmit_Message+0x74>
		case nRF24_TX_MAXRT:
			UART_SendStr("MAX RETRANSMIT");
 80006b0:	480d      	ldr	r0, [pc, #52]	@ (80006e8 <Transmit_Message+0x9c>)
 80006b2:	f002 fa93 	bl	8002bdc <UART_SendStr>
			break;
 80006b6:	e003      	b.n	80006c0 <Transmit_Message+0x74>
		default:
			UART_SendStr("ERROR");
 80006b8:	480c      	ldr	r0, [pc, #48]	@ (80006ec <Transmit_Message+0xa0>)
 80006ba:	f002 fa8f 	bl	8002bdc <UART_SendStr>
			break;
 80006be:	bf00      	nop
	}
	UART_SendStr("\r\n");
 80006c0:	480b      	ldr	r0, [pc, #44]	@ (80006f0 <Transmit_Message+0xa4>)
 80006c2:	f002 fa8b 	bl	8002bdc <UART_SendStr>
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000000 	.word	0x20000000
 80006d4:	0800372c 	.word	0x0800372c
 80006d8:	08003744 	.word	0x08003744
 80006dc:	20000050 	.word	0x20000050
 80006e0:	08003748 	.word	0x08003748
 80006e4:	0800374c 	.word	0x0800374c
 80006e8:	08003754 	.word	0x08003754
 80006ec:	08003764 	.word	0x08003764
 80006f0:	0800376c 	.word	0x0800376c

080006f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	6039      	str	r1, [r7, #0]
 80006fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000704:	2b00      	cmp	r3, #0
 8000706:	db0a      	blt.n	800071e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	b2da      	uxtb	r2, r3
 800070c:	490c      	ldr	r1, [pc, #48]	@ (8000740 <__NVIC_SetPriority+0x4c>)
 800070e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000712:	0112      	lsls	r2, r2, #4
 8000714:	b2d2      	uxtb	r2, r2
 8000716:	440b      	add	r3, r1
 8000718:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800071c:	e00a      	b.n	8000734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	b2da      	uxtb	r2, r3
 8000722:	4908      	ldr	r1, [pc, #32]	@ (8000744 <__NVIC_SetPriority+0x50>)
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	f003 030f 	and.w	r3, r3, #15
 800072a:	3b04      	subs	r3, #4
 800072c:	0112      	lsls	r2, r2, #4
 800072e:	b2d2      	uxtb	r2, r2
 8000730:	440b      	add	r3, r1
 8000732:	761a      	strb	r2, [r3, #24]
}
 8000734:	bf00      	nop
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	e000e100 	.word	0xe000e100
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <LL_RCC_LSE_Enable+0x20>)
 800074e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000752:	4a05      	ldr	r2, [pc, #20]	@ (8000768 <LL_RCC_LSE_Enable+0x20>)
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40021000 	.word	0x40021000

0800076c <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8000770:	4b07      	ldr	r3, [pc, #28]	@ (8000790 <LL_RCC_LSE_IsReady+0x24>)
 8000772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000776:	f003 0302 	and.w	r3, r3, #2
 800077a:	2b02      	cmp	r3, #2
 800077c:	d101      	bne.n	8000782 <LL_RCC_LSE_IsReady+0x16>
 800077e:	2301      	movs	r3, #1
 8000780:	e000      	b.n	8000784 <LL_RCC_LSE_IsReady+0x18>
 8000782:	2300      	movs	r3, #0
}
 8000784:	4618      	mov	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	40021000 	.word	0x40021000

08000794 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000798:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <LL_RCC_MSI_Enable+0x1c>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a04      	ldr	r2, [pc, #16]	@ (80007b0 <LL_RCC_MSI_Enable+0x1c>)
 800079e:	f043 0301 	orr.w	r3, r3, #1
 80007a2:	6013      	str	r3, [r2, #0]
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	40021000 	.word	0x40021000

080007b4 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <LL_RCC_MSI_IsReady+0x20>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f003 0302 	and.w	r3, r3, #2
 80007c0:	2b02      	cmp	r3, #2
 80007c2:	d101      	bne.n	80007c8 <LL_RCC_MSI_IsReady+0x14>
 80007c4:	2301      	movs	r3, #1
 80007c6:	e000      	b.n	80007ca <LL_RCC_MSI_IsReady+0x16>
 80007c8:	2300      	movs	r3, #0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr
 80007d4:	40021000 	.word	0x40021000

080007d8 <LL_RCC_MSI_EnablePLLMode>:
  *       ready
  * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 80007dc:	4b05      	ldr	r3, [pc, #20]	@ (80007f4 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a04      	ldr	r2, [pc, #16]	@ (80007f4 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 80007e2:	f043 0304 	orr.w	r3, r3, #4
 80007e6:	6013      	str	r3, [r2, #0]
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40021000 	.word	0x40021000

080007f8 <LL_RCC_MSI_EnableRangeSelection>:
  *       MSISRANGE
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_EnableRangeSelection
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 80007fc:	4b05      	ldr	r3, [pc, #20]	@ (8000814 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a04      	ldr	r2, [pc, #16]	@ (8000814 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 8000802:	f043 0308 	orr.w	r3, r3, #8
 8000806:	6013      	str	r3, [r2, #0]
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	40021000 	.word	0x40021000

08000818 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <LL_RCC_MSI_SetRange+0x24>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000828:	4904      	ldr	r1, [pc, #16]	@ (800083c <LL_RCC_MSI_SetRange+0x24>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4313      	orrs	r3, r2
 800082e:	600b      	str	r3, [r1, #0]
}
 8000830:	bf00      	nop
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	40021000 	.word	0x40021000

08000840 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000848:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <LL_RCC_SetSysClkSource+0x24>)
 800084a:	689b      	ldr	r3, [r3, #8]
 800084c:	f023 0203 	bic.w	r2, r3, #3
 8000850:	4904      	ldr	r1, [pc, #16]	@ (8000864 <LL_RCC_SetSysClkSource+0x24>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4313      	orrs	r3, r2
 8000856:	608b      	str	r3, [r1, #8]
}
 8000858:	bf00      	nop
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr
 8000864:	40021000 	.word	0x40021000

08000868 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <LL_RCC_SetAHBPrescaler+0x24>)
 8000872:	689b      	ldr	r3, [r3, #8]
 8000874:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000878:	4904      	ldr	r1, [pc, #16]	@ (800088c <LL_RCC_SetAHBPrescaler+0x24>)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	4313      	orrs	r3, r2
 800087e:	608b      	str	r3, [r1, #8]
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	40021000 	.word	0x40021000

08000890 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000898:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80008a0:	4904      	ldr	r1, [pc, #16]	@ (80008b4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	600b      	str	r3, [r1, #0]
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	40007000 	.word	0x40007000

080008b8 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <LL_FLASH_SetLatency+0x24>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f023 0207 	bic.w	r2, r3, #7
 80008c8:	4904      	ldr	r1, [pc, #16]	@ (80008dc <LL_FLASH_SetLatency+0x24>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	4313      	orrs	r3, r2
 80008ce:	600b      	str	r3, [r1, #0]
}
 80008d0:	bf00      	nop
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr
 80008dc:	40022000 	.word	0x40022000

080008e0 <mySystick>:


// config systick avec interrupt. L'argument periode_en_ticks indique la période de débordement
//du Systick, donnée en nombre de périodes du buc clock.
void mySystick( unsigned int periode_en_ticks )
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	// periode
	SysTick->LOAD  = periode_en_ticks - 1;
 80008e8:	4a0c      	ldr	r2, [pc, #48]	@ (800091c <mySystick+0x3c>)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	3b01      	subs	r3, #1
 80008ee:	6053      	str	r3, [r2, #4]

	// priorite
	NVIC_SetPriority( SysTick_IRQn, 7 );
 80008f0:	2107      	movs	r1, #7
 80008f2:	f04f 30ff 	mov.w	r0, #4294967295
 80008f6:	f7ff fefd 	bl	80006f4 <__NVIC_SetPriority>
	// init counter
	SysTick->VAL = 0;
 80008fa:	4b08      	ldr	r3, [pc, #32]	@ (800091c <mySystick+0x3c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
	// prescale (0 ===> %8)
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk;
 8000900:	4b06      	ldr	r3, [pc, #24]	@ (800091c <mySystick+0x3c>)
 8000902:	2204      	movs	r2, #4
 8000904:	601a      	str	r2, [r3, #0]
	// enable timer, enable interrupt
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 8000906:	4b05      	ldr	r3, [pc, #20]	@ (800091c <mySystick+0x3c>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a04      	ldr	r2, [pc, #16]	@ (800091c <mySystick+0x3c>)
 800090c:	f043 0303 	orr.w	r3, r3, #3
 8000910:	6013      	str	r3, [r2, #0]
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	e000e010 	.word	0xe000e010

08000920 <SystemClock_5_6_7_8>:
	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(24000000);

}

void SystemClock_5_6_7_8(){
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000924:	f7ff ff36 	bl	8000794 <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000928:	bf00      	nop
 800092a:	f7ff ff43 	bl	80007b4 <LL_RCC_MSI_IsReady>
 800092e:	4603      	mov	r3, r0
 8000930:	2b01      	cmp	r3, #1
 8000932:	d1fa      	bne.n	800092a <SystemClock_5_6_7_8+0xa>
		{ }

	LL_RCC_MSI_EnableRangeSelection();
 8000934:	f7ff ff60 	bl	80007f8 <LL_RCC_MSI_EnableRangeSelection>
	LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000938:	2090      	movs	r0, #144	@ 0x90
 800093a:	f7ff ff6d 	bl	8000818 <LL_RCC_MSI_SetRange>

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800093e:	2000      	movs	r0, #0
 8000940:	f7ff ff92 	bl	8000868 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000944:	2000      	movs	r0, #0
 8000946:	f7ff ff7b 	bl	8000840 <LL_RCC_SetSysClkSource>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 800094a:	2003      	movs	r0, #3
 800094c:	f7ff ffb4 	bl	80008b8 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000950:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000954:	f7ff ff9c 	bl	8000890 <LL_PWR_SetRegulVoltageScaling>


	//Calibration MSI/LSE
	while (LL_RCC_LSE_IsReady() != 1){
 8000958:	e001      	b.n	800095e <SystemClock_5_6_7_8+0x3e>
		  LL_RCC_LSE_Enable();
 800095a:	f7ff fef5 	bl	8000748 <LL_RCC_LSE_Enable>
	while (LL_RCC_LSE_IsReady() != 1){
 800095e:	f7ff ff05 	bl	800076c <LL_RCC_LSE_IsReady>
 8000962:	4603      	mov	r3, r0
 8000964:	2b01      	cmp	r3, #1
 8000966:	d1f8      	bne.n	800095a <SystemClock_5_6_7_8+0x3a>
		  }
	LL_RCC_MSI_EnablePLLMode();
 8000968:	f7ff ff36 	bl	80007d8 <LL_RCC_MSI_EnablePLLMode>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(24000000);
 800096c:	4802      	ldr	r0, [pc, #8]	@ (8000978 <SystemClock_5_6_7_8+0x58>)
 800096e:	f002 fe3d 	bl	80035ec <LL_SetSystemCoreClock>

}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	016e3600 	.word	0x016e3600

0800097c <__NVIC_DisableIRQ>:
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098a:	2b00      	cmp	r3, #0
 800098c:	db12      	blt.n	80009b4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	f003 021f 	and.w	r2, r3, #31
 8000994:	490a      	ldr	r1, [pc, #40]	@ (80009c0 <__NVIC_DisableIRQ+0x44>)
 8000996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099a:	095b      	lsrs	r3, r3, #5
 800099c:	2001      	movs	r0, #1
 800099e:	fa00 f202 	lsl.w	r2, r0, r2
 80009a2:	3320      	adds	r3, #32
 80009a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009a8:	f3bf 8f4f 	dsb	sy
}
 80009ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009ae:	f3bf 8f6f 	isb	sy
}
 80009b2:	bf00      	nop
}
 80009b4:	bf00      	nop
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	e000e100 	.word	0xe000e100

080009c4 <LL_RCC_LSE_Enable>:
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80009c8:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <LL_RCC_LSE_Enable+0x20>)
 80009ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80009ce:	4a05      	ldr	r2, [pc, #20]	@ (80009e4 <LL_RCC_LSE_Enable+0x20>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	40021000 	.word	0x40021000

080009e8 <LL_RCC_LSE_IsReady>:
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80009ec:	4b07      	ldr	r3, [pc, #28]	@ (8000a0c <LL_RCC_LSE_IsReady+0x24>)
 80009ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80009f2:	f003 0302 	and.w	r3, r3, #2
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d101      	bne.n	80009fe <LL_RCC_LSE_IsReady+0x16>
 80009fa:	2301      	movs	r3, #1
 80009fc:	e000      	b.n	8000a00 <LL_RCC_LSE_IsReady+0x18>
 80009fe:	2300      	movs	r3, #0
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	40021000 	.word	0x40021000

08000a10 <LL_RCC_MSI_Enable>:
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000a14:	4b05      	ldr	r3, [pc, #20]	@ (8000a2c <LL_RCC_MSI_Enable+0x1c>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a04      	ldr	r2, [pc, #16]	@ (8000a2c <LL_RCC_MSI_Enable+0x1c>)
 8000a1a:	f043 0301 	orr.w	r3, r3, #1
 8000a1e:	6013      	str	r3, [r2, #0]
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	40021000 	.word	0x40021000

08000a30 <LL_RCC_MSI_IsReady>:
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8000a34:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <LL_RCC_MSI_IsReady+0x20>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f003 0302 	and.w	r3, r3, #2
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	d101      	bne.n	8000a44 <LL_RCC_MSI_IsReady+0x14>
 8000a40:	2301      	movs	r3, #1
 8000a42:	e000      	b.n	8000a46 <LL_RCC_MSI_IsReady+0x16>
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	40021000 	.word	0x40021000

08000a54 <LL_RCC_MSI_EnablePLLMode>:
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8000a58:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a04      	ldr	r2, [pc, #16]	@ (8000a70 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 8000a5e:	f043 0304 	orr.w	r3, r3, #4
 8000a62:	6013      	str	r3, [r2, #0]
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	40021000 	.word	0x40021000

08000a74 <LL_RCC_MSI_EnableRangeSelection>:
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 8000a78:	4b05      	ldr	r3, [pc, #20]	@ (8000a90 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a04      	ldr	r2, [pc, #16]	@ (8000a90 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 8000a7e:	f043 0308 	orr.w	r3, r3, #8
 8000a82:	6013      	str	r3, [r2, #0]
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	40021000 	.word	0x40021000

08000a94 <LL_RCC_MSI_SetRange>:
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <LL_RCC_MSI_SetRange+0x24>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000aa4:	4904      	ldr	r1, [pc, #16]	@ (8000ab8 <LL_RCC_MSI_SetRange+0x24>)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	600b      	str	r3, [r1, #0]
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	40021000 	.word	0x40021000

08000abc <LL_RCC_SetSysClkSource>:
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000ac4:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <LL_RCC_SetSysClkSource+0x24>)
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	f023 0203 	bic.w	r2, r3, #3
 8000acc:	4904      	ldr	r1, [pc, #16]	@ (8000ae0 <LL_RCC_SetSysClkSource+0x24>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	608b      	str	r3, [r1, #8]
}
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	40021000 	.word	0x40021000

08000ae4 <LL_RCC_GetSysClkSource>:
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000ae8:	4b04      	ldr	r3, [pc, #16]	@ (8000afc <LL_RCC_GetSysClkSource+0x18>)
 8000aea:	689b      	ldr	r3, [r3, #8]
 8000aec:	f003 030c 	and.w	r3, r3, #12
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	40021000 	.word	0x40021000

08000b00 <LL_RCC_SetAHBPrescaler>:
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000b08:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <LL_RCC_SetAHBPrescaler+0x24>)
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b10:	4904      	ldr	r1, [pc, #16]	@ (8000b24 <LL_RCC_SetAHBPrescaler+0x24>)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	608b      	str	r3, [r1, #8]
}
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr
 8000b24:	40021000 	.word	0x40021000

08000b28 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000b30:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000b32:	689b      	ldr	r3, [r3, #8]
 8000b34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000b38:	4904      	ldr	r1, [pc, #16]	@ (8000b4c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	608b      	str	r3, [r1, #8]
}
 8000b40:	bf00      	nop
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr
 8000b4c:	40021000 	.word	0x40021000

08000b50 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000b58:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000b60:	4904      	ldr	r1, [pc, #16]	@ (8000b74 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	608b      	str	r3, [r1, #8]
}
 8000b68:	bf00      	nop
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	40021000 	.word	0x40021000

08000b78 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000b7c:	4b05      	ldr	r3, [pc, #20]	@ (8000b94 <LL_RCC_PLL_Enable+0x1c>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a04      	ldr	r2, [pc, #16]	@ (8000b94 <LL_RCC_PLL_Enable+0x1c>)
 8000b82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b86:	6013      	str	r3, [r2, #0]
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	40021000 	.word	0x40021000

08000b98 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000b9c:	4b07      	ldr	r3, [pc, #28]	@ (8000bbc <LL_RCC_PLL_IsReady+0x24>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ba4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000ba8:	d101      	bne.n	8000bae <LL_RCC_PLL_IsReady+0x16>
 8000baa:	2301      	movs	r3, #1
 8000bac:	e000      	b.n	8000bb0 <LL_RCC_PLL_IsReady+0x18>
 8000bae:	2300      	movs	r3, #0
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	40021000 	.word	0x40021000

08000bc0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
 8000bcc:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000bce:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000bd0:	68da      	ldr	r2, [r3, #12]
 8000bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bfc <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	68f9      	ldr	r1, [r7, #12]
 8000bd8:	68ba      	ldr	r2, [r7, #8]
 8000bda:	4311      	orrs	r1, r2
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	0212      	lsls	r2, r2, #8
 8000be0:	4311      	orrs	r1, r2
 8000be2:	683a      	ldr	r2, [r7, #0]
 8000be4:	430a      	orrs	r2, r1
 8000be6:	4904      	ldr	r1, [pc, #16]	@ (8000bf8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000be8:	4313      	orrs	r3, r2
 8000bea:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000bec:	bf00      	nop
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	f9ff808c 	.word	0xf9ff808c

08000c00 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000c04:	4b05      	ldr	r3, [pc, #20]	@ (8000c1c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	4a04      	ldr	r2, [pc, #16]	@ (8000c1c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000c0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c0e:	60d3      	str	r3, [r2, #12]
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	40021000 	.word	0x40021000

08000c20 <LL_FLASH_SetLatency>:
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <LL_FLASH_SetLatency+0x24>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f023 0207 	bic.w	r2, r3, #7
 8000c30:	4904      	ldr	r1, [pc, #16]	@ (8000c44 <LL_FLASH_SetLatency+0x24>)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	600b      	str	r3, [r1, #0]
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	40022000 	.word	0x40022000

08000c48 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000c4c:	4b05      	ldr	r3, [pc, #20]	@ (8000c64 <LL_LPM_EnableSleep+0x1c>)
 8000c4e:	691b      	ldr	r3, [r3, #16]
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <LL_LPM_EnableSleep+0x1c>)
 8000c52:	f023 0304 	bic.w	r3, r3, #4
 8000c56:	6113      	str	r3, [r2, #16]
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <LL_LPM_EnableDeepSleep>:
  * @brief  Processor uses deep sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableDeepSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000c6c:	4b05      	ldr	r3, [pc, #20]	@ (8000c84 <LL_LPM_EnableDeepSleep+0x1c>)
 8000c6e:	691b      	ldr	r3, [r3, #16]
 8000c70:	4a04      	ldr	r2, [pc, #16]	@ (8000c84 <LL_LPM_EnableDeepSleep+0x1c>)
 8000c72:	f043 0304 	orr.w	r3, r3, #4
 8000c76:	6113      	str	r3, [r2, #16]
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <LL_PWR_SetRegulVoltageScaling>:
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8000c98:	4904      	ldr	r1, [pc, #16]	@ (8000cac <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	600b      	str	r3, [r1, #0]
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	40007000 	.word	0x40007000

08000cb0 <_flavien_set_stop_mode>:
 * mode = 2 : Stop 2 mode
 * mode = 3 : Standby mode
 * mode = 4 : Shutdown mode
 * */
void _flavien_set_stop_mode(uint8_t mode)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
	if (mode > 4)return;
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	2b04      	cmp	r3, #4
 8000cbe:	d818      	bhi.n	8000cf2 <_flavien_set_stop_mode+0x42>
	PWR->CR1 &= ~(0x7); // Clearing the LPMS field
 8000cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <_flavien_set_stop_mode+0x50>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a0e      	ldr	r2, [pc, #56]	@ (8000d00 <_flavien_set_stop_mode+0x50>)
 8000cc6:	f023 0307 	bic.w	r3, r3, #7
 8000cca:	6013      	str	r3, [r2, #0]
	if ( ( (PWR->CR1 >> 14) & 0x1 ) && ( mode == 2 ) ) // Checking if LPR = 1 and mode 2 selected
 8000ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <_flavien_set_stop_mode+0x50>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	0b9b      	lsrs	r3, r3, #14
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d004      	beq.n	8000ce4 <_flavien_set_stop_mode+0x34>
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d101      	bne.n	8000ce4 <_flavien_set_stop_mode+0x34>
	{
		mode = 1;	//  If LPR bit is set, Stop 2 mode cannot be selected and Stop 1 mode shall be entered instead of Stop 2.
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	71fb      	strb	r3, [r7, #7]
	}
	PWR->CR1 |= mode; // Setting the selected mode into LPMS field
 8000ce4:	4b06      	ldr	r3, [pc, #24]	@ (8000d00 <_flavien_set_stop_mode+0x50>)
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	4905      	ldr	r1, [pc, #20]	@ (8000d00 <_flavien_set_stop_mode+0x50>)
 8000cec:	4313      	orrs	r3, r2
 8000cee:	600b      	str	r3, [r1, #0]
 8000cf0:	e000      	b.n	8000cf4 <_flavien_set_stop_mode+0x44>
	if (mode > 4)return;
 8000cf2:	bf00      	nop
}
 8000cf4:	370c      	adds	r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	40007000 	.word	0x40007000

08000d04 <experience>:


void experience(uint8_t numero_experience)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
    switch (numero_experience) {	//FLAVIEN LE TROUBLE
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	3b01      	subs	r3, #1
 8000d12:	2b07      	cmp	r3, #7
 8000d14:	f200 8152 	bhi.w	8000fbc <experience+0x2b8>
 8000d18:	a201      	add	r2, pc, #4	@ (adr r2, 8000d20 <experience+0x1c>)
 8000d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d1e:	bf00      	nop
 8000d20:	08000d41 	.word	0x08000d41
 8000d24:	08000dab 	.word	0x08000dab
 8000d28:	08000de7 	.word	0x08000de7
 8000d2c:	08000e23 	.word	0x08000e23
 8000d30:	08000e5f 	.word	0x08000e5f
 8000d34:	08000ebd 	.word	0x08000ebd
 8000d38:	08000f0d 	.word	0x08000f0d
 8000d3c:	08000f65 	.word	0x08000f65
//    		_flavien_PLL_80Mhz();
//    		_flavien_voltage_scaling_1();
//    		_flavien_flash_latency(4);
//    		_flavien_flash_latency(1);
  		  /* MSI configuration and activation */
  		LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000d40:	f7ff fe66 	bl	8000a10 <LL_RCC_MSI_Enable>
  		while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000d44:	bf00      	nop
 8000d46:	f7ff fe73 	bl	8000a30 <LL_RCC_MSI_IsReady>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d1fa      	bne.n	8000d46 <experience+0x42>
  			{ }

  		LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);	// 4 pour 80MHz
 8000d50:	2004      	movs	r0, #4
 8000d52:	f7ff ff65 	bl	8000c20 <LL_FLASH_SetLatency>
  		LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 8000d56:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d5a:	f7ff ff95 	bl	8000c88 <LL_PWR_SetRegulVoltageScaling>

  		// demarrer la PLL principale 4MHz --> 80 MHz
  		LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 8000d5e:	2300      	movs	r3, #0
 8000d60:	2228      	movs	r2, #40	@ 0x28
 8000d62:	2100      	movs	r1, #0
 8000d64:	2001      	movs	r0, #1
 8000d66:	f7ff ff2b 	bl	8000bc0 <LL_RCC_PLL_ConfigDomain_SYS>
  		LL_RCC_PLL_Enable();
 8000d6a:	f7ff ff05 	bl	8000b78 <LL_RCC_PLL_Enable>
  		LL_RCC_PLL_EnableDomain_SYS();
 8000d6e:	f7ff ff47 	bl	8000c00 <LL_RCC_PLL_EnableDomain_SYS>
  		while	( LL_RCC_PLL_IsReady() != 1 )
 8000d72:	bf00      	nop
 8000d74:	f7ff ff10 	bl	8000b98 <LL_RCC_PLL_IsReady>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d1fa      	bne.n	8000d74 <experience+0x70>
  			{ }

  		// connecter Sysclk sur cette PLL
  		LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f7ff febe 	bl	8000b00 <LL_RCC_SetAHBPrescaler>
  		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000d84:	2003      	movs	r0, #3
 8000d86:	f7ff fe99 	bl	8000abc <LL_RCC_SetSysClkSource>
  		while	( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 8000d8a:	bf00      	nop
 8000d8c:	f7ff feaa 	bl	8000ae4 <LL_RCC_GetSysClkSource>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b0c      	cmp	r3, #12
 8000d94:	d1fa      	bne.n	8000d8c <experience+0x88>
  			{ }

  		/* Set APB1 & APB2 prescaler*/
  		LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000d96:	2000      	movs	r0, #0
 8000d98:	f7ff fec6 	bl	8000b28 <LL_RCC_SetAPB1Prescaler>
  		LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f7ff fed7 	bl	8000b50 <LL_RCC_SetAPB2Prescaler>

  		//update global variable SystemCoreClock --> give access to CPU clock frequency.
  		LL_SetSystemCoreClock(80000000);
 8000da2:	4889      	ldr	r0, [pc, #548]	@ (8000fc8 <experience+0x2c4>)
 8000da4:	f002 fc22 	bl	80035ec <LL_SetSystemCoreClock>


  		  break;
 8000da8:	e109      	b.n	8000fbe <experience+0x2ba>
//    		_flavien_flash_latency(1);
//    		// Calibration OK dans la routine d'interruption
//    		// Pas de sleep
//    		Exit_Sleep_100Hz();
  		/* MSI configuration and activation */
  		LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000daa:	f7ff fe31 	bl	8000a10 <LL_RCC_MSI_Enable>
  		while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000dae:	bf00      	nop
 8000db0:	f7ff fe3e 	bl	8000a30 <LL_RCC_MSI_IsReady>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d1fa      	bne.n	8000db0 <experience+0xac>
  			{ }

  		LL_RCC_MSI_EnableRangeSelection();
 8000dba:	f7ff fe5b 	bl	8000a74 <LL_RCC_MSI_EnableRangeSelection>
  		LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000dbe:	2090      	movs	r0, #144	@ 0x90
 8000dc0:	f7ff fe68 	bl	8000a94 <LL_RCC_MSI_SetRange>

  		LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000dc4:	2000      	movs	r0, #0
 8000dc6:	f7ff fe9b 	bl	8000b00 <LL_RCC_SetAHBPrescaler>
  		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f7ff fe76 	bl	8000abc <LL_RCC_SetSysClkSource>

  		//LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
  		//LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);

  		LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	f7ff ff25 	bl	8000c20 <LL_FLASH_SetLatency>
  		LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 8000dd6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000dda:	f7ff ff55 	bl	8000c88 <LL_PWR_SetRegulVoltageScaling>

  		//update global variable SystemCoreClock --> give access to CPU clock frequency.
  		LL_SetSystemCoreClock(24000000);
 8000dde:	487b      	ldr	r0, [pc, #492]	@ (8000fcc <experience+0x2c8>)
 8000de0:	f002 fc04 	bl	80035ec <LL_SetSystemCoreClock>



  		  break;
 8000de4:	e0eb      	b.n	8000fbe <experience+0x2ba>
//    		_flavien_voltage_scaling_2();
//    		_flavien_flash_latency(3);
//
//    		//Sleep OK dans la routine d'interruption
//    		Exit_Sleep_100Hz();
  		LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000de6:	f7ff fe13 	bl	8000a10 <LL_RCC_MSI_Enable>
  		while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000dea:	bf00      	nop
 8000dec:	f7ff fe20 	bl	8000a30 <LL_RCC_MSI_IsReady>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d1fa      	bne.n	8000dec <experience+0xe8>
  			{ }

  		LL_RCC_MSI_EnableRangeSelection();
 8000df6:	f7ff fe3d 	bl	8000a74 <LL_RCC_MSI_EnableRangeSelection>
  		LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000dfa:	2090      	movs	r0, #144	@ 0x90
 8000dfc:	f7ff fe4a 	bl	8000a94 <LL_RCC_MSI_SetRange>

  		LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000e00:	2000      	movs	r0, #0
 8000e02:	f7ff fe7d 	bl	8000b00 <LL_RCC_SetAHBPrescaler>
  		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000e06:	2000      	movs	r0, #0
 8000e08:	f7ff fe58 	bl	8000abc <LL_RCC_SetSysClkSource>

  		LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000e0c:	2003      	movs	r0, #3
 8000e0e:	f7ff ff07 	bl	8000c20 <LL_FLASH_SetLatency>
  		LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000e12:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000e16:	f7ff ff37 	bl	8000c88 <LL_PWR_SetRegulVoltageScaling>

  		//update global variable SystemCoreClock --> give access to CPU clock frequency.
  		LL_SetSystemCoreClock(24000000);
 8000e1a:	486c      	ldr	r0, [pc, #432]	@ (8000fcc <experience+0x2c8>)
 8000e1c:	f002 fbe6 	bl	80035ec <LL_SetSystemCoreClock>

  		  break;
 8000e20:	e0cd      	b.n	8000fbe <experience+0x2ba>
//    		_flavien_flash_latency(3);
//    		// Calibration OK dans la routine d'interruption
//    		Exit_Sleep_100Hz();

  		/* MSI configuration and activation */
  		LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000e22:	f7ff fdf5 	bl	8000a10 <LL_RCC_MSI_Enable>
  		while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000e26:	bf00      	nop
 8000e28:	f7ff fe02 	bl	8000a30 <LL_RCC_MSI_IsReady>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d1fa      	bne.n	8000e28 <experience+0x124>
  			{ }

  		LL_RCC_MSI_EnableRangeSelection();
 8000e32:	f7ff fe1f 	bl	8000a74 <LL_RCC_MSI_EnableRangeSelection>
  		LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000e36:	2090      	movs	r0, #144	@ 0x90
 8000e38:	f7ff fe2c 	bl	8000a94 <LL_RCC_MSI_SetRange>

  		LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f7ff fe5f 	bl	8000b00 <LL_RCC_SetAHBPrescaler>
  		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000e42:	2000      	movs	r0, #0
 8000e44:	f7ff fe3a 	bl	8000abc <LL_RCC_SetSysClkSource>

  		LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000e48:	2003      	movs	r0, #3
 8000e4a:	f7ff fee9 	bl	8000c20 <LL_FLASH_SetLatency>
  		LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000e4e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000e52:	f7ff ff19 	bl	8000c88 <LL_PWR_SetRegulVoltageScaling>

  		//update global variable SystemCoreClock --> give access to CPU clock frequency.
  		LL_SetSystemCoreClock(24000000);
 8000e56:	485d      	ldr	r0, [pc, #372]	@ (8000fcc <experience+0x2c8>)
 8000e58:	f002 fbc8 	bl	80035ec <LL_SetSystemCoreClock>

  		  break;
 8000e5c:	e0af      	b.n	8000fbe <experience+0x2ba>
  		   */
//  		_flavien_PLL_off();
//  		_flavien_MSI_24Mhz();
//  		_flavien_voltage_scaling_2();
//  		_flavien_flash_latency(3);
  		Enable_MSI_LSE_Calibration();
 8000e5e:	f001 fcf8 	bl	8002852 <Enable_MSI_LSE_Calibration>
  		// Stop mode dans la routine d'interruption
  		Enter_Sleep_100Hz();
 8000e62:	f001 fd04 	bl	800286e <Enter_Sleep_100Hz>
  		LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000e66:	f7ff fdd3 	bl	8000a10 <LL_RCC_MSI_Enable>
  		while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000e6a:	bf00      	nop
 8000e6c:	f7ff fde0 	bl	8000a30 <LL_RCC_MSI_IsReady>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d1fa      	bne.n	8000e6c <experience+0x168>
  			{ }

  		LL_RCC_MSI_EnableRangeSelection();
 8000e76:	f7ff fdfd 	bl	8000a74 <LL_RCC_MSI_EnableRangeSelection>
  		LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000e7a:	2090      	movs	r0, #144	@ 0x90
 8000e7c:	f7ff fe0a 	bl	8000a94 <LL_RCC_MSI_SetRange>

  		LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000e80:	2000      	movs	r0, #0
 8000e82:	f7ff fe3d 	bl	8000b00 <LL_RCC_SetAHBPrescaler>
  		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000e86:	2000      	movs	r0, #0
 8000e88:	f7ff fe18 	bl	8000abc <LL_RCC_SetSysClkSource>

  		LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000e8c:	2003      	movs	r0, #3
 8000e8e:	f7ff fec7 	bl	8000c20 <LL_FLASH_SetLatency>
  		LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000e92:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000e96:	f7ff fef7 	bl	8000c88 <LL_PWR_SetRegulVoltageScaling>


  		//Calibration MSI/LSE
  		while (LL_RCC_LSE_IsReady() != 1){
 8000e9a:	e001      	b.n	8000ea0 <experience+0x19c>
  			  LL_RCC_LSE_Enable();
 8000e9c:	f7ff fd92 	bl	80009c4 <LL_RCC_LSE_Enable>
  		while (LL_RCC_LSE_IsReady() != 1){
 8000ea0:	f7ff fda2 	bl	80009e8 <LL_RCC_LSE_IsReady>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d1f8      	bne.n	8000e9c <experience+0x198>
  			  }
  		LL_RCC_MSI_EnablePLLMode();
 8000eaa:	f7ff fdd3 	bl	8000a54 <LL_RCC_MSI_EnablePLLMode>

  		//update global variable SystemCoreClock --> give access to CPU clock frequency.
  		LL_SetSystemCoreClock(24000000);
 8000eae:	4847      	ldr	r0, [pc, #284]	@ (8000fcc <experience+0x2c8>)
 8000eb0:	f002 fb9c 	bl	80035ec <LL_SetSystemCoreClock>

  		nRF24_SetPowerMode(1);
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	f001 f93b 	bl	8002130 <nRF24_SetPowerMode>


  		  break;
 8000eba:	e080      	b.n	8000fbe <experience+0x2ba>
//    		_flavien_voltage_scaling_2();
//    		_flavien_flash_latency(3);
//    		Enable_MSI_LSE_Calibration();
//    		// Stop mode dans la routine d'interruption
//    		Enter_Sleep_100Hz();
  		LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000ebc:	f7ff fda8 	bl	8000a10 <LL_RCC_MSI_Enable>
  		while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000ec0:	bf00      	nop
 8000ec2:	f7ff fdb5 	bl	8000a30 <LL_RCC_MSI_IsReady>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d1fa      	bne.n	8000ec2 <experience+0x1be>
  			{ }

  		LL_RCC_MSI_EnableRangeSelection();
 8000ecc:	f7ff fdd2 	bl	8000a74 <LL_RCC_MSI_EnableRangeSelection>
  		LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000ed0:	2090      	movs	r0, #144	@ 0x90
 8000ed2:	f7ff fddf 	bl	8000a94 <LL_RCC_MSI_SetRange>

  		LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f7ff fe12 	bl	8000b00 <LL_RCC_SetAHBPrescaler>
  		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000edc:	2000      	movs	r0, #0
 8000ede:	f7ff fded 	bl	8000abc <LL_RCC_SetSysClkSource>

  		LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000ee2:	2003      	movs	r0, #3
 8000ee4:	f7ff fe9c 	bl	8000c20 <LL_FLASH_SetLatency>
  		LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000ee8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000eec:	f7ff fecc 	bl	8000c88 <LL_PWR_SetRegulVoltageScaling>


  		//Calibration MSI/LSE
  		while (LL_RCC_LSE_IsReady() != 1){
 8000ef0:	e001      	b.n	8000ef6 <experience+0x1f2>
  			  LL_RCC_LSE_Enable();
 8000ef2:	f7ff fd67 	bl	80009c4 <LL_RCC_LSE_Enable>
  		while (LL_RCC_LSE_IsReady() != 1){
 8000ef6:	f7ff fd77 	bl	80009e8 <LL_RCC_LSE_IsReady>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d1f8      	bne.n	8000ef2 <experience+0x1ee>
  			  }
  		LL_RCC_MSI_EnablePLLMode();
 8000f00:	f7ff fda8 	bl	8000a54 <LL_RCC_MSI_EnablePLLMode>

  		//update global variable SystemCoreClock --> give access to CPU clock frequency.
  		LL_SetSystemCoreClock(24000000);
 8000f04:	4831      	ldr	r0, [pc, #196]	@ (8000fcc <experience+0x2c8>)
 8000f06:	f002 fb71 	bl	80035ec <LL_SetSystemCoreClock>

  		  break;
 8000f0a:	e058      	b.n	8000fbe <experience+0x2ba>
  		   */
//  		_flavien_PLL_off();
//  		_flavien_MSI_24Mhz();
//  		_flavien_voltage_scaling_2();
//  		_flavien_flash_latency(3);
  		Enable_MSI_LSE_Calibration();
 8000f0c:	f001 fca1 	bl	8002852 <Enable_MSI_LSE_Calibration>
  		// Stop mode dans la routine d'interruption
  		Enter_Sleep_100Hz();
 8000f10:	f001 fcad 	bl	800286e <Enter_Sleep_100Hz>
  		LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000f14:	f7ff fd7c 	bl	8000a10 <LL_RCC_MSI_Enable>
  		while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000f18:	bf00      	nop
 8000f1a:	f7ff fd89 	bl	8000a30 <LL_RCC_MSI_IsReady>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d1fa      	bne.n	8000f1a <experience+0x216>
  			{ }

  		LL_RCC_MSI_EnableRangeSelection();
 8000f24:	f7ff fda6 	bl	8000a74 <LL_RCC_MSI_EnableRangeSelection>
  		LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000f28:	2090      	movs	r0, #144	@ 0x90
 8000f2a:	f7ff fdb3 	bl	8000a94 <LL_RCC_MSI_SetRange>

  		LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f7ff fde6 	bl	8000b00 <LL_RCC_SetAHBPrescaler>
  		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000f34:	2000      	movs	r0, #0
 8000f36:	f7ff fdc1 	bl	8000abc <LL_RCC_SetSysClkSource>

  		LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000f3a:	2003      	movs	r0, #3
 8000f3c:	f7ff fe70 	bl	8000c20 <LL_FLASH_SetLatency>
  		LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000f40:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f44:	f7ff fea0 	bl	8000c88 <LL_PWR_SetRegulVoltageScaling>


  		//Calibration MSI/LSE
  		while (LL_RCC_LSE_IsReady() != 1){
 8000f48:	e001      	b.n	8000f4e <experience+0x24a>
  			  LL_RCC_LSE_Enable();
 8000f4a:	f7ff fd3b 	bl	80009c4 <LL_RCC_LSE_Enable>
  		while (LL_RCC_LSE_IsReady() != 1){
 8000f4e:	f7ff fd4b 	bl	80009e8 <LL_RCC_LSE_IsReady>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d1f8      	bne.n	8000f4a <experience+0x246>
  			  }
  		LL_RCC_MSI_EnablePLLMode();
 8000f58:	f7ff fd7c 	bl	8000a54 <LL_RCC_MSI_EnablePLLMode>

  		//update global variable SystemCoreClock --> give access to CPU clock frequency.
  		LL_SetSystemCoreClock(24000000);
 8000f5c:	481b      	ldr	r0, [pc, #108]	@ (8000fcc <experience+0x2c8>)
 8000f5e:	f002 fb45 	bl	80035ec <LL_SetSystemCoreClock>
  		  break;
 8000f62:	e02c      	b.n	8000fbe <experience+0x2ba>
  		   */
//    		_flavien_PLL_off();
//    		_flavien_MSI_24Mhz();
//    		_flavien_voltage_scaling_2();
//    		_flavien_flash_latency(3);
    		Enable_MSI_LSE_Calibration();
 8000f64:	f001 fc75 	bl	8002852 <Enable_MSI_LSE_Calibration>
    		// Stop mode dans la routine d'interruption
    		Enter_Sleep_100Hz();
 8000f68:	f001 fc81 	bl	800286e <Enter_Sleep_100Hz>
  		LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000f6c:	f7ff fd50 	bl	8000a10 <LL_RCC_MSI_Enable>
  		while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000f70:	bf00      	nop
 8000f72:	f7ff fd5d 	bl	8000a30 <LL_RCC_MSI_IsReady>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d1fa      	bne.n	8000f72 <experience+0x26e>
  			{ }

  		LL_RCC_MSI_EnableRangeSelection();
 8000f7c:	f7ff fd7a 	bl	8000a74 <LL_RCC_MSI_EnableRangeSelection>
  		LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9);
 8000f80:	2090      	movs	r0, #144	@ 0x90
 8000f82:	f7ff fd87 	bl	8000a94 <LL_RCC_MSI_SetRange>

  		LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000f86:	2000      	movs	r0, #0
 8000f88:	f7ff fdba 	bl	8000b00 <LL_RCC_SetAHBPrescaler>
  		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000f8c:	2000      	movs	r0, #0
 8000f8e:	f7ff fd95 	bl	8000abc <LL_RCC_SetSysClkSource>

  		LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8000f92:	2003      	movs	r0, #3
 8000f94:	f7ff fe44 	bl	8000c20 <LL_FLASH_SetLatency>
  		LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2); //réglage tension régulateur interne
 8000f98:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f9c:	f7ff fe74 	bl	8000c88 <LL_PWR_SetRegulVoltageScaling>


  		//Calibration MSI/LSE
  		while (LL_RCC_LSE_IsReady() != 1){
 8000fa0:	e001      	b.n	8000fa6 <experience+0x2a2>
  			  LL_RCC_LSE_Enable();
 8000fa2:	f7ff fd0f 	bl	80009c4 <LL_RCC_LSE_Enable>
  		while (LL_RCC_LSE_IsReady() != 1){
 8000fa6:	f7ff fd1f 	bl	80009e8 <LL_RCC_LSE_IsReady>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d1f8      	bne.n	8000fa2 <experience+0x29e>
  			  }
  		LL_RCC_MSI_EnablePLLMode();
 8000fb0:	f7ff fd50 	bl	8000a54 <LL_RCC_MSI_EnablePLLMode>

  		//update global variable SystemCoreClock --> give access to CPU clock frequency.
  		LL_SetSystemCoreClock(24000000);
 8000fb4:	4805      	ldr	r0, [pc, #20]	@ (8000fcc <experience+0x2c8>)
 8000fb6:	f002 fb19 	bl	80035ec <LL_SetSystemCoreClock>
  		  break;
 8000fba:	e000      	b.n	8000fbe <experience+0x2ba>
  	  default:
  		  // Code si expe n’est pas entre 1 et 8
  		  break;
 8000fbc:	bf00      	nop
    }
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	04c4b400 	.word	0x04c4b400
 8000fcc:	016e3600 	.word	0x016e3600

08000fd0 <blue_button_pressed>:

void blue_button_pressed(uint8_t numero_experience)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]

	if(blue_mode == 0)
 8000fda:	4b4e      	ldr	r3, [pc, #312]	@ (8001114 <blue_button_pressed+0x144>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d102      	bne.n	8000fe8 <blue_button_pressed+0x18>
		blue_mode = 1;
 8000fe2:	4b4c      	ldr	r3, [pc, #304]	@ (8001114 <blue_button_pressed+0x144>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	601a      	str	r2, [r3, #0]
	if (blue_mode == 1)
 8000fe8:	4b4a      	ldr	r3, [pc, #296]	@ (8001114 <blue_button_pressed+0x144>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	f040 808c 	bne.w	800110a <blue_button_pressed+0x13a>
	{
		switch (numero_experience) {
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	2b07      	cmp	r3, #7
 8000ff8:	d874      	bhi.n	80010e4 <blue_button_pressed+0x114>
 8000ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8001000 <blue_button_pressed+0x30>)
 8000ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001000:	08001021 	.word	0x08001021
 8001004:	08001033 	.word	0x08001033
 8001008:	08001049 	.word	0x08001049
 800100c:	0800105b 	.word	0x0800105b
 8001010:	08001071 	.word	0x08001071
 8001014:	0800108b 	.word	0x0800108b
 8001018:	080010a9 	.word	0x080010a9
 800101c:	080010c3 	.word	0x080010c3
			  case 1:
				  LL_LPM_EnableSleep();
 8001020:	f7ff fe12 	bl	8000c48 <LL_LPM_EnableSleep>
				  __WFI();
 8001024:	bf30      	wfi
				  blue_mode = 0;
 8001026:	4b3b      	ldr	r3, [pc, #236]	@ (8001114 <blue_button_pressed+0x144>)
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
				  break;
 800102c:	e06d      	b.n	800110a <blue_button_pressed+0x13a>

			  case 2:
				  while (LL_RCC_LSE_IsReady() != 1) {
					  LL_RCC_LSE_Enable();
 800102e:	f7ff fcc9 	bl	80009c4 <LL_RCC_LSE_Enable>
				  while (LL_RCC_LSE_IsReady() != 1) {
 8001032:	f7ff fcd9 	bl	80009e8 <LL_RCC_LSE_IsReady>
 8001036:	4603      	mov	r3, r0
 8001038:	2b01      	cmp	r3, #1
 800103a:	d1f8      	bne.n	800102e <blue_button_pressed+0x5e>
				  }
				  LL_RCC_MSI_EnablePLLMode();
 800103c:	f7ff fd0a 	bl	8000a54 <LL_RCC_MSI_EnablePLLMode>
				  blue_mode = 0;
 8001040:	4b34      	ldr	r3, [pc, #208]	@ (8001114 <blue_button_pressed+0x144>)
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
				  break;
 8001046:	e060      	b.n	800110a <blue_button_pressed+0x13a>

			  case 3:
				  LL_LPM_EnableSleep();
 8001048:	f7ff fdfe 	bl	8000c48 <LL_LPM_EnableSleep>
				  __WFI();
 800104c:	bf30      	wfi
				  blue_mode = 0;
 800104e:	4b31      	ldr	r3, [pc, #196]	@ (8001114 <blue_button_pressed+0x144>)
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
				  break;
 8001054:	e059      	b.n	800110a <blue_button_pressed+0x13a>

			  case 4:
				  while (LL_RCC_LSE_IsReady() != 1) {
					  LL_RCC_LSE_Enable();
 8001056:	f7ff fcb5 	bl	80009c4 <LL_RCC_LSE_Enable>
				  while (LL_RCC_LSE_IsReady() != 1) {
 800105a:	f7ff fcc5 	bl	80009e8 <LL_RCC_LSE_IsReady>
 800105e:	4603      	mov	r3, r0
 8001060:	2b01      	cmp	r3, #1
 8001062:	d1f8      	bne.n	8001056 <blue_button_pressed+0x86>
				  }
				  LL_RCC_MSI_EnablePLLMode();
 8001064:	f7ff fcf6 	bl	8000a54 <LL_RCC_MSI_EnablePLLMode>
				  blue_mode = 0;
 8001068:	4b2a      	ldr	r3, [pc, #168]	@ (8001114 <blue_button_pressed+0x144>)
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
				  break;
 800106e:	e04c      	b.n	800110a <blue_button_pressed+0x13a>

			  case 5:
				  RTC_wakeup_init_from_stop(7);
 8001070:	2007      	movs	r0, #7
 8001072:	f001 fbd4 	bl	800281e <RTC_wakeup_init_from_stop>
//				  LL_PWR_SetPowerMode(LL_PWR_MODE_STOP0);
				  _flavien_set_stop_mode(0);
 8001076:	2000      	movs	r0, #0
 8001078:	f7ff fe1a 	bl	8000cb0 <_flavien_set_stop_mode>
				  LL_LPM_EnableDeepSleep();
 800107c:	f7ff fdf4 	bl	8000c68 <LL_LPM_EnableDeepSleep>

				  __WFI();
 8001080:	bf30      	wfi
				  blue_mode = 0;
 8001082:	4b24      	ldr	r3, [pc, #144]	@ (8001114 <blue_button_pressed+0x144>)
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
				  break;
 8001088:	e03f      	b.n	800110a <blue_button_pressed+0x13a>

			  case 6:
				  RTC_wakeup_init_from_stop(7);
 800108a:	2007      	movs	r0, #7
 800108c:	f001 fbc7 	bl	800281e <RTC_wakeup_init_from_stop>
//				  LL_PWR_SetPowerMode(LL_PWR_MODE_STOP1);
				  _flavien_set_stop_mode(1);
 8001090:	2001      	movs	r0, #1
 8001092:	f7ff fe0d 	bl	8000cb0 <_flavien_set_stop_mode>
				  LL_LPM_EnableDeepSleep();
 8001096:	f7ff fde7 	bl	8000c68 <LL_LPM_EnableDeepSleep>
				  __WFI();
 800109a:	bf30      	wfi
				  SystemClock_5_6_7_8();
 800109c:	f7ff fc40 	bl	8000920 <SystemClock_5_6_7_8>
				  blue_mode = 0;
 80010a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001114 <blue_button_pressed+0x144>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
				  break;
 80010a6:	e030      	b.n	800110a <blue_button_pressed+0x13a>

			  case 7:
				  RTC_wakeup_init_from_stop(7);
 80010a8:	2007      	movs	r0, #7
 80010aa:	f001 fbb8 	bl	800281e <RTC_wakeup_init_from_stop>
//				  LL_PWR_SetPowerMode(LL_PWR_MODE_STOP2);
				  _flavien_set_stop_mode(2);
 80010ae:	2002      	movs	r0, #2
 80010b0:	f7ff fdfe 	bl	8000cb0 <_flavien_set_stop_mode>
				  LL_LPM_EnableDeepSleep();
 80010b4:	f7ff fdd8 	bl	8000c68 <LL_LPM_EnableDeepSleep>
				  __WFI();
 80010b8:	bf30      	wfi
				  blue_mode = 0;
 80010ba:	4b16      	ldr	r3, [pc, #88]	@ (8001114 <blue_button_pressed+0x144>)
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
				  break;
 80010c0:	e023      	b.n	800110a <blue_button_pressed+0x13a>

			  case 8:
				  RTC_wakeup_init_from_standby_or_shutdown(7);
 80010c2:	2007      	movs	r0, #7
 80010c4:	f001 fb9e 	bl	8002804 <RTC_wakeup_init_from_standby_or_shutdown>
//				  LL_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
				  _flavien_set_stop_mode(4);
 80010c8:	2004      	movs	r0, #4
 80010ca:	f7ff fdf1 	bl	8000cb0 <_flavien_set_stop_mode>
				  NVIC_DisableIRQ(SysTick_IRQn);
 80010ce:	f04f 30ff 	mov.w	r0, #4294967295
 80010d2:	f7ff fc53 	bl	800097c <__NVIC_DisableIRQ>
				  LL_LPM_EnableDeepSleep();
 80010d6:	f7ff fdc7 	bl	8000c68 <LL_LPM_EnableDeepSleep>
				  __WFI();
 80010da:	bf30      	wfi
				  blue_mode = 0;
 80010dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001114 <blue_button_pressed+0x144>)
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
				  break;
 80010e2:	e012      	b.n	800110a <blue_button_pressed+0x13a>

			  default:
				  if (numero_experience != 1 && numero_experience != 2 && numero_experience != 3 && numero_experience != 4) {
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d00e      	beq.n	8001108 <blue_button_pressed+0x138>
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d00b      	beq.n	8001108 <blue_button_pressed+0x138>
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	2b03      	cmp	r3, #3
 80010f4:	d008      	beq.n	8001108 <blue_button_pressed+0x138>
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	2b04      	cmp	r3, #4
 80010fa:	d005      	beq.n	8001108 <blue_button_pressed+0x138>
					  LL_LPM_EnableSleep();
 80010fc:	f7ff fda4 	bl	8000c48 <LL_LPM_EnableSleep>
					  __WFI();
 8001100:	bf30      	wfi
					  blue_mode = 0;
 8001102:	4b04      	ldr	r3, [pc, #16]	@ (8001114 <blue_button_pressed+0x144>)
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
				  }
				  break;
 8001108:	bf00      	nop
				}
	}

}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000058 	.word	0x20000058

08001118 <__NVIC_GetPriorityGrouping>:
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800111c:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <__NVIC_GetPriorityGrouping+0x18>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	0a1b      	lsrs	r3, r3, #8
 8001122:	f003 0307 	and.w	r3, r3, #7
}
 8001126:	4618      	mov	r0, r3
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <__NVIC_EnableIRQ>:
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	2b00      	cmp	r3, #0
 8001144:	db0b      	blt.n	800115e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	f003 021f 	and.w	r2, r3, #31
 800114c:	4907      	ldr	r1, [pc, #28]	@ (800116c <__NVIC_EnableIRQ+0x38>)
 800114e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001152:	095b      	lsrs	r3, r3, #5
 8001154:	2001      	movs	r0, #1
 8001156:	fa00 f202 	lsl.w	r2, r0, r2
 800115a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800115e:	bf00      	nop
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000e100 	.word	0xe000e100

08001170 <__NVIC_SetPriority>:
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	6039      	str	r1, [r7, #0]
 800117a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800117c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001180:	2b00      	cmp	r3, #0
 8001182:	db0a      	blt.n	800119a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	b2da      	uxtb	r2, r3
 8001188:	490c      	ldr	r1, [pc, #48]	@ (80011bc <__NVIC_SetPriority+0x4c>)
 800118a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118e:	0112      	lsls	r2, r2, #4
 8001190:	b2d2      	uxtb	r2, r2
 8001192:	440b      	add	r3, r1
 8001194:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001198:	e00a      	b.n	80011b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	b2da      	uxtb	r2, r3
 800119e:	4908      	ldr	r1, [pc, #32]	@ (80011c0 <__NVIC_SetPriority+0x50>)
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	f003 030f 	and.w	r3, r3, #15
 80011a6:	3b04      	subs	r3, #4
 80011a8:	0112      	lsls	r2, r2, #4
 80011aa:	b2d2      	uxtb	r2, r2
 80011ac:	440b      	add	r3, r1
 80011ae:	761a      	strb	r2, [r3, #24]
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	e000e100 	.word	0xe000e100
 80011c0:	e000ed00 	.word	0xe000ed00

080011c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b089      	sub	sp, #36	@ 0x24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	60f8      	str	r0, [r7, #12]
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f003 0307 	and.w	r3, r3, #7
 80011d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	f1c3 0307 	rsb	r3, r3, #7
 80011de:	2b04      	cmp	r3, #4
 80011e0:	bf28      	it	cs
 80011e2:	2304      	movcs	r3, #4
 80011e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	3304      	adds	r3, #4
 80011ea:	2b06      	cmp	r3, #6
 80011ec:	d902      	bls.n	80011f4 <NVIC_EncodePriority+0x30>
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	3b03      	subs	r3, #3
 80011f2:	e000      	b.n	80011f6 <NVIC_EncodePriority+0x32>
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f8:	f04f 32ff 	mov.w	r2, #4294967295
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43da      	mvns	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	401a      	ands	r2, r3
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800120c:	f04f 31ff 	mov.w	r1, #4294967295
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	fa01 f303 	lsl.w	r3, r1, r3
 8001216:	43d9      	mvns	r1, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800121c:	4313      	orrs	r3, r2
         );
}
 800121e:	4618      	mov	r0, r3
 8001220:	3724      	adds	r7, #36	@ 0x24
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
	...

0800122c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001234:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001236:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001238:	4907      	ldr	r1, [pc, #28]	@ (8001258 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4313      	orrs	r3, r2
 800123e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001240:	4b05      	ldr	r3, [pc, #20]	@ (8001258 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001242:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4013      	ands	r3, r2
 8001248:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	bf00      	nop
 800124e:	3714      	adds	r7, #20
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	40021000 	.word	0x40021000

0800125c <LL_GPIO_SetPinMode>:
{
 800125c:	b480      	push	{r7}
 800125e:	b08b      	sub	sp, #44	@ 0x2c
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	fa93 f3a3 	rbit	r3, r3
 8001276:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d101      	bne.n	8001286 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8001282:	2320      	movs	r3, #32
 8001284:	e003      	b.n	800128e <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	fab3 f383 	clz	r3, r3
 800128c:	b2db      	uxtb	r3, r3
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	2103      	movs	r1, #3
 8001292:	fa01 f303 	lsl.w	r3, r1, r3
 8001296:	43db      	mvns	r3, r3
 8001298:	401a      	ands	r2, r3
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129e:	6a3b      	ldr	r3, [r7, #32]
 80012a0:	fa93 f3a3 	rbit	r3, r3
 80012a4:	61fb      	str	r3, [r7, #28]
  return result;
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80012aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d101      	bne.n	80012b4 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80012b0:	2320      	movs	r3, #32
 80012b2:	e003      	b.n	80012bc <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80012b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b6:	fab3 f383 	clz	r3, r3
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	6879      	ldr	r1, [r7, #4]
 80012c0:	fa01 f303 	lsl.w	r3, r1, r3
 80012c4:	431a      	orrs	r2, r3
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	601a      	str	r2, [r3, #0]
}
 80012ca:	bf00      	nop
 80012cc:	372c      	adds	r7, #44	@ 0x2c
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <LL_GPIO_SetPinPull>:
{
 80012d6:	b480      	push	{r7}
 80012d8:	b08b      	sub	sp, #44	@ 0x2c
 80012da:	af00      	add	r7, sp, #0
 80012dc:	60f8      	str	r0, [r7, #12]
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	68da      	ldr	r2, [r3, #12]
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	fa93 f3a3 	rbit	r3, r3
 80012f0:	613b      	str	r3, [r7, #16]
  return result;
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d101      	bne.n	8001300 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80012fc:	2320      	movs	r3, #32
 80012fe:	e003      	b.n	8001308 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	fab3 f383 	clz	r3, r3
 8001306:	b2db      	uxtb	r3, r3
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	2103      	movs	r1, #3
 800130c:	fa01 f303 	lsl.w	r3, r1, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	401a      	ands	r2, r3
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001318:	6a3b      	ldr	r3, [r7, #32]
 800131a:	fa93 f3a3 	rbit	r3, r3
 800131e:	61fb      	str	r3, [r7, #28]
  return result;
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001326:	2b00      	cmp	r3, #0
 8001328:	d101      	bne.n	800132e <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800132a:	2320      	movs	r3, #32
 800132c:	e003      	b.n	8001336 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800132e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001330:	fab3 f383 	clz	r3, r3
 8001334:	b2db      	uxtb	r3, r3
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	6879      	ldr	r1, [r7, #4]
 800133a:	fa01 f303 	lsl.w	r3, r1, r3
 800133e:	431a      	orrs	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	60da      	str	r2, [r3, #12]
}
 8001344:	bf00      	nop
 8001346:	372c      	adds	r7, #44	@ 0x2c
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <LL_GPIO_IsInputPinSet>:
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	691a      	ldr	r2, [r3, #16]
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	4013      	ands	r3, r2
 8001362:	683a      	ldr	r2, [r7, #0]
 8001364:	429a      	cmp	r2, r3
 8001366:	d101      	bne.n	800136c <LL_GPIO_IsInputPinSet+0x1c>
 8001368:	2301      	movs	r3, #1
 800136a:	e000      	b.n	800136e <LL_GPIO_IsInputPinSet+0x1e>
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <LL_GPIO_SetOutputPin>:
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	619a      	str	r2, [r3, #24]
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <LL_GPIO_ResetOutputPin>:
{
 8001396:	b480      	push	{r7}
 8001398:	b083      	sub	sp, #12
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	683a      	ldr	r2, [r7, #0]
 80013a4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013a6:	bf00      	nop
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
	...

080013b4 <LL_SYSCFG_SetEXTISource>:
{
 80013b4:	b480      	push	{r7}
 80013b6:	b087      	sub	sp, #28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 80013be:	4a17      	ldr	r2, [pc, #92]	@ (800141c <LL_SYSCFG_SetEXTISource+0x68>)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	3302      	adds	r3, #2
 80013c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	0c1b      	lsrs	r3, r3, #16
 80013ce:	43db      	mvns	r3, r3
 80013d0:	ea02 0103 	and.w	r1, r2, r3
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	0c1b      	lsrs	r3, r3, #16
 80013d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	fa93 f3a3 	rbit	r3, r3
 80013e0:	60fb      	str	r3, [r7, #12]
  return result;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 80013ec:	2320      	movs	r3, #32
 80013ee:	e003      	b.n	80013f8 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	fab3 f383 	clz	r3, r3
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	461a      	mov	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	fa03 f202 	lsl.w	r2, r3, r2
 8001400:	4806      	ldr	r0, [pc, #24]	@ (800141c <LL_SYSCFG_SetEXTISource+0x68>)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	430a      	orrs	r2, r1
 8001408:	3302      	adds	r3, #2
 800140a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800140e:	bf00      	nop
 8001410:	371c      	adds	r7, #28
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40010000 	.word	0x40010000

08001420 <GPIO_init>:
//#include "options.h"
#include "gpio.h"


void GPIO_init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	@ 0x28
 8001424:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001426:	f107 031c 	add.w	r3, r7, #28
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	611a      	str	r2, [r3, #16]
 8001440:	615a      	str	r2, [r3, #20]

	  /* GPIO Ports Clock Enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001442:	2004      	movs	r0, #4
 8001444:	f7ff fef2 	bl	800122c <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001448:	2001      	movs	r0, #1
 800144a:	f7ff feef 	bl	800122c <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800144e:	2002      	movs	r0, #2
 8001450:	f7ff feec 	bl	800122c <LL_AHB2_GRP1_EnableClock>

	  /**/
	  LL_GPIO_ResetOutputPin(GPIOA, nRF_CSN_Pin|nRF_CE_Pin);
 8001454:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8001458:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800145c:	f7ff ff9b 	bl	8001396 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8001460:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001464:	483c      	ldr	r0, [pc, #240]	@ (8001558 <GPIO_init+0x138>)
 8001466:	f7ff ff96 	bl	8001396 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 800146a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800146e:	483b      	ldr	r0, [pc, #236]	@ (800155c <GPIO_init+0x13c>)
 8001470:	f7ff ff91 	bl	8001396 <LL_GPIO_ResetOutputPin>

	  /**/
	  GPIO_InitStruct.Pin = User_Button_Pin;
 8001474:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001478:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800147a:	2300      	movs	r3, #0
 800147c:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	4619      	mov	r1, r3
 8001486:	4835      	ldr	r0, [pc, #212]	@ (800155c <GPIO_init+0x13c>)
 8001488:	f001 ffa1 	bl	80033ce <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = nRF_CSN_Pin|nRF_CE_Pin;
 800148c:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001490:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001492:	2301      	movs	r3, #1
 8001494:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800149e:	2300      	movs	r3, #0
 80014a0:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	4619      	mov	r1, r3
 80014a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014aa:	f001 ff90 	bl	80033ce <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = User_LED_Pin;
 80014ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014b2:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80014b4:	2301      	movs	r3, #1
 80014b6:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80014bc:	2300      	movs	r3, #0
 80014be:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	4619      	mov	r1, r3
 80014c8:	4823      	ldr	r0, [pc, #140]	@ (8001558 <GPIO_init+0x138>)
 80014ca:	f001 ff80 	bl	80033ce <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = Clock_Monitor_Pin;
 80014ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014d2:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80014d4:	2301      	movs	r3, #1
 80014d6:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80014d8:	2300      	movs	r3, #0
 80014da:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(Clock_Monitor_GPIO_Port, &GPIO_InitStruct);
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	4619      	mov	r1, r3
 80014e8:	481c      	ldr	r0, [pc, #112]	@ (800155c <GPIO_init+0x13c>)
 80014ea:	f001 ff70 	bl	80033ce <LL_GPIO_Init>

	  /**/
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 80014ee:	f44f 2170 	mov.w	r1, #983040	@ 0xf0000
 80014f2:	2001      	movs	r0, #1
 80014f4:	f7ff ff5e 	bl	80013b4 <LL_SYSCFG_SetEXTISource>

	  /**/
	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80014f8:	2301      	movs	r3, #1
 80014fa:	61fb      	str	r3, [r7, #28]
	  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	623b      	str	r3, [r7, #32]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8001500:	2301      	movs	r3, #1
 8001502:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001506:	2300      	movs	r3, #0
 8001508:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800150c:	2302      	movs	r3, #2
 800150e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	  LL_EXTI_Init(&EXTI_InitStruct);
 8001512:	f107 031c 	add.w	r3, r7, #28
 8001516:	4618      	mov	r0, r3
 8001518:	f001 fd1a 	bl	8002f50 <LL_EXTI_Init>

	  /**/
	  LL_GPIO_SetPinPull(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_PULL_UP);
 800151c:	2201      	movs	r2, #1
 800151e:	2101      	movs	r1, #1
 8001520:	480d      	ldr	r0, [pc, #52]	@ (8001558 <GPIO_init+0x138>)
 8001522:	f7ff fed8 	bl	80012d6 <LL_GPIO_SetPinPull>

	  /**/
	  LL_GPIO_SetPinMode(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_MODE_INPUT);
 8001526:	2200      	movs	r2, #0
 8001528:	2101      	movs	r1, #1
 800152a:	480b      	ldr	r0, [pc, #44]	@ (8001558 <GPIO_init+0x138>)
 800152c:	f7ff fe96 	bl	800125c <LL_GPIO_SetPinMode>

	  /* EXTI interrupt init*/
	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001530:	f7ff fdf2 	bl	8001118 <__NVIC_GetPriorityGrouping>
 8001534:	4603      	mov	r3, r0
 8001536:	2200      	movs	r2, #0
 8001538:	2100      	movs	r1, #0
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fe42 	bl	80011c4 <NVIC_EncodePriority>
 8001540:	4603      	mov	r3, r0
 8001542:	4619      	mov	r1, r3
 8001544:	2006      	movs	r0, #6
 8001546:	f7ff fe13 	bl	8001170 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 800154a:	2006      	movs	r0, #6
 800154c:	f7ff fdf2 	bl	8001134 <__NVIC_EnableIRQ>
}
 8001550:	bf00      	nop
 8001552:	3728      	adds	r7, #40	@ 0x28
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	48000400 	.word	0x48000400
 800155c:	48000800 	.word	0x48000800

08001560 <LED_GREEN>:


void LED_GREEN( int val )
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
	if	( val )
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d005      	beq.n	800157a <LED_GREEN+0x1a>
		LL_GPIO_SetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 800156e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001572:	4806      	ldr	r0, [pc, #24]	@ (800158c <LED_GREEN+0x2c>)
 8001574:	f7ff ff01 	bl	800137a <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
}
 8001578:	e004      	b.n	8001584 <LED_GREEN+0x24>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 800157a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800157e:	4803      	ldr	r0, [pc, #12]	@ (800158c <LED_GREEN+0x2c>)
 8001580:	f7ff ff09 	bl	8001396 <LL_GPIO_ResetOutputPin>
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	48000400 	.word	0x48000400

08001590 <BLUE_BUTTON>:

int BLUE_BUTTON()
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
	return ( !LL_GPIO_IsInputPinSet(User_Button_GPIO_Port, User_Button_Pin) );
 8001594:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001598:	4805      	ldr	r0, [pc, #20]	@ (80015b0 <BLUE_BUTTON+0x20>)
 800159a:	f7ff fed9 	bl	8001350 <LL_GPIO_IsInputPinSet>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	bf0c      	ite	eq
 80015a4:	2301      	moveq	r3, #1
 80015a6:	2300      	movne	r3, #0
 80015a8:	b2db      	uxtb	r3, r3
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	48000800 	.word	0x48000800

080015b4 <__NVIC_SetPriorityGrouping>:
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c4:	4b0c      	ldr	r3, [pc, #48]	@ (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ca:	68ba      	ldr	r2, [r7, #8]
 80015cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015d0:	4013      	ands	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015e6:	4a04      	ldr	r2, [pc, #16]	@ (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	60d3      	str	r3, [r2, #12]
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <__NVIC_EnableIRQ>:
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160a:	2b00      	cmp	r3, #0
 800160c:	db0b      	blt.n	8001626 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	f003 021f 	and.w	r2, r3, #31
 8001614:	4907      	ldr	r1, [pc, #28]	@ (8001634 <__NVIC_EnableIRQ+0x38>)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	095b      	lsrs	r3, r3, #5
 800161c:	2001      	movs	r0, #1
 800161e:	fa00 f202 	lsl.w	r2, r0, r2
 8001622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	e000e100 	.word	0xe000e100

08001638 <__NVIC_SetPriority>:
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	6039      	str	r1, [r7, #0]
 8001642:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001648:	2b00      	cmp	r3, #0
 800164a:	db0a      	blt.n	8001662 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	b2da      	uxtb	r2, r3
 8001650:	490c      	ldr	r1, [pc, #48]	@ (8001684 <__NVIC_SetPriority+0x4c>)
 8001652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001656:	0112      	lsls	r2, r2, #4
 8001658:	b2d2      	uxtb	r2, r2
 800165a:	440b      	add	r3, r1
 800165c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001660:	e00a      	b.n	8001678 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	b2da      	uxtb	r2, r3
 8001666:	4908      	ldr	r1, [pc, #32]	@ (8001688 <__NVIC_SetPriority+0x50>)
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	3b04      	subs	r3, #4
 8001670:	0112      	lsls	r2, r2, #4
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	440b      	add	r3, r1
 8001676:	761a      	strb	r2, [r3, #24]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	e000e100 	.word	0xe000e100
 8001688:	e000ed00 	.word	0xe000ed00

0800168c <LL_RCC_LSE_Enable>:
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001690:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <LL_RCC_LSE_Enable+0x20>)
 8001692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001696:	4a05      	ldr	r2, [pc, #20]	@ (80016ac <LL_RCC_LSE_Enable+0x20>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	40021000 	.word	0x40021000

080016b0 <LL_RCC_LSE_IsReady>:
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80016b4:	4b07      	ldr	r3, [pc, #28]	@ (80016d4 <LL_RCC_LSE_IsReady+0x24>)
 80016b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b02      	cmp	r3, #2
 80016c0:	d101      	bne.n	80016c6 <LL_RCC_LSE_IsReady+0x16>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <LL_RCC_LSE_IsReady+0x18>
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000

080016d8 <LL_RCC_SetRTCClockSource>:
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80016e0:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <LL_RCC_SetRTCClockSource+0x28>)
 80016e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80016ea:	4905      	ldr	r1, [pc, #20]	@ (8001700 <LL_RCC_SetRTCClockSource+0x28>)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	40021000 	.word	0x40021000

08001704 <LL_RCC_EnableRTC>:
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001708:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <LL_RCC_EnableRTC+0x20>)
 800170a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800170e:	4a05      	ldr	r2, [pc, #20]	@ (8001724 <LL_RCC_EnableRTC+0x20>)
 8001710:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001714:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	40021000 	.word	0x40021000

08001728 <LL_RCC_ForceBackupDomainReset>:
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800172c:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <LL_RCC_ForceBackupDomainReset+0x20>)
 800172e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001732:	4a05      	ldr	r2, [pc, #20]	@ (8001748 <LL_RCC_ForceBackupDomainReset+0x20>)
 8001734:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001738:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40021000 	.word	0x40021000

0800174c <LL_RCC_ReleaseBackupDomainReset>:
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <LL_RCC_ReleaseBackupDomainReset+0x20>)
 8001752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001756:	4a05      	ldr	r2, [pc, #20]	@ (800176c <LL_RCC_ReleaseBackupDomainReset+0x20>)
 8001758:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800175c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	40021000 	.word	0x40021000

08001770 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001778:	4b08      	ldr	r3, [pc, #32]	@ (800179c <LL_APB1_GRP1_EnableClock+0x2c>)
 800177a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800177c:	4907      	ldr	r1, [pc, #28]	@ (800179c <LL_APB1_GRP1_EnableClock+0x2c>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4313      	orrs	r3, r2
 8001782:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001784:	4b05      	ldr	r3, [pc, #20]	@ (800179c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001786:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4013      	ands	r3, r2
 800178c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800178e:	68fb      	ldr	r3, [r7, #12]
}
 8001790:	bf00      	nop
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	40021000 	.word	0x40021000

080017a0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80017a8:	4b08      	ldr	r3, [pc, #32]	@ (80017cc <LL_APB2_GRP1_EnableClock+0x2c>)
 80017aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80017ac:	4907      	ldr	r1, [pc, #28]	@ (80017cc <LL_APB2_GRP1_EnableClock+0x2c>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80017b4:	4b05      	ldr	r3, [pc, #20]	@ (80017cc <LL_APB2_GRP1_EnableClock+0x2c>)
 80017b6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4013      	ands	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017be:	68fb      	ldr	r3, [r7, #12]
}
 80017c0:	bf00      	nop
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	40021000 	.word	0x40021000

080017d0 <LL_SYSCFG_SetEXTISource>:
{
 80017d0:	b480      	push	{r7}
 80017d2:	b087      	sub	sp, #28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 80017da:	4a17      	ldr	r2, [pc, #92]	@ (8001838 <LL_SYSCFG_SetEXTISource+0x68>)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	3302      	adds	r3, #2
 80017e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	0c1b      	lsrs	r3, r3, #16
 80017ea:	43db      	mvns	r3, r3
 80017ec:	ea02 0103 	and.w	r1, r2, r3
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	0c1b      	lsrs	r3, r3, #16
 80017f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	fa93 f3a3 	rbit	r3, r3
 80017fc:	60fb      	str	r3, [r7, #12]
  return result;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d101      	bne.n	800180c <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8001808:	2320      	movs	r3, #32
 800180a:	e003      	b.n	8001814 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	fab3 f383 	clz	r3, r3
 8001812:	b2db      	uxtb	r3, r3
 8001814:	461a      	mov	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	fa03 f202 	lsl.w	r2, r3, r2
 800181c:	4806      	ldr	r0, [pc, #24]	@ (8001838 <LL_SYSCFG_SetEXTISource+0x68>)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	b2db      	uxtb	r3, r3
 8001822:	430a      	orrs	r2, r1
 8001824:	3302      	adds	r3, #2
 8001826:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800182a:	bf00      	nop
 800182c:	371c      	adds	r7, #28
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	40010000 	.word	0x40010000

0800183c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001844:	4b05      	ldr	r3, [pc, #20]	@ (800185c <LL_EXTI_EnableIT_0_31+0x20>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4904      	ldr	r1, [pc, #16]	@ (800185c <LL_EXTI_EnableIT_0_31+0x20>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4313      	orrs	r3, r2
 800184e:	600b      	str	r3, [r1, #0]
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	40010400 	.word	0x40010400

08001860 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	43db      	mvns	r3, r3
 8001870:	4904      	ldr	r1, [pc, #16]	@ (8001884 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001872:	4013      	ands	r3, r2
 8001874:	608b      	str	r3, [r1, #8]

}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	40010400 	.word	0x40010400

08001888 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001890:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001892:	68da      	ldr	r2, [r3, #12]
 8001894:	4904      	ldr	r1, [pc, #16]	@ (80018a8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4313      	orrs	r3, r2
 800189a:	60cb      	str	r3, [r1, #12]
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	40010400 	.word	0x40010400

080018ac <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80018b4:	4a04      	ldr	r2, [pc, #16]	@ (80018c8 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6153      	str	r3, [r2, #20]
}
 80018ba:	bf00      	nop
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40010400 	.word	0x40010400

080018cc <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018d0:	4b05      	ldr	r3, [pc, #20]	@ (80018e8 <LL_PWR_EnableBkUpAccess+0x1c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a04      	ldr	r2, [pc, #16]	@ (80018e8 <LL_PWR_EnableBkUpAccess+0x1c>)
 80018d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018da:	6013      	str	r3, [r2, #0]
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40007000 	.word	0x40007000

080018ec <LL_RTC_EnableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_EnableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  /* Set the Initialization mode */
  WRITE_REG(RTCx->ISR, RTC_LL_INIT_MASK);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f04f 32ff 	mov.w	r2, #4294967295
 80018fa:	60da      	str	r2, [r3, #12]
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <LL_RTC_DisableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_DisableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Exit Initialization mode */
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001916:	60da      	str	r2, [r3, #12]
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	041b      	lsls	r3, r3, #16
 800193a:	431a      	orrs	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	611a      	str	r2, [r3, #16]
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <LL_RTC_SetSynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800195e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001962:	683a      	ldr	r2, [r7, #0]
 8001964:	431a      	orrs	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	611a      	str	r2, [r3, #16]
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <LL_RTC_EnableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001976:	b480      	push	{r7}
 8001978:	b083      	sub	sp, #12
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	22ff      	movs	r2, #255	@ 0xff
 8001982:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001984:	bf00      	nop
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <LL_RTC_DisableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	22ca      	movs	r2, #202	@ 0xca
 800199c:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2253      	movs	r2, #83	@ 0x53
 80019a2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <LL_RTC_BAK_SetRegister>:
  *         @arg @ref LL_RTC_BKP_DR31
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b087      	sub	sp, #28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	3350      	adds	r3, #80	@ 0x50
 80019c4:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	4413      	add	r3, r2
 80019ce:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	601a      	str	r2, [r3, #0]
}
 80019d6:	bf00      	nop
 80019d8:	371c      	adds	r7, #28
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <LL_RTC_BAK_GetRegister>:
  *         @arg @ref LL_RTC_BKP_DR30
  *         @arg @ref LL_RTC_BKP_DR31
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b085      	sub	sp, #20
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3350      	adds	r3, #80	@ 0x50
 80019f4:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	4413      	add	r3, r2
 80019fe:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <Delay_ms>:
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f001 fdbf 	bl	800359c <LL_mDelay>
 8001a1e:	bf00      	nop
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
	...

08001a28 <main>:
uint8_t Message[taille_message];
uint8_t channel_nb = 60;		//n° du canal radio utilisé (//channel 60 --> 2460 MHz)
uint8_t adr_data_pipe_used = 1; //numéro du data pipe utilisé pour la transmission (de 0 à 5)

int main(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /*clock domains activation*/

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	f7ff feb7 	bl	80017a0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001a32:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8001a36:	f7ff fe9b 	bl	8001770 <LL_APB1_GRP1_EnableClock>
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a3a:	2003      	movs	r0, #3
 8001a3c:	f7ff fdba 	bl	80015b4 <__NVIC_SetPriorityGrouping>
  LL_PWR_EnableBkUpAccess(); // droit Write
 8001a40:	f7ff ff44 	bl	80018cc <LL_PWR_EnableBkUpAccess>

  if (LL_RCC_LSE_IsReady() == 1) { // hot start
 8001a44:	f7ff fe34 	bl	80016b0 <LL_RCC_LSE_IsReady>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d106      	bne.n	8001a5c <main+0x34>
	  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
 8001a4e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001a52:	f7ff fe41 	bl	80016d8 <LL_RCC_SetRTCClockSource>
	  LL_RCC_EnableRTC();
 8001a56:	f7ff fe55 	bl	8001704 <LL_RCC_EnableRTC>
 8001a5a:	e025      	b.n	8001aa8 <main+0x80>
  }
  else // cold start
  {
	  LL_RCC_ForceBackupDomainReset();
 8001a5c:	f7ff fe64 	bl	8001728 <LL_RCC_ForceBackupDomainReset>
	  LL_RCC_ReleaseBackupDomainReset();
 8001a60:	f7ff fe74 	bl	800174c <LL_RCC_ReleaseBackupDomainReset>
	  LL_RCC_LSE_Enable();
 8001a64:	f7ff fe12 	bl	800168c <LL_RCC_LSE_Enable>
	  while (!LL_RCC_LSE_IsReady()) {
 8001a68:	bf00      	nop
 8001a6a:	f7ff fe21 	bl	80016b0 <LL_RCC_LSE_IsReady>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0fa      	beq.n	8001a6a <main+0x42>
	  }
	  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
 8001a74:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001a78:	f7ff fe2e 	bl	80016d8 <LL_RCC_SetRTCClockSource>
	  LL_RCC_EnableRTC();
 8001a7c:	f7ff fe42 	bl	8001704 <LL_RCC_EnableRTC>
	  LL_RTC_DisableWriteProtection(RTC);
 8001a80:	4842      	ldr	r0, [pc, #264]	@ (8001b8c <main+0x164>)
 8001a82:	f7ff ff85 	bl	8001990 <LL_RTC_DisableWriteProtection>
	  LL_RTC_EnableInitMode(RTC);
 8001a86:	4841      	ldr	r0, [pc, #260]	@ (8001b8c <main+0x164>)
 8001a88:	f7ff ff30 	bl	80018ec <LL_RTC_EnableInitMode>
	  LL_RTC_SetAsynchPrescaler(RTC,0x7F);		//div 128
 8001a8c:	217f      	movs	r1, #127	@ 0x7f
 8001a8e:	483f      	ldr	r0, [pc, #252]	@ (8001b8c <main+0x164>)
 8001a90:	f7ff ff48 	bl	8001924 <LL_RTC_SetAsynchPrescaler>
	  LL_RTC_SetSynchPrescaler(RTC,0xFF);		//div 256
 8001a94:	21ff      	movs	r1, #255	@ 0xff
 8001a96:	483d      	ldr	r0, [pc, #244]	@ (8001b8c <main+0x164>)
 8001a98:	f7ff ff58 	bl	800194c <LL_RTC_SetSynchPrescaler>
	  LL_RTC_DisableInitMode(RTC);
 8001a9c:	483b      	ldr	r0, [pc, #236]	@ (8001b8c <main+0x164>)
 8001a9e:	f7ff ff33 	bl	8001908 <LL_RTC_DisableInitMode>
	  LL_RTC_EnableWriteProtection(RTC);
 8001aa2:	483a      	ldr	r0, [pc, #232]	@ (8001b8c <main+0x164>)
 8001aa4:	f7ff ff67 	bl	8001976 <LL_RTC_EnableWriteProtection>
  }

  Button_EXTI_Config();	// Création de l'interruption du bouton pour le Blue Mode
 8001aa8:	f000 f87e 	bl	8001ba8 <Button_EXTI_Config>
  GPIO_init();			// Configuration GPIO
 8001aac:	f7ff fcb8 	bl	8001420 <GPIO_init>
  SPI1_Init();			// Configuration du BUS SPI1
 8001ab0:	f000 ff6c 	bl	800298c <SPI1_Init>

  expe = LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0);		// Récupération du numéro d'expérience dans le registre RTC
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	4835      	ldr	r0, [pc, #212]	@ (8001b8c <main+0x164>)
 8001ab8:	f7ff ff93 	bl	80019e2 <LL_RTC_BAK_GetRegister>
 8001abc:	4603      	mov	r3, r0
 8001abe:	461a      	mov	r2, r3
 8001ac0:	4b33      	ldr	r3, [pc, #204]	@ (8001b90 <main+0x168>)
 8001ac2:	601a      	str	r2, [r3, #0]

  if (expe < 1 || expe > 8){		// Au cas où l'expérience n'est pas définie correctement
 8001ac4:	4b32      	ldr	r3, [pc, #200]	@ (8001b90 <main+0x168>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	dd03      	ble.n	8001ad4 <main+0xac>
 8001acc:	4b30      	ldr	r3, [pc, #192]	@ (8001b90 <main+0x168>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b08      	cmp	r3, #8
 8001ad2:	dd02      	ble.n	8001ada <main+0xb2>
	  expe = 1;
 8001ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8001b90 <main+0x168>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]
  }

  if (BLUE_BUTTON()){
 8001ada:	f7ff fd59 	bl	8001590 <BLUE_BUTTON>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d00e      	beq.n	8001b02 <main+0xda>
	expe += 1;
 8001ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b90 <main+0x168>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	4a29      	ldr	r2, [pc, #164]	@ (8001b90 <main+0x168>)
 8001aec:	6013      	str	r3, [r2, #0]
	if (expe == 9){
 8001aee:	4b28      	ldr	r3, [pc, #160]	@ (8001b90 <main+0x168>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2b09      	cmp	r3, #9
 8001af4:	d102      	bne.n	8001afc <main+0xd4>
		expe = 1;
 8001af6:	4b26      	ldr	r3, [pc, #152]	@ (8001b90 <main+0x168>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	601a      	str	r2, [r3, #0]
	}
	blue_mode = 0;
 8001afc:	4b25      	ldr	r3, [pc, #148]	@ (8001b94 <main+0x16c>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
  }

    while (BLUE_BUTTON()){}			// Eviter le "saut" du bouton si appuyé
 8001b02:	bf00      	nop
 8001b04:	f7ff fd44 	bl	8001590 <BLUE_BUTTON>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1fa      	bne.n	8001b04 <main+0xdc>
    LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe);
 8001b0e:	4b20      	ldr	r3, [pc, #128]	@ (8001b90 <main+0x168>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	461a      	mov	r2, r3
 8001b14:	2100      	movs	r1, #0
 8001b16:	481d      	ldr	r0, [pc, #116]	@ (8001b8c <main+0x164>)
 8001b18:	f7ff ff4a 	bl	80019b0 <LL_RTC_BAK_SetRegister>

    experience(expe);
 8001b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b90 <main+0x168>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff f8ee 	bl	8000d04 <experience>

    mySystick( SystemCoreClock / 100);		// Config du Systick with IT
 8001b28:	4b1b      	ldr	r3, [pc, #108]	@ (8001b98 <main+0x170>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8001b9c <main+0x174>)
 8001b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b32:	095b      	lsrs	r3, r3, #5
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe fed3 	bl	80008e0 <mySystick>

    Init_Transceiver();		//config transceiver / mode PTX
 8001b3a:	f7fe fbd1 	bl	80002e0 <Init_Transceiver>
    Config_RF_channel(channel_nb,nRF24_DR_250kbps,nRF24_TXPWR_6dBm);
 8001b3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <main+0x178>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2204      	movs	r2, #4
 8001b44:	2120      	movs	r1, #32
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7fe fbee 	bl	8000328 <Config_RF_channel>
    Config_CRC(CRC_Field_On, CRC_Field_1byte);
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	2001      	movs	r0, #1
 8001b50:	f7fe fc03 	bl	800035a <Config_CRC>
    //Adresse sur 5 bits. Transmission sur le data pipe adr_data_pipe_used.
    Config_PTX_adress(5,Default_pipe_address,adr_data_pipe_used,nRF24_AA_ON);
 8001b54:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <main+0x17c>)
 8001b56:	781a      	ldrb	r2, [r3, #0]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	2005      	movs	r0, #5
 8001b5e:	f7fe fc19 	bl	8000394 <Config_PTX_adress>
    Config_ESB_Protocol(nRF24_ARD_1000us,10);
 8001b62:	210a      	movs	r1, #10
 8001b64:	2003      	movs	r0, #3
 8001b66:	f7fe fd47 	bl	80005f8 <Config_ESB_Protocol>
    //on sort du mode power down
    if (expe < 5){
 8001b6a:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <main+0x168>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	dc05      	bgt.n	8001b7e <main+0x156>
    	nRF24_SetPowerMode(nRF24_PWR_UP);
 8001b72:	2002      	movs	r0, #2
 8001b74:	f000 fadc 	bl	8002130 <nRF24_SetPowerMode>
    	Delay_ms(2); //Attente 2 ms (1.5 ms pour la sortie du mode power down).
 8001b78:	2002      	movs	r0, #2
 8001b7a:	f7ff ff49 	bl	8001a10 <Delay_ms>
    }

    nRF24_SetOperationalMode(nRF24_MODE_TX);		//Entrée en mode TX
 8001b7e:	2000      	movs	r0, #0
 8001b80:	f000 faf5 	bl	800216e <nRF24_SetOperationalMode>
    StopListen();
 8001b84:	f7fe fd5c 	bl	8000640 <StopListen>

  while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <main+0x160>
 8001b8c:	40002800 	.word	0x40002800
 8001b90:	20000028 	.word	0x20000028
 8001b94:	20000058 	.word	0x20000058
 8001b98:	20000030 	.word	0x20000030
 8001b9c:	51eb851f 	.word	0x51eb851f
 8001ba0:	2000002e 	.word	0x2000002e
 8001ba4:	2000002f 	.word	0x2000002f

08001ba8 <Button_EXTI_Config>:

  }
}

void Button_EXTI_Config(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001bac:	490c      	ldr	r1, [pc, #48]	@ (8001be0 <Button_EXTI_Config+0x38>)
 8001bae:	2002      	movs	r0, #2
 8001bb0:	f7ff fe0e 	bl	80017d0 <LL_SYSCFG_SetEXTISource>
    LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_13);
 8001bb4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bb8:	f7ff fe40 	bl	800183c <LL_EXTI_EnableIT_0_31>
    LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_13);
 8001bbc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bc0:	f7ff fe62 	bl	8001888 <LL_EXTI_EnableFallingTrig_0_31>
    LL_EXTI_DisableRisingTrig_0_31(LL_EXTI_LINE_13);
 8001bc4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bc8:	f7ff fe4a 	bl	8001860 <LL_EXTI_DisableRisingTrig_0_31>
    NVIC_SetPriority(EXTI15_10_IRQn, 2);
 8001bcc:	2102      	movs	r1, #2
 8001bce:	2028      	movs	r0, #40	@ 0x28
 8001bd0:	f7ff fd32 	bl	8001638 <__NVIC_SetPriority>
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bd4:	2028      	movs	r0, #40	@ 0x28
 8001bd6:	f7ff fd11 	bl	80015fc <__NVIC_EnableIRQ>
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	00f00003 	.word	0x00f00003

08001be4 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
	blue_button_pressed(expe);
 8001be8:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <EXTI15_10_IRQHandler+0x1c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff f9ee 	bl	8000fd0 <blue_button_pressed>
	LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8001bf4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bf8:	f7ff fe58 	bl	80018ac <LL_EXTI_ClearFlag_0_31>
}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000028 	.word	0x20000028

08001c04 <SysTick_Handler>:

// systick interrupt handler --> allumage LED toutes les 2 s pendant 50 ms.
void SysTick_Handler()
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
	unsigned int subticks;
	ticks += 1;
 8001c0a:	4b32      	ldr	r3, [pc, #200]	@ (8001cd4 <SysTick_Handler+0xd0>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	4a30      	ldr	r2, [pc, #192]	@ (8001cd4 <SysTick_Handler+0xd0>)
 8001c12:	6013      	str	r3, [r2, #0]

	//gestion de l'allumage de la LED
	subticks = ticks % 200;
 8001c14:	4b2f      	ldr	r3, [pc, #188]	@ (8001cd4 <SysTick_Handler+0xd0>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a2f      	ldr	r2, [pc, #188]	@ (8001cd8 <SysTick_Handler+0xd4>)
 8001c1a:	fba2 1203 	umull	r1, r2, r2, r3
 8001c1e:	0992      	lsrs	r2, r2, #6
 8001c20:	21c8      	movs	r1, #200	@ 0xc8
 8001c22:	fb01 f202 	mul.w	r2, r1, r2
 8001c26:	1a9b      	subs	r3, r3, r2
 8001c28:	603b      	str	r3, [r7, #0]
	if	( subticks == 0 ) LED_GREEN(1);
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d103      	bne.n	8001c38 <SysTick_Handler+0x34>
 8001c30:	2001      	movs	r0, #1
 8001c32:	f7ff fc95 	bl	8001560 <LED_GREEN>
 8001c36:	e00b      	b.n	8001c50 <SysTick_Handler+0x4c>
    else if	( subticks == (expe * 5) ){
 8001c38:	4b28      	ldr	r3, [pc, #160]	@ (8001cdc <SysTick_Handler+0xd8>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	4413      	add	r3, r2
 8001c42:	461a      	mov	r2, r3
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d102      	bne.n	8001c50 <SysTick_Handler+0x4c>
	LED_GREEN(0);}
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f7ff fc88 	bl	8001560 <LED_GREEN>

	//Partie pour le transceiver
		if (cptr_transmit == period_transmit) {
 8001c50:	4b23      	ldr	r3, [pc, #140]	@ (8001ce0 <SysTick_Handler+0xdc>)
 8001c52:	781a      	ldrb	r2, [r3, #0]
 8001c54:	4b23      	ldr	r3, [pc, #140]	@ (8001ce4 <SysTick_Handler+0xe0>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d131      	bne.n	8001cc0 <SysTick_Handler+0xbc>

			//sortie du mode power down
			if (expe > 5){
 8001c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001cdc <SysTick_Handler+0xd8>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2b05      	cmp	r3, #5
 8001c62:	dd02      	ble.n	8001c6a <SysTick_Handler+0x66>
			nRF24_SetPowerMode(nRF24_PWR_UP);}
 8001c64:	2002      	movs	r0, #2
 8001c66:	f000 fa63 	bl	8002130 <nRF24_SetPowerMode>
			//En fait, on attend 200 ms car la base de temps du systick est 100 ms.
			//LE test montre qu'on n'est pas obligé de mettre un délai. Le temps de compléter le tableau
			//Message et le temps de transmettre sur l'UART prend au moins 5 ms.

			//préparation du message à transmettre
			for (uint8_t i = 0; i < 15; i++) {
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	71fb      	strb	r3, [r7, #7]
 8001c6e:	e008      	b.n	8001c82 <SysTick_Handler+0x7e>
				Message[i] = entete_message[i];
 8001c70:	79fa      	ldrb	r2, [r7, #7]
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	491c      	ldr	r1, [pc, #112]	@ (8001ce8 <SysTick_Handler+0xe4>)
 8001c76:	5c89      	ldrb	r1, [r1, r2]
 8001c78:	4a1c      	ldr	r2, [pc, #112]	@ (8001cec <SysTick_Handler+0xe8>)
 8001c7a:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i = 0; i < 15; i++) {
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	71fb      	strb	r3, [r7, #7]
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	2b0e      	cmp	r3, #14
 8001c86:	d9f3      	bls.n	8001c70 <SysTick_Handler+0x6c>
			}
			Message[15] = '-';
 8001c88:	4b18      	ldr	r3, [pc, #96]	@ (8001cec <SysTick_Handler+0xe8>)
 8001c8a:	222d      	movs	r2, #45	@ 0x2d
 8001c8c:	73da      	strb	r2, [r3, #15]
			Message[16] = cptr;
 8001c8e:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <SysTick_Handler+0xec>)
 8001c90:	781a      	ldrb	r2, [r3, #0]
 8001c92:	4b16      	ldr	r3, [pc, #88]	@ (8001cec <SysTick_Handler+0xe8>)
 8001c94:	741a      	strb	r2, [r3, #16]

			Transmit_Message(Message,taille_message);
 8001c96:	2120      	movs	r1, #32
 8001c98:	4814      	ldr	r0, [pc, #80]	@ (8001cec <SysTick_Handler+0xe8>)
 8001c9a:	f7fe fcd7 	bl	800064c <Transmit_Message>
			cptr++;
 8001c9e:	4b14      	ldr	r3, [pc, #80]	@ (8001cf0 <SysTick_Handler+0xec>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <SysTick_Handler+0xec>)
 8001ca8:	701a      	strb	r2, [r3, #0]
			cptr_transmit = 1;
 8001caa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce0 <SysTick_Handler+0xdc>)
 8001cac:	2201      	movs	r2, #1
 8001cae:	701a      	strb	r2, [r3, #0]
			if (expe > 5) nRF24_SetPowerMode(nRF24_PWR_DOWN); // mode low power
 8001cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <SysTick_Handler+0xd8>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b05      	cmp	r3, #5
 8001cb6:	dd09      	ble.n	8001ccc <SysTick_Handler+0xc8>
 8001cb8:	2000      	movs	r0, #0
 8001cba:	f000 fa39 	bl	8002130 <nRF24_SetPowerMode>
		}
		else {
			cptr_transmit ++;
		}
}
 8001cbe:	e005      	b.n	8001ccc <SysTick_Handler+0xc8>
			cptr_transmit ++;
 8001cc0:	4b07      	ldr	r3, [pc, #28]	@ (8001ce0 <SysTick_Handler+0xdc>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	b2da      	uxtb	r2, r3
 8001cc8:	4b05      	ldr	r3, [pc, #20]	@ (8001ce0 <SysTick_Handler+0xdc>)
 8001cca:	701a      	strb	r2, [r3, #0]
}
 8001ccc:	bf00      	nop
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	20000054 	.word	0x20000054
 8001cd8:	51eb851f 	.word	0x51eb851f
 8001cdc:	20000028 	.word	0x20000028
 8001ce0:	2000002c 	.word	0x2000002c
 8001ce4:	2000002d 	.word	0x2000002d
 8001ce8:	0800378c 	.word	0x0800378c
 8001cec:	20000060 	.word	0x20000060
 8001cf0:	2000005c 	.word	0x2000005c

08001cf4 <RTC_WKUP_IRQHandler>:

// wakeup timer interrupt Handler (inutile mais doit etre defini)
void RTC_WKUP_IRQHandler()
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
	LL_EXTI_ClearFlag_0_31( LL_EXTI_LINE_20 );
 8001cf8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001cfc:	f7ff fdd6 	bl	80018ac <LL_EXTI_ClearFlag_0_31>
	blue_mode = 0;
 8001d00:	4b04      	ldr	r3, [pc, #16]	@ (8001d14 <RTC_WKUP_IRQHandler+0x20>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(SysTick_IRQn);
 8001d06:	f04f 30ff 	mov.w	r0, #4294967295
 8001d0a:	f7ff fc77 	bl	80015fc <__NVIC_EnableIRQ>
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000058 	.word	0x20000058

08001d18 <LL_GPIO_SetOutputPin>:
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	683a      	ldr	r2, [r7, #0]
 8001d26:	619a      	str	r2, [r3, #24]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <LL_GPIO_ResetOutputPin>:
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	601a      	str	r2, [r3, #0]
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	431a      	orrs	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	605a      	str	r2, [r3, #4]
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d101      	bne.n	8001dae <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f003 0302 	and.w	r3, r3, #2
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d101      	bne.n	8001dd4 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e000      	b.n	8001dd6 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b083      	sub	sp, #12
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001df2:	2b80      	cmp	r3, #128	@ 0x80
 8001df4:	d101      	bne.n	8001dfa <LL_SPI_IsActiveFlag_BSY+0x18>
 8001df6:	2301      	movs	r3, #1
 8001df8:	e000      	b.n	8001dfc <LL_SPI_IsActiveFlag_BSY+0x1a>
 8001dfa:	2300      	movs	r3, #0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	b2db      	uxtb	r3, r3
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b085      	sub	sp, #20
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	330c      	adds	r3, #12
 8001e32:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	78fa      	ldrb	r2, [r7, #3]
 8001e38:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001e3a:	bf00      	nop
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <nRF24_CSN_L>:
static inline void nRF24_CSN_L() {
 8001e46:	b580      	push	{r7, lr}
 8001e48:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 8001e4a:	2110      	movs	r1, #16
 8001e4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e50:	f7ff ff70 	bl	8001d34 <LL_GPIO_ResetOutputPin>
}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <nRF24_CSN_H>:
static inline void nRF24_CSN_H() {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 8001e5c:	2110      	movs	r1, #16
 8001e5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e62:	f7ff ff59 	bl	8001d18 <LL_GPIO_SetOutputPin>
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <nRF24_LL_RW>:
static inline uint8_t nRF24_LL_RW(uint8_t data) {
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	71fb      	strb	r3, [r7, #7]
    LL_SPI_SetRxFIFOThreshold(NRF_SPI,LL_SPI_RX_FIFO_TH_QUARTER);
 8001e76:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e7a:	4814      	ldr	r0, [pc, #80]	@ (8001ecc <nRF24_LL_RW+0x60>)
 8001e7c:	f7ff ff78 	bl	8001d70 <LL_SPI_SetRxFIFOThreshold>
    LL_SPI_Enable(NRF_SPI);
 8001e80:	4812      	ldr	r0, [pc, #72]	@ (8001ecc <nRF24_LL_RW+0x60>)
 8001e82:	f7ff ff65 	bl	8001d50 <LL_SPI_Enable>
    while (LL_SPI_IsActiveFlag_BSY(NRF_SPI));
 8001e86:	bf00      	nop
 8001e88:	4810      	ldr	r0, [pc, #64]	@ (8001ecc <nRF24_LL_RW+0x60>)
 8001e8a:	f7ff ffaa 	bl	8001de2 <LL_SPI_IsActiveFlag_BSY>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1f9      	bne.n	8001e88 <nRF24_LL_RW+0x1c>
    while (!LL_SPI_IsActiveFlag_TXE(NRF_SPI));
 8001e94:	bf00      	nop
 8001e96:	480d      	ldr	r0, [pc, #52]	@ (8001ecc <nRF24_LL_RW+0x60>)
 8001e98:	f7ff ff90 	bl	8001dbc <LL_SPI_IsActiveFlag_TXE>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0f9      	beq.n	8001e96 <nRF24_LL_RW+0x2a>
    LL_SPI_TransmitData8(NRF_SPI, data);
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4809      	ldr	r0, [pc, #36]	@ (8001ecc <nRF24_LL_RW+0x60>)
 8001ea8:	f7ff ffbb 	bl	8001e22 <LL_SPI_TransmitData8>
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
 8001eac:	bf00      	nop
 8001eae:	4807      	ldr	r0, [pc, #28]	@ (8001ecc <nRF24_LL_RW+0x60>)
 8001eb0:	f7ff ff71 	bl	8001d96 <LL_SPI_IsActiveFlag_RXNE>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0f9      	beq.n	8001eae <nRF24_LL_RW+0x42>
    return LL_SPI_ReceiveData8(NRF_SPI);
 8001eba:	4804      	ldr	r0, [pc, #16]	@ (8001ecc <nRF24_LL_RW+0x60>)
 8001ebc:	f7ff ffa4 	bl	8001e08 <LL_SPI_ReceiveData8>
 8001ec0:	4603      	mov	r3, r0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	40013000 	.word	0x40013000

08001ed0 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8001eda:	f7ff ffb4 	bl	8001e46 <nRF24_CSN_L>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	f003 031f 	and.w	r3, r3, #31
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff ffc0 	bl	8001e6c <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8001eec:	20ff      	movs	r0, #255	@ 0xff
 8001eee:	f7ff ffbd 	bl	8001e6c <nRF24_LL_RW>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8001ef6:	f7ff ffaf 	bl	8001e58 <nRF24_CSN_H>

	return value;
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	460a      	mov	r2, r1
 8001f0e:	71fb      	strb	r3, [r7, #7]
 8001f10:	4613      	mov	r3, r2
 8001f12:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001f14:	f7ff ff97 	bl	8001e46 <nRF24_CSN_L>
	if (reg < nRF24_CMD_W_REGISTER) {
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	2b1f      	cmp	r3, #31
 8001f1c:	d810      	bhi.n	8001f40 <nRF24_WriteReg+0x3c>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8001f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f22:	f003 031f 	and.w	r3, r3, #31
 8001f26:	b25b      	sxtb	r3, r3
 8001f28:	f043 0320 	orr.w	r3, r3, #32
 8001f2c:	b25b      	sxtb	r3, r3
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff9b 	bl	8001e6c <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8001f36:	79bb      	ldrb	r3, [r7, #6]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff ff97 	bl	8001e6c <nRF24_LL_RW>
 8001f3e:	e013      	b.n	8001f68 <nRF24_WriteReg+0x64>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff ff92 	bl	8001e6c <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	2be1      	cmp	r3, #225	@ 0xe1
 8001f4c:	d00c      	beq.n	8001f68 <nRF24_WriteReg+0x64>
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	2be2      	cmp	r3, #226	@ 0xe2
 8001f52:	d009      	beq.n	8001f68 <nRF24_WriteReg+0x64>
 8001f54:	79fb      	ldrb	r3, [r7, #7]
 8001f56:	2be3      	cmp	r3, #227	@ 0xe3
 8001f58:	d006      	beq.n	8001f68 <nRF24_WriteReg+0x64>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	2bff      	cmp	r3, #255	@ 0xff
 8001f5e:	d003      	beq.n	8001f68 <nRF24_WriteReg+0x64>
			// Send register value
			nRF24_LL_RW(value);
 8001f60:	79bb      	ldrb	r3, [r7, #6]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff ff82 	bl	8001e6c <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8001f68:	f7ff ff76 	bl	8001e58 <nRF24_CSN_H>
}
 8001f6c:	bf00      	nop
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8001f74:	b590      	push	{r4, r7, lr}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	6039      	str	r1, [r7, #0]
 8001f7e:	71fb      	strb	r3, [r7, #7]
 8001f80:	4613      	mov	r3, r2
 8001f82:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001f84:	f7ff ff5f 	bl	8001e46 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8001f88:	79fb      	ldrb	r3, [r7, #7]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff ff6e 	bl	8001e6c <nRF24_LL_RW>
	while (count--) {
 8001f90:	e007      	b.n	8001fa2 <nRF24_ReadMBReg+0x2e>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8001f92:	683c      	ldr	r4, [r7, #0]
 8001f94:	1c63      	adds	r3, r4, #1
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	20ff      	movs	r0, #255	@ 0xff
 8001f9a:	f7ff ff67 	bl	8001e6c <nRF24_LL_RW>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8001fa2:	79bb      	ldrb	r3, [r7, #6]
 8001fa4:	1e5a      	subs	r2, r3, #1
 8001fa6:	71ba      	strb	r2, [r7, #6]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1f2      	bne.n	8001f92 <nRF24_ReadMBReg+0x1e>
	}
	nRF24_CSN_H();
 8001fac:	f7ff ff54 	bl	8001e58 <nRF24_CSN_H>
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd90      	pop	{r4, r7, pc}

08001fb8 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	6039      	str	r1, [r7, #0]
 8001fc2:	71fb      	strb	r3, [r7, #7]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001fc8:	f7ff ff3d 	bl	8001e46 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff ff4c 	bl	8001e6c <nRF24_LL_RW>
	while (count--) {
 8001fd4:	e006      	b.n	8001fe4 <nRF24_WriteMBReg+0x2c>
		nRF24_LL_RW(*pBuf++);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	1c5a      	adds	r2, r3, #1
 8001fda:	603a      	str	r2, [r7, #0]
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff ff44 	bl	8001e6c <nRF24_LL_RW>
	while (count--) {
 8001fe4:	79bb      	ldrb	r3, [r7, #6]
 8001fe6:	1e5a      	subs	r2, r3, #1
 8001fe8:	71ba      	strb	r2, [r7, #6]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f3      	bne.n	8001fd6 <nRF24_WriteMBReg+0x1e>
	}
	nRF24_CSN_H();
 8001fee:	f7ff ff33 	bl	8001e58 <nRF24_CSN_H>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <ReadReg>:

uint8_t ReadReg(uint8_t reg) {
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	4603      	mov	r3, r0
 8002002:	71fb      	strb	r3, [r7, #7]
	return nRF24_ReadReg(reg);
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff ff62 	bl	8001ed0 <nRF24_ReadReg>
 800200c:	4603      	mov	r3, r0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <ReadMBReg>:

void ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8002016:	b580      	push	{r7, lr}
 8002018:	b082      	sub	sp, #8
 800201a:	af00      	add	r7, sp, #0
 800201c:	4603      	mov	r3, r0
 800201e:	6039      	str	r1, [r7, #0]
 8002020:	71fb      	strb	r3, [r7, #7]
 8002022:	4613      	mov	r3, r2
 8002024:	71bb      	strb	r3, [r7, #6]
	nRF24_ReadMBReg(reg, pBuf, count);
 8002026:	79ba      	ldrb	r2, [r7, #6]
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	6839      	ldr	r1, [r7, #0]
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ffa1 	bl	8001f74 <nRF24_ReadMBReg>
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 800203a:	b580      	push	{r7, lr}
 800203c:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 800203e:	2108      	movs	r1, #8
 8002040:	2000      	movs	r0, #0
 8002042:	f7ff ff5f 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 8002046:	213f      	movs	r1, #63	@ 0x3f
 8002048:	2001      	movs	r0, #1
 800204a:	f7ff ff5b 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 800204e:	2103      	movs	r1, #3
 8002050:	2002      	movs	r0, #2
 8002052:	f7ff ff57 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8002056:	2103      	movs	r1, #3
 8002058:	2003      	movs	r0, #3
 800205a:	f7ff ff53 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 800205e:	2103      	movs	r1, #3
 8002060:	2004      	movs	r0, #4
 8002062:	f7ff ff4f 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8002066:	2102      	movs	r1, #2
 8002068:	2005      	movs	r0, #5
 800206a:	f7ff ff4b 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 800206e:	210e      	movs	r1, #14
 8002070:	2006      	movs	r0, #6
 8002072:	f7ff ff47 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8002076:	2100      	movs	r1, #0
 8002078:	2007      	movs	r0, #7
 800207a:	f7ff ff43 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 800207e:	2100      	movs	r1, #0
 8002080:	2011      	movs	r0, #17
 8002082:	f7ff ff3f 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8002086:	2100      	movs	r1, #0
 8002088:	2012      	movs	r0, #18
 800208a:	f7ff ff3b 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 800208e:	2100      	movs	r1, #0
 8002090:	2013      	movs	r0, #19
 8002092:	f7ff ff37 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8002096:	2100      	movs	r1, #0
 8002098:	2014      	movs	r0, #20
 800209a:	f7ff ff33 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 800209e:	2100      	movs	r1, #0
 80020a0:	2015      	movs	r0, #21
 80020a2:	f7ff ff2f 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 80020a6:	2100      	movs	r1, #0
 80020a8:	2016      	movs	r0, #22
 80020aa:	f7ff ff2b 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 80020ae:	2100      	movs	r1, #0
 80020b0:	201c      	movs	r0, #28
 80020b2:	f7ff ff27 	bl	8001f04 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 80020b6:	2100      	movs	r1, #0
 80020b8:	201d      	movs	r0, #29
 80020ba:	f7ff ff23 	bl	8001f04 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 80020be:	f000 f9d6 	bl	800246e <nRF24_FlushRX>
	nRF24_FlushTX();
 80020c2:	f000 f9cc 	bl	800245e <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 80020c6:	f000 f9da 	bl	800247e <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 80020ca:	f7ff fec5 	bl	8001e58 <nRF24_CSN_H>
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
	...

080020d4 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 80020da:	4b14      	ldr	r3, [pc, #80]	@ (800212c <nRF24_Check+0x58>)
 80020dc:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 80020de:	2205      	movs	r2, #5
 80020e0:	68b9      	ldr	r1, [r7, #8]
 80020e2:	2030      	movs	r0, #48	@ 0x30
 80020e4:	f7ff ff68 	bl	8001fb8 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 80020e8:	463b      	mov	r3, r7
 80020ea:	2205      	movs	r2, #5
 80020ec:	4619      	mov	r1, r3
 80020ee:	2010      	movs	r0, #16
 80020f0:	f7ff ff40 	bl	8001f74 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 80020f4:	2300      	movs	r3, #0
 80020f6:	73fb      	strb	r3, [r7, #15]
 80020f8:	e00f      	b.n	800211a <nRF24_Check+0x46>
		if (rxbuf[i] != *ptr++) return 0;
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
 80020fc:	3310      	adds	r3, #16
 80020fe:	443b      	add	r3, r7
 8002100:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	1c59      	adds	r1, r3, #1
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d001      	beq.n	8002114 <nRF24_Check+0x40>
 8002110:	2300      	movs	r3, #0
 8002112:	e006      	b.n	8002122 <nRF24_Check+0x4e>
	for (i = 0; i < 5; i++) {
 8002114:	7bfb      	ldrb	r3, [r7, #15]
 8002116:	3301      	adds	r3, #1
 8002118:	73fb      	strb	r3, [r7, #15]
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	2b04      	cmp	r3, #4
 800211e:	d9ec      	bls.n	80020fa <nRF24_Check+0x26>
	}

	return 1;
 8002120:	2301      	movs	r3, #1
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	08003770 	.word	0x08003770

08002130 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 800213a:	2000      	movs	r0, #0
 800213c:	f7ff fec8 	bl	8001ed0 <nRF24_ReadReg>
 8002140:	4603      	mov	r3, r0
 8002142:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 8002144:	79fb      	ldrb	r3, [r7, #7]
 8002146:	2b02      	cmp	r3, #2
 8002148:	d104      	bne.n	8002154 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 800214a:	7bfb      	ldrb	r3, [r7, #15]
 800214c:	f043 0302 	orr.w	r3, r3, #2
 8002150:	73fb      	strb	r3, [r7, #15]
 8002152:	e003      	b.n	800215c <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8002154:	7bfb      	ldrb	r3, [r7, #15]
 8002156:	f023 0302 	bic.w	r3, r3, #2
 800215a:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 800215c:	7bfb      	ldrb	r3, [r7, #15]
 800215e:	4619      	mov	r1, r3
 8002160:	2000      	movs	r0, #0
 8002162:	f7ff fecf 	bl	8001f04 <nRF24_WriteReg>
}
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 800216e:	b580      	push	{r7, lr}
 8002170:	b084      	sub	sp, #16
 8002172:	af00      	add	r7, sp, #0
 8002174:	4603      	mov	r3, r0
 8002176:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8002178:	2000      	movs	r0, #0
 800217a:	f7ff fea9 	bl	8001ed0 <nRF24_ReadReg>
 800217e:	4603      	mov	r3, r0
 8002180:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	f023 0301 	bic.w	r3, r3, #1
 8002188:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 800218a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	b25a      	sxtb	r2, r3
 8002194:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002198:	4313      	orrs	r3, r2
 800219a:	b25b      	sxtb	r3, r3
 800219c:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 800219e:	7bfb      	ldrb	r3, [r7, #15]
 80021a0:	4619      	mov	r1, r3
 80021a2:	2000      	movs	r0, #0
 80021a4:	f7ff feae 	bl	8001f04 <nRF24_WriteReg>
}
 80021a8:	bf00      	nop
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 80021ba:	2000      	movs	r0, #0
 80021bc:	f7ff fe88 	bl	8001ed0 <nRF24_ReadReg>
 80021c0:	4603      	mov	r3, r0
 80021c2:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	f023 030c 	bic.w	r3, r3, #12
 80021ca:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 80021cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d0:	f003 030c 	and.w	r3, r3, #12
 80021d4:	b25a      	sxtb	r2, r3
 80021d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021da:	4313      	orrs	r3, r2
 80021dc:	b25b      	sxtb	r3, r3
 80021de:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
 80021e2:	4619      	mov	r1, r3
 80021e4:	2000      	movs	r0, #0
 80021e6:	f7ff fe8d 	bl	8001f04 <nRF24_WriteReg>
}
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	4603      	mov	r3, r0
 80021fa:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	4619      	mov	r1, r3
 8002200:	2005      	movs	r0, #5
 8002202:	f7ff fe7f 	bl	8001f04 <nRF24_WriteReg>
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <nRF24_SetAutoRetr>:
// Set automatic retransmission parameters
// input:
//   ard - auto retransmit delay, one of nRF24_ARD_xx values
//   arc - count of auto retransmits, value form 0 to 15
// note: zero arc value means that the automatic retransmission disabled
void nRF24_SetAutoRetr(uint8_t ard, uint8_t arc) {
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	4603      	mov	r3, r0
 8002216:	460a      	mov	r2, r1
 8002218:	71fb      	strb	r3, [r7, #7]
 800221a:	4613      	mov	r3, r2
 800221c:	71bb      	strb	r3, [r7, #6]
	// Set auto retransmit settings (SETUP_RETR register)
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, (uint8_t)((ard << 4) | (arc & nRF24_MASK_RETR_ARC)));
 800221e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002222:	011b      	lsls	r3, r3, #4
 8002224:	b25a      	sxtb	r2, r3
 8002226:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800222a:	f003 030f 	and.w	r3, r3, #15
 800222e:	b25b      	sxtb	r3, r3
 8002230:	4313      	orrs	r3, r2
 8002232:	b25b      	sxtb	r3, r3
 8002234:	b2db      	uxtb	r3, r3
 8002236:	4619      	mov	r1, r3
 8002238:	2004      	movs	r0, #4
 800223a:	f7ff fe63 	bl	8001f04 <nRF24_WriteReg>
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 8002246:	b580      	push	{r7, lr}
 8002248:	b082      	sub	sp, #8
 800224a:	af00      	add	r7, sp, #0
 800224c:	4603      	mov	r3, r0
 800224e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	3b02      	subs	r3, #2
 8002254:	b2db      	uxtb	r3, r3
 8002256:	4619      	mov	r1, r3
 8002258:	2003      	movs	r0, #3
 800225a:	f7ff fe53 	bl	8001f04 <nRF24_WriteReg>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
	...

08002268 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	6039      	str	r1, [r7, #0]
 8002272:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	2b06      	cmp	r3, #6
 8002278:	d00a      	beq.n	8002290 <nRF24_SetAddr+0x28>
 800227a:	2b06      	cmp	r3, #6
 800227c:	dc36      	bgt.n	80022ec <nRF24_SetAddr+0x84>
 800227e:	2b01      	cmp	r3, #1
 8002280:	dc02      	bgt.n	8002288 <nRF24_SetAddr+0x20>
 8002282:	2b00      	cmp	r3, #0
 8002284:	da04      	bge.n	8002290 <nRF24_SetAddr+0x28>
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
			break;
		default:
			// Incorrect pipe number -> do nothing
			break;
 8002286:	e031      	b.n	80022ec <nRF24_SetAddr+0x84>
 8002288:	3b02      	subs	r3, #2
	switch (pipe) {
 800228a:	2b03      	cmp	r3, #3
 800228c:	d82e      	bhi.n	80022ec <nRF24_SetAddr+0x84>
 800228e:	e023      	b.n	80022d8 <nRF24_SetAddr+0x70>
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8002290:	2003      	movs	r0, #3
 8002292:	f7ff fe1d 	bl	8001ed0 <nRF24_ReadReg>
 8002296:	4603      	mov	r3, r0
 8002298:	3301      	adds	r3, #1
 800229a:	73fb      	strb	r3, [r7, #15]
			addr += addr_width;
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	4413      	add	r3, r2
 80022a2:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 80022a4:	f7ff fdcf 	bl	8001e46 <nRF24_CSN_L>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	4a13      	ldr	r2, [pc, #76]	@ (80022f8 <nRF24_SetAddr+0x90>)
 80022ac:	5cd3      	ldrb	r3, [r2, r3]
 80022ae:	f043 0320 	orr.w	r3, r3, #32
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff fdd9 	bl	8001e6c <nRF24_LL_RW>
				nRF24_LL_RW(*addr--);
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	1e5a      	subs	r2, r3, #1
 80022be:	603a      	str	r2, [r7, #0]
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff fdd2 	bl	8001e6c <nRF24_LL_RW>
			} while (addr_width--);
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	1e5a      	subs	r2, r3, #1
 80022cc:	73fa      	strb	r2, [r7, #15]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f3      	bne.n	80022ba <nRF24_SetAddr+0x52>
			nRF24_CSN_H();
 80022d2:	f7ff fdc1 	bl	8001e58 <nRF24_CSN_H>
			break;
 80022d6:	e00a      	b.n	80022ee <nRF24_SetAddr+0x86>
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	4a07      	ldr	r2, [pc, #28]	@ (80022f8 <nRF24_SetAddr+0x90>)
 80022dc:	5cd2      	ldrb	r2, [r2, r3]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	4619      	mov	r1, r3
 80022e4:	4610      	mov	r0, r2
 80022e6:	f7ff fe0d 	bl	8001f04 <nRF24_WriteReg>
			break;
 80022ea:	e000      	b.n	80022ee <nRF24_SetAddr+0x86>
			break;
 80022ec:	bf00      	nop
	}
}
 80022ee:	bf00      	nop
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	080037a4 	.word	0x080037a4

080022fc <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = 0;
 8002306:	2300      	movs	r3, #0
 8002308:	73fb      	strb	r3, [r7, #15]

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 800230a:	2006      	movs	r0, #6
 800230c:	f7ff fde0 	bl	8001ed0 <nRF24_ReadReg>
 8002310:	4603      	mov	r3, r0
 8002312:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 8002314:	7bfb      	ldrb	r3, [r7, #15]
 8002316:	f023 0306 	bic.w	r3, r3, #6
 800231a:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 800231c:	7bfa      	ldrb	r2, [r7, #15]
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	4313      	orrs	r3, r2
 8002322:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8002324:	7bfb      	ldrb	r3, [r7, #15]
 8002326:	4619      	mov	r1, r3
 8002328:	2006      	movs	r0, #6
 800232a:	f7ff fdeb 	bl	8001f04 <nRF24_WriteReg>
}
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 8002336:	b580      	push	{r7, lr}
 8002338:	b084      	sub	sp, #16
 800233a:	af00      	add	r7, sp, #0
 800233c:	4603      	mov	r3, r0
 800233e:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8002340:	2006      	movs	r0, #6
 8002342:	f7ff fdc5 	bl	8001ed0 <nRF24_ReadReg>
 8002346:	4603      	mov	r3, r0
 8002348:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8002350:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8002352:	7bfa      	ldrb	r2, [r7, #15]
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	4313      	orrs	r3, r2
 8002358:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	4619      	mov	r1, r3
 800235e:	2006      	movs	r0, #6
 8002360:	f7ff fdd0 	bl	8001f04 <nRF24_WriteReg>
}
 8002364:	bf00      	nop
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	71fb      	strb	r3, [r7, #7]
 8002376:	460b      	mov	r3, r1
 8002378:	71bb      	strb	r3, [r7, #6]
 800237a:	4613      	mov	r3, r2
 800237c:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 800237e:	2002      	movs	r0, #2
 8002380:	f7ff fda6 	bl	8001ed0 <nRF24_ReadReg>
 8002384:	4603      	mov	r3, r0
 8002386:	b25a      	sxtb	r2, r3
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f303 	lsl.w	r3, r1, r3
 8002390:	b25b      	sxtb	r3, r3
 8002392:	4313      	orrs	r3, r2
 8002394:	b25b      	sxtb	r3, r3
 8002396:	b2db      	uxtb	r3, r3
 8002398:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800239c:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	4619      	mov	r1, r3
 80023a2:	2002      	movs	r0, #2
 80023a4:	f7ff fdae 	bl	8001f04 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	4a19      	ldr	r2, [pc, #100]	@ (8002410 <nRF24_SetRXPipe+0xa4>)
 80023ac:	5cd2      	ldrb	r2, [r2, r3]
 80023ae:	797b      	ldrb	r3, [r7, #5]
 80023b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	4619      	mov	r1, r3
 80023b8:	4610      	mov	r0, r2
 80023ba:	f7ff fda3 	bl	8001f04 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 80023be:	2001      	movs	r0, #1
 80023c0:	f7ff fd86 	bl	8001ed0 <nRF24_ReadReg>
 80023c4:	4603      	mov	r3, r0
 80023c6:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 80023c8:	79bb      	ldrb	r3, [r7, #6]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d10a      	bne.n	80023e4 <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	2201      	movs	r2, #1
 80023d2:	fa02 f303 	lsl.w	r3, r2, r3
 80023d6:	b25a      	sxtb	r2, r3
 80023d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023dc:	4313      	orrs	r3, r2
 80023de:	b25b      	sxtb	r3, r3
 80023e0:	73fb      	strb	r3, [r7, #15]
 80023e2:	e00b      	b.n	80023fc <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 80023e4:	79fb      	ldrb	r3, [r7, #7]
 80023e6:	2201      	movs	r2, #1
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	b25b      	sxtb	r3, r3
 80023ee:	43db      	mvns	r3, r3
 80023f0:	b25a      	sxtb	r2, r3
 80023f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023f6:	4013      	ands	r3, r2
 80023f8:	b25b      	sxtb	r3, r3
 80023fa:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
 80023fe:	4619      	mov	r1, r3
 8002400:	2001      	movs	r0, #1
 8002402:	f7ff fd7f 	bl	8001f04 <nRF24_WriteReg>
}
 8002406:	bf00      	nop
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	0800379c 	.word	0x0800379c

08002414 <nRF24_EnableAA>:
}

// Enable the auto retransmit (a.k.a. enhanced ShockBurst) for the specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
void nRF24_EnableAA(uint8_t pipe) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Set bit in EN_AA register
	reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 800241e:	2001      	movs	r0, #1
 8002420:	f7ff fd56 	bl	8001ed0 <nRF24_ReadReg>
 8002424:	4603      	mov	r3, r0
 8002426:	73fb      	strb	r3, [r7, #15]
	reg |= (1 << pipe);
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	2201      	movs	r2, #1
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	b25a      	sxtb	r2, r3
 8002432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002436:	4313      	orrs	r3, r2
 8002438:	b25b      	sxtb	r3, r3
 800243a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 800243c:	7bfb      	ldrb	r3, [r7, #15]
 800243e:	4619      	mov	r1, r3
 8002440:	2001      	movs	r0, #1
 8002442:	f7ff fd5f 	bl	8001f04 <nRF24_WriteReg>
}
 8002446:	bf00      	nop
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <nRF24_GetStatus>:
	}
}

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 800244e:	b580      	push	{r7, lr}
 8002450:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 8002452:	2007      	movs	r0, #7
 8002454:	f7ff fd3c 	bl	8001ed0 <nRF24_ReadReg>
 8002458:	4603      	mov	r3, r0
}
 800245a:	4618      	mov	r0, r3
 800245c:	bd80      	pop	{r7, pc}

0800245e <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 800245e:	b580      	push	{r7, lr}
 8002460:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8002462:	21ff      	movs	r1, #255	@ 0xff
 8002464:	20e1      	movs	r0, #225	@ 0xe1
 8002466:	f7ff fd4d 	bl	8001f04 <nRF24_WriteReg>
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}

0800246e <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 800246e:	b580      	push	{r7, lr}
 8002470:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8002472:	21ff      	movs	r1, #255	@ 0xff
 8002474:	20e2      	movs	r0, #226	@ 0xe2
 8002476:	f7ff fd45 	bl	8001f04 <nRF24_WriteReg>
}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}

0800247e <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 800247e:	b580      	push	{r7, lr}
 8002480:	b082      	sub	sp, #8
 8002482:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 8002484:	2007      	movs	r0, #7
 8002486:	f7ff fd23 	bl	8001ed0 <nRF24_ReadReg>
 800248a:	4603      	mov	r3, r0
 800248c:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 800248e:	79fb      	ldrb	r3, [r7, #7]
 8002490:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002494:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	4619      	mov	r1, r3
 800249a:	2007      	movs	r0, #7
 800249c:	f7ff fd32 	bl	8001f04 <nRF24_WriteReg>
}
 80024a0:	bf00      	nop
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 80024b4:	78fb      	ldrb	r3, [r7, #3]
 80024b6:	461a      	mov	r2, r3
 80024b8:	6879      	ldr	r1, [r7, #4]
 80024ba:	20a0      	movs	r0, #160	@ 0xa0
 80024bc:	f7ff fd7c 	bl	8001fb8 <nRF24_WriteMBReg>
}
 80024c0:	bf00      	nop
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <__NVIC_EnableIRQ>:
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	db0b      	blt.n	80024f2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	f003 021f 	and.w	r2, r3, #31
 80024e0:	4907      	ldr	r1, [pc, #28]	@ (8002500 <__NVIC_EnableIRQ+0x38>)
 80024e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e6:	095b      	lsrs	r3, r3, #5
 80024e8:	2001      	movs	r0, #1
 80024ea:	fa00 f202 	lsl.w	r2, r0, r2
 80024ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	e000e100 	.word	0xe000e100

08002504 <__NVIC_SetPriority>:
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	6039      	str	r1, [r7, #0]
 800250e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002514:	2b00      	cmp	r3, #0
 8002516:	db0a      	blt.n	800252e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	b2da      	uxtb	r2, r3
 800251c:	490c      	ldr	r1, [pc, #48]	@ (8002550 <__NVIC_SetPriority+0x4c>)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	0112      	lsls	r2, r2, #4
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	440b      	add	r3, r1
 8002528:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800252c:	e00a      	b.n	8002544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	b2da      	uxtb	r2, r3
 8002532:	4908      	ldr	r1, [pc, #32]	@ (8002554 <__NVIC_SetPriority+0x50>)
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	f003 030f 	and.w	r3, r3, #15
 800253a:	3b04      	subs	r3, #4
 800253c:	0112      	lsls	r2, r2, #4
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	440b      	add	r3, r1
 8002542:	761a      	strb	r2, [r3, #24]
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	e000e100 	.word	0xe000e100
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <LL_EXTI_EnableIT_0_31>:
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002560:	4b05      	ldr	r3, [pc, #20]	@ (8002578 <LL_EXTI_EnableIT_0_31+0x20>)
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4904      	ldr	r1, [pc, #16]	@ (8002578 <LL_EXTI_EnableIT_0_31+0x20>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4313      	orrs	r3, r2
 800256a:	600b      	str	r3, [r1, #0]
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	40010400 	.word	0x40010400

0800257c <LL_EXTI_EnableRisingTrig_0_31>:
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002584:	4b05      	ldr	r3, [pc, #20]	@ (800259c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	4904      	ldr	r1, [pc, #16]	@ (800259c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4313      	orrs	r3, r2
 800258e:	608b      	str	r3, [r1, #8]
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	40010400 	.word	0x40010400

080025a0 <LL_PWR_EnableInternWU>:
  * @brief  Enable Internal Wake-up line
  * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableInternWU(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 80025a4:	4b05      	ldr	r3, [pc, #20]	@ (80025bc <LL_PWR_EnableInternWU+0x1c>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	4a04      	ldr	r2, [pc, #16]	@ (80025bc <LL_PWR_EnableInternWU+0x1c>)
 80025aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025ae:	6093      	str	r3, [r2, #8]
}
 80025b0:	bf00      	nop
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	40007000 	.word	0x40007000

080025c0 <LL_RTC_EnableWriteProtection>:
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	22ff      	movs	r2, #255	@ 0xff
 80025cc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80025ce:	bf00      	nop
 80025d0:	370c      	adds	r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr

080025da <LL_RTC_DisableWriteProtection>:
{
 80025da:	b480      	push	{r7}
 80025dc:	b083      	sub	sp, #12
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	22ca      	movs	r2, #202	@ 0xca
 80025e6:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2253      	movs	r2, #83	@ 0x53
 80025ec:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr

080025fa <LL_RTC_WAKEUP_Enable>:
{
 80025fa:	b480      	push	{r7}
 80025fc:	b083      	sub	sp, #12
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	609a      	str	r2, [r3, #8]
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <LL_RTC_WAKEUP_Disable>:
{
 800261a:	b480      	push	{r7}
 800261c:	b083      	sub	sp, #12
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CR, RTC_CR_WUTE);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	609a      	str	r2, [r3, #8]
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <LL_RTC_WAKEUP_SetClock>:
{
 800263a:	b480      	push	{r7}
 800263c:	b083      	sub	sp, #12
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
 8002642:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f023 0207 	bic.w	r2, r3, #7
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	431a      	orrs	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	609a      	str	r2, [r3, #8]
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <LL_RTC_WAKEUP_SetAutoReload>:
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->WUTR, RTC_WUTR_WUT, Value);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	0c1b      	lsrs	r3, r3, #16
 8002670:	041b      	lsls	r3, r3, #16
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	431a      	orrs	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	615a      	str	r2, [r3, #20]
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <LL_RTC_ClearFlag_WUT>:
  * @rmtoll ISR          WUTF          LL_RTC_ClearFlag_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx)
{
 8002686:	b480      	push	{r7}
 8002688:	b083      	sub	sp, #12
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_WUTF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	b2db      	uxtb	r3, r3
 8002694:	f463 6290 	orn	r2, r3, #1152	@ 0x480
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	60da      	str	r2, [r3, #12]
}
 800269c:	bf00      	nop
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <LL_RTC_IsActiveFlag_WUTW>:
  * @rmtoll ISR          WUTWF         LL_RTC_IsActiveFlag_WUTW
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_WUTWF) == (RTC_ISR_WUTWF));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	f003 0304 	and.w	r3, r3, #4
 80026b8:	2b04      	cmp	r3, #4
 80026ba:	bf0c      	ite	eq
 80026bc:	2301      	moveq	r3, #1
 80026be:	2300      	movne	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <LL_RTC_EnableIT_WUT>:
  * @rmtoll RTC_CR          WUTIE         LL_RTC_EnableIT_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b083      	sub	sp, #12
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTIE);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	609a      	str	r2, [r3, #8]
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <LL_RCC_LSE_Enable>:
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80026f4:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <LL_RCC_LSE_Enable+0x20>)
 80026f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026fa:	4a05      	ldr	r2, [pc, #20]	@ (8002710 <LL_RCC_LSE_Enable+0x20>)
 80026fc:	f043 0301 	orr.w	r3, r3, #1
 8002700:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002704:	bf00      	nop
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	40021000 	.word	0x40021000

08002714 <LL_RCC_LSE_IsReady>:
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8002718:	4b07      	ldr	r3, [pc, #28]	@ (8002738 <LL_RCC_LSE_IsReady+0x24>)
 800271a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b02      	cmp	r3, #2
 8002724:	d101      	bne.n	800272a <LL_RCC_LSE_IsReady+0x16>
 8002726:	2301      	movs	r3, #1
 8002728:	e000      	b.n	800272c <LL_RCC_LSE_IsReady+0x18>
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	40021000 	.word	0x40021000

0800273c <LL_RCC_MSI_EnablePLLMode>:
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8002740:	4b05      	ldr	r3, [pc, #20]	@ (8002758 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a04      	ldr	r2, [pc, #16]	@ (8002758 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 8002746:	f043 0304 	orr.w	r3, r3, #4
 800274a:	6013      	str	r3, [r2, #0]
}
 800274c:	bf00      	nop
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	40021000 	.word	0x40021000

0800275c <LL_APB1_GRP1_EnableClock>:
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002764:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002766:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002768:	4907      	ldr	r1, [pc, #28]	@ (8002788 <LL_APB1_GRP1_EnableClock+0x2c>)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4313      	orrs	r3, r2
 800276e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002770:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002772:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4013      	ands	r3, r2
 8002778:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800277a:	68fb      	ldr	r3, [r7, #12]
}
 800277c:	bf00      	nop
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	40021000 	.word	0x40021000

0800278c <LL_LPM_EnableSleep>:
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002790:	4b05      	ldr	r3, [pc, #20]	@ (80027a8 <LL_LPM_EnableSleep+0x1c>)
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	4a04      	ldr	r2, [pc, #16]	@ (80027a8 <LL_LPM_EnableSleep+0x1c>)
 8002796:	f023 0304 	bic.w	r3, r3, #4
 800279a:	6113      	str	r3, [r2, #16]
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <RTC_wakeup_init>:
#include "stm32l4xx_ll_rcc.h"
#include "main.h"

// RTC/wakeup timer
static void RTC_wakeup_init( int delay )
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
	LL_RTC_DisableWriteProtection( RTC );
 80027b4:	4812      	ldr	r0, [pc, #72]	@ (8002800 <RTC_wakeup_init+0x54>)
 80027b6:	f7ff ff10 	bl	80025da <LL_RTC_DisableWriteProtection>
	LL_RTC_WAKEUP_Disable( RTC );
 80027ba:	4811      	ldr	r0, [pc, #68]	@ (8002800 <RTC_wakeup_init+0x54>)
 80027bc:	f7ff ff2d 	bl	800261a <LL_RTC_WAKEUP_Disable>
	while	( !LL_RTC_IsActiveFlag_WUTW( RTC ) )
 80027c0:	bf00      	nop
 80027c2:	480f      	ldr	r0, [pc, #60]	@ (8002800 <RTC_wakeup_init+0x54>)
 80027c4:	f7ff ff70 	bl	80026a8 <LL_RTC_IsActiveFlag_WUTW>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0f9      	beq.n	80027c2 <RTC_wakeup_init+0x16>
		{ }
	// connecter le timer a l'horloge 1Hz de la RTC
	LL_RTC_WAKEUP_SetClock( RTC, LL_RTC_WAKEUPCLOCK_CKSPRE );
 80027ce:	2104      	movs	r1, #4
 80027d0:	480b      	ldr	r0, [pc, #44]	@ (8002800 <RTC_wakeup_init+0x54>)
 80027d2:	f7ff ff32 	bl	800263a <LL_RTC_WAKEUP_SetClock>
	// fixer la duree de temporisation
	LL_RTC_WAKEUP_SetAutoReload( RTC, delay );	// 16 bits
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4619      	mov	r1, r3
 80027da:	4809      	ldr	r0, [pc, #36]	@ (8002800 <RTC_wakeup_init+0x54>)
 80027dc:	f7ff ff40 	bl	8002660 <LL_RTC_WAKEUP_SetAutoReload>
	LL_RTC_ClearFlag_WUT(RTC);
 80027e0:	4807      	ldr	r0, [pc, #28]	@ (8002800 <RTC_wakeup_init+0x54>)
 80027e2:	f7ff ff50 	bl	8002686 <LL_RTC_ClearFlag_WUT>
	LL_RTC_EnableIT_WUT(RTC);
 80027e6:	4806      	ldr	r0, [pc, #24]	@ (8002800 <RTC_wakeup_init+0x54>)
 80027e8:	f7ff ff71 	bl	80026ce <LL_RTC_EnableIT_WUT>
	LL_RTC_WAKEUP_Enable(RTC);
 80027ec:	4804      	ldr	r0, [pc, #16]	@ (8002800 <RTC_wakeup_init+0x54>)
 80027ee:	f7ff ff04 	bl	80025fa <LL_RTC_WAKEUP_Enable>
	LL_RTC_EnableWriteProtection(RTC);
 80027f2:	4803      	ldr	r0, [pc, #12]	@ (8002800 <RTC_wakeup_init+0x54>)
 80027f4:	f7ff fee4 	bl	80025c0 <LL_RTC_EnableWriteProtection>
}
 80027f8:	bf00      	nop
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40002800 	.word	0x40002800

08002804 <RTC_wakeup_init_from_standby_or_shutdown>:

// modes STANDBY/SHUTDOWN,  MPU enable sur reset NVIC disable donc sur IT externe
void RTC_wakeup_init_from_standby_or_shutdown( int delay )
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff ffcd 	bl	80027ac <RTC_wakeup_init>
	// enable the Internal Wake-up line
	LL_PWR_EnableInternWU();	// ceci ne concerne que Standby et Shutdown, pas STOPx
 8002812:	f7ff fec5 	bl	80025a0 <LL_PWR_EnableInternWU>
}
 8002816:	bf00      	nop
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <RTC_wakeup_init_from_stop>:
// Dans le cas des modes STOPx, le MPU sera reveille par interruption
// le module EXTI et une partie du NVIC sont encore alimentes
// le contenu de la RAM et des registres étant préservé, le MPU
// reprend l'execution après l'instruction WFI
void RTC_wakeup_init_from_stop( int delay )
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b082      	sub	sp, #8
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f7ff ffc0 	bl	80027ac <RTC_wakeup_init>
	// valider l'interrupt par la ligne 20 du module EXTI, qui est réservée au wakeup timer
	LL_EXTI_EnableIT_0_31( LL_EXTI_LINE_20 );
 800282c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002830:	f7ff fe92 	bl	8002558 <LL_EXTI_EnableIT_0_31>
	LL_EXTI_EnableRisingTrig_0_31( LL_EXTI_LINE_20 );
 8002834:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002838:	f7ff fea0 	bl	800257c <LL_EXTI_EnableRisingTrig_0_31>
	// valider l'interrupt chez NVIC
	NVIC_SetPriority( RTC_WKUP_IRQn, 1 );
 800283c:	2101      	movs	r1, #1
 800283e:	2003      	movs	r0, #3
 8002840:	f7ff fe60 	bl	8002504 <__NVIC_SetPriority>
	NVIC_EnableIRQ( RTC_WKUP_IRQn );
 8002844:	2003      	movs	r0, #3
 8002846:	f7ff fe3f 	bl	80024c8 <__NVIC_EnableIRQ>
}
 800284a:	bf00      	nop
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <Enable_MSI_LSE_Calibration>:

void Enable_MSI_LSE_Calibration(void)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	af00      	add	r7, sp, #0
    /* Activer la LSE */
    LL_RCC_LSE_Enable();
 8002856:	f7ff ff4b 	bl	80026f0 <LL_RCC_LSE_Enable>
    while (LL_RCC_LSE_IsReady() != 1) {}
 800285a:	bf00      	nop
 800285c:	f7ff ff5a 	bl	8002714 <LL_RCC_LSE_IsReady>
 8002860:	4603      	mov	r3, r0
 8002862:	2b01      	cmp	r3, #1
 8002864:	d1fa      	bne.n	800285c <Enable_MSI_LSE_Calibration+0xa>

    /* Connecter la MSI sur la LSE pour calibration */
    LL_RCC_MSI_EnablePLLMode(); // permet la correction auto par LSE
 8002866:	f7ff ff69 	bl	800273c <LL_RCC_MSI_EnablePLLMode>
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}

0800286e <Enter_Sleep_100Hz>:
{
    LL_RCC_MSI_DisablePLLMode();
}

void Enter_Sleep_100Hz(void)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	af00      	add	r7, sp, #0
    /* Configuration du timer d’interruption (100 Hz = 10 ms) */
    // Hypothèse : un timer (TIMx) ou SysTick est déjà configuré ailleurs
    // pour générer une IRQ toutes les 10 ms.

	/* === Activation horloge du TIM2 === */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8002872:	2001      	movs	r0, #1
 8002874:	f7ff ff72 	bl	800275c <LL_APB1_GRP1_EnableClock>
	 * Fréquence MSI = 4 MHz
	 * PSC = 399 → 4 MHz / (399+1) = 10 kHz
	 * ARR = 99  → 10 kHz / (99+1) = 100 Hz
	 */
    // Reset TIM2 configuration
	 TIM2->CR1 = 0;        // Reset Control Register 1
 8002878:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
	 TIM2->CR2 = 0;        // Reset Control Register 2
 8002880:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002884:	2200      	movs	r2, #0
 8002886:	605a      	str	r2, [r3, #4]
	 TIM2->DIER = 0;       // Disable interrupts
 8002888:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800288c:	2200      	movs	r2, #0
 800288e:	60da      	str	r2, [r3, #12]
	 TIM2->SR = 0;         // Clear status register
 8002890:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002894:	2200      	movs	r2, #0
 8002896:	611a      	str	r2, [r3, #16]

	 TIM2->PSC = (4000000 / 10000) - 1; // Prescaler to get 10 kHz
 8002898:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800289c:	f240 128f 	movw	r2, #399	@ 0x18f
 80028a0:	629a      	str	r2, [r3, #40]	@ 0x28
	 TIM2->ARR = (10000 / 100) - 1; // Auto-reload for 100 Hz
 80028a2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80028a6:	2263      	movs	r2, #99	@ 0x63
 80028a8:	62da      	str	r2, [r3, #44]	@ 0x2c

	 // Enable Update Interrupt
	 TIM2->DIER |= TIM_DIER_UIE;
 80028aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	60d3      	str	r3, [r2, #12]

	 // Enable Timer
	 TIM2->CR1 |= TIM_CR1_CEN;
 80028ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	6013      	str	r3, [r2, #0]

	/* === Configuration NVIC === */
	NVIC_SetPriority(TIM2_IRQn, 0);
 80028ca:	2100      	movs	r1, #0
 80028cc:	201c      	movs	r0, #28
 80028ce:	f7ff fe19 	bl	8002504 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 80028d2:	201c      	movs	r0, #28
 80028d4:	f7ff fdf8 	bl	80024c8 <__NVIC_EnableIRQ>

    LL_LPM_EnableSleep();    // Autorise le mode Sleep
 80028d8:	f7ff ff58 	bl	800278c <LL_LPM_EnableSleep>
    __WFI();                 // Attente d’interruption → Sleep 10 ms
 80028dc:	bf30      	wfi
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <LL_AHB2_GRP1_EnableClock>:
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80028ec:	4b08      	ldr	r3, [pc, #32]	@ (8002910 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80028ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028f0:	4907      	ldr	r1, [pc, #28]	@ (8002910 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80028f8:	4b05      	ldr	r3, [pc, #20]	@ (8002910 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80028fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4013      	ands	r3, r2
 8002900:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002902:	68fb      	ldr	r3, [r7, #12]
}
 8002904:	bf00      	nop
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	40021000 	.word	0x40021000

08002914 <LL_APB2_GRP1_EnableClock>:
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800291c:	4b08      	ldr	r3, [pc, #32]	@ (8002940 <LL_APB2_GRP1_EnableClock+0x2c>)
 800291e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002920:	4907      	ldr	r1, [pc, #28]	@ (8002940 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4313      	orrs	r3, r2
 8002926:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002928:	4b05      	ldr	r3, [pc, #20]	@ (8002940 <LL_APB2_GRP1_EnableClock+0x2c>)
 800292a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4013      	ands	r3, r2
 8002930:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002932:	68fb      	ldr	r3, [r7, #12]
}
 8002934:	bf00      	nop
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	40021000 	.word	0x40021000

08002944 <LL_SPI_SetStandard>:
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f023 0210 	bic.w	r2, r3, #16
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	431a      	orrs	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	605a      	str	r2, [r3, #4]
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <LL_SPI_DisableNSSPulseMgt>:
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f023 0208 	bic.w	r2, r3, #8
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	605a      	str	r2, [r3, #4]
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <SPI1_Init>:
// > mode master, full duplex
// > 8 bits
// > pin NSS généré logiciellement
// > bit rate = 5 Mbps --> avec un bus clock à 80 MHz le prescaler est réglé à 16.
void SPI1_Init(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b090      	sub	sp, #64	@ 0x40
 8002990:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002992:	f107 0318 	add.w	r3, r7, #24
 8002996:	2228      	movs	r2, #40	@ 0x28
 8002998:	2100      	movs	r1, #0
 800299a:	4618      	mov	r0, r3
 800299c:	f000 fe36 	bl	800360c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a0:	463b      	mov	r3, r7
 80029a2:	2200      	movs	r2, #0
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	605a      	str	r2, [r3, #4]
 80029a8:	609a      	str	r2, [r3, #8]
 80029aa:	60da      	str	r2, [r3, #12]
 80029ac:	611a      	str	r2, [r3, #16]
 80029ae:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80029b0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80029b4:	f7ff ffae 	bl	8002914 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80029b8:	2001      	movs	r0, #1
 80029ba:	f7ff ff93 	bl	80028e4 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80029be:	23e0      	movs	r3, #224	@ 0xe0
 80029c0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80029c2:	2302      	movs	r3, #2
 80029c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80029c6:	2303      	movs	r3, #3
 80029c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80029ce:	2300      	movs	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80029d2:	2305      	movs	r3, #5
 80029d4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d6:	463b      	mov	r3, r7
 80029d8:	4619      	mov	r1, r3
 80029da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029de:	f000 fcf6 	bl	80033ce <LL_GPIO_Init>

  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80029e2:	2300      	movs	r3, #0
 80029e4:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80029e6:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80029ea:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80029ec:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80029f0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80029f2:	2300      	movs	r3, #0
 80029f4:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80029f6:	2300      	movs	r3, #0
 80029f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80029fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002a00:	2318      	movs	r3, #24
 8002a02:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002a04:	2300      	movs	r3, #0
 8002a06:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8002a0c:	2307      	movs	r3, #7
 8002a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002a10:	f107 0318 	add.w	r3, r7, #24
 8002a14:	4619      	mov	r1, r3
 8002a16:	4807      	ldr	r0, [pc, #28]	@ (8002a34 <SPI1_Init+0xa8>)
 8002a18:	f000 fd72 	bl	8003500 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	4805      	ldr	r0, [pc, #20]	@ (8002a34 <SPI1_Init+0xa8>)
 8002a20:	f7ff ff90 	bl	8002944 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8002a24:	4803      	ldr	r0, [pc, #12]	@ (8002a34 <SPI1_Init+0xa8>)
 8002a26:	f7ff ffa0 	bl	800296a <LL_SPI_DisableNSSPulseMgt>
}
 8002a2a:	bf00      	nop
 8002a2c:	3740      	adds	r7, #64	@ 0x40
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40013000 	.word	0x40013000

08002a38 <LL_EXTI_IsActiveFlag_0_31>:
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8002a40:	4b07      	ldr	r3, [pc, #28]	@ (8002a60 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002a42:	695a      	ldr	r2, [r3, #20]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4013      	ands	r3, r2
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d101      	bne.n	8002a52 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e000      	b.n	8002a54 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	40010400 	.word	0x40010400

08002a64 <LL_EXTI_ClearFlag_0_31>:
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8002a6c:	4a04      	ldr	r2, [pc, #16]	@ (8002a80 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6153      	str	r3, [r2, #20]
}
 8002a72:	bf00      	nop
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	40010400 	.word	0x40010400

08002a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002a88:	bf00      	nop
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a92:	b480      	push	{r7}
 8002a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a96:	bf00      	nop
 8002a98:	e7fd      	b.n	8002a96 <HardFault_Handler+0x4>

08002a9a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a9e:	bf00      	nop
 8002aa0:	e7fd      	b.n	8002a9e <MemManage_Handler+0x4>

08002aa2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002aa6:	bf00      	nop
 8002aa8:	e7fd      	b.n	8002aa6 <BusFault_Handler+0x4>

08002aaa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aae:	bf00      	nop
 8002ab0:	e7fd      	b.n	8002aae <UsageFault_Handler+0x4>

08002ab2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ac4:	bf00      	nop
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr

08002ace <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ad2:	bf00      	nop
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8002ae0:	2001      	movs	r0, #1
 8002ae2:	f7ff ffa9 	bl	8002a38 <LL_EXTI_IsActiveFlag_0_31>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d002      	beq.n	8002af2 <EXTI0_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8002aec:	2001      	movs	r0, #1
 8002aee:	f7ff ffb9 	bl	8002a64 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	bd80      	pop	{r7, pc}
	...

08002af8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002afc:	4b17      	ldr	r3, [pc, #92]	@ (8002b5c <SystemInit+0x64>)
 8002afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b02:	4a16      	ldr	r2, [pc, #88]	@ (8002b5c <SystemInit+0x64>)
 8002b04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002b0c:	4b14      	ldr	r3, [pc, #80]	@ (8002b60 <SystemInit+0x68>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a13      	ldr	r2, [pc, #76]	@ (8002b60 <SystemInit+0x68>)
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002b18:	4b11      	ldr	r3, [pc, #68]	@ (8002b60 <SystemInit+0x68>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002b1e:	4b10      	ldr	r3, [pc, #64]	@ (8002b60 <SystemInit+0x68>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a0f      	ldr	r2, [pc, #60]	@ (8002b60 <SystemInit+0x68>)
 8002b24:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002b28:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002b2c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b60 <SystemInit+0x68>)
 8002b30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002b34:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002b36:	4b0a      	ldr	r3, [pc, #40]	@ (8002b60 <SystemInit+0x68>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a09      	ldr	r2, [pc, #36]	@ (8002b60 <SystemInit+0x68>)
 8002b3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b40:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002b42:	4b07      	ldr	r3, [pc, #28]	@ (8002b60 <SystemInit+0x68>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b48:	4b04      	ldr	r3, [pc, #16]	@ (8002b5c <SystemInit+0x64>)
 8002b4a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b4e:	609a      	str	r2, [r3, #8]
#endif
}
 8002b50:	bf00      	nop
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	e000ed00 	.word	0xe000ed00
 8002b60:	40021000 	.word	0x40021000

08002b64 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b74:	2b80      	cmp	r3, #128	@ 0x80
 8002b76:	d101      	bne.n	8002b7c <LL_USART_IsActiveFlag_TXE+0x18>
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e000      	b.n	8002b7e <LL_USART_IsActiveFlag_TXE+0x1a>
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
 8002b92:	460b      	mov	r3, r1
 8002b94:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8002b96:	78fb      	ldrb	r3, [r7, #3]
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
	...

08002bac <UART_SendChar>:
  LL_USART_Init(USART2, &USART_InitStruct);
  LL_USART_ConfigAsyncMode(USART2);
  LL_USART_Enable(USART2);
}

void UART_SendChar(char b) {
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	71fb      	strb	r3, [r7, #7]

	while(!LL_USART_IsActiveFlag_TXE(USART2)){};
 8002bb6:	bf00      	nop
 8002bb8:	4807      	ldr	r0, [pc, #28]	@ (8002bd8 <UART_SendChar+0x2c>)
 8002bba:	f7ff ffd3 	bl	8002b64 <LL_USART_IsActiveFlag_TXE>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d0f9      	beq.n	8002bb8 <UART_SendChar+0xc>
	LL_USART_TransmitData8(USART2, (uint8_t) b);
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4803      	ldr	r0, [pc, #12]	@ (8002bd8 <UART_SendChar+0x2c>)
 8002bca:	f7ff ffde 	bl	8002b8a <LL_USART_TransmitData8>
}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40004400 	.word	0x40004400

08002bdc <UART_SendStr>:

void UART_SendStr(char *string) {
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
	for(;(*string) != 0;string++)
 8002be4:	e007      	b.n	8002bf6 <UART_SendStr+0x1a>
	{
		UART_SendChar(* string);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff ffde 	bl	8002bac <UART_SendChar>
	for(;(*string) != 0;string++)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	607b      	str	r3, [r7, #4]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d1f3      	bne.n	8002be6 <UART_SendStr+0xa>
	}
}
 8002bfe:	bf00      	nop
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <UART_SendBufHex>:

void UART_SendBufHex(char *buf, uint16_t bufsize) {
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	char ch;
	for (i = 0; i < bufsize; i++) {
 8002c14:	2300      	movs	r3, #0
 8002c16:	81fb      	strh	r3, [r7, #14]
 8002c18:	e018      	b.n	8002c4c <UART_SendBufHex+0x44>
		ch = *buf++;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	1c5a      	adds	r2, r3, #1
 8002c1e:	607a      	str	r2, [r7, #4]
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	737b      	strb	r3, [r7, #13]
		UART_SendChar(HEX_CHARS[(ch >> 4)   % 0x10]);
 8002c24:	7b7b      	ldrb	r3, [r7, #13]
 8002c26:	091b      	lsrs	r3, r3, #4
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c60 <UART_SendBufHex+0x58>)
 8002c2e:	5c9b      	ldrb	r3, [r3, r2]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ffbb 	bl	8002bac <UART_SendChar>
		UART_SendChar(HEX_CHARS[(ch & 0x0f) % 0x10]);
 8002c36:	7b7b      	ldrb	r3, [r7, #13]
 8002c38:	f003 030f 	and.w	r3, r3, #15
 8002c3c:	4a08      	ldr	r2, [pc, #32]	@ (8002c60 <UART_SendBufHex+0x58>)
 8002c3e:	5cd3      	ldrb	r3, [r2, r3]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff ffb3 	bl	8002bac <UART_SendChar>
	for (i = 0; i < bufsize; i++) {
 8002c46:	89fb      	ldrh	r3, [r7, #14]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	81fb      	strh	r3, [r7, #14]
 8002c4c:	89fa      	ldrh	r2, [r7, #14]
 8002c4e:	887b      	ldrh	r3, [r7, #2]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d3e2      	bcc.n	8002c1a <UART_SendBufHex+0x12>
	}
}
 8002c54:	bf00      	nop
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	08003778 	.word	0x08003778

08002c64 <UART_SendHex8>:

void UART_SendHex8(uint8_t num) {
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	71fb      	strb	r3, [r7, #7]
	UART_SendChar(HEX_CHARS[(num >> 4)   % 0x10]);
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	091b      	lsrs	r3, r3, #4
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	461a      	mov	r2, r3
 8002c76:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <UART_SendHex8+0x34>)
 8002c78:	5c9b      	ldrb	r3, [r3, r2]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff ff96 	bl	8002bac <UART_SendChar>
	UART_SendChar(HEX_CHARS[(num & 0x0f) % 0x10]);
 8002c80:	79fb      	ldrb	r3, [r7, #7]
 8002c82:	f003 030f 	and.w	r3, r3, #15
 8002c86:	4a04      	ldr	r2, [pc, #16]	@ (8002c98 <UART_SendHex8+0x34>)
 8002c88:	5cd3      	ldrb	r3, [r2, r3]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7ff ff8e 	bl	8002bac <UART_SendChar>
}
 8002c90:	bf00      	nop
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	08003778 	.word	0x08003778

08002c9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002c9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cd4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ca0:	f7ff ff2a 	bl	8002af8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002ca4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002ca6:	e003      	b.n	8002cb0 <LoopCopyDataInit>

08002ca8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002caa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002cac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002cae:	3104      	adds	r1, #4

08002cb0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002cb0:	480a      	ldr	r0, [pc, #40]	@ (8002cdc <LoopForever+0xa>)
	ldr	r3, =_edata
 8002cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002cb4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002cb6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002cb8:	d3f6      	bcc.n	8002ca8 <CopyDataInit>
	ldr	r2, =_sbss
 8002cba:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002cbc:	e002      	b.n	8002cc4 <LoopFillZerobss>

08002cbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002cbe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002cc0:	f842 3b04 	str.w	r3, [r2], #4

08002cc4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002cc4:	4b08      	ldr	r3, [pc, #32]	@ (8002ce8 <LoopForever+0x16>)
	cmp	r2, r3
 8002cc6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002cc8:	d3f9      	bcc.n	8002cbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cca:	f000 fca7 	bl	800361c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cce:	f7fe feab 	bl	8001a28 <main>

08002cd2 <LoopForever>:

LoopForever:
    b LoopForever
 8002cd2:	e7fe      	b.n	8002cd2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002cd4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002cd8:	080037b4 	.word	0x080037b4
	ldr	r0, =_sdata
 8002cdc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002ce0:	20000034 	.word	0x20000034
	ldr	r2, =_sbss
 8002ce4:	20000034 	.word	0x20000034
	ldr	r3, = _ebss
 8002ce8:	20000080 	.word	0x20000080

08002cec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002cec:	e7fe      	b.n	8002cec <ADC1_2_IRQHandler>
	...

08002cf0 <LL_EXTI_EnableIT_0_31>:
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002cf8:	4b05      	ldr	r3, [pc, #20]	@ (8002d10 <LL_EXTI_EnableIT_0_31+0x20>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	4904      	ldr	r1, [pc, #16]	@ (8002d10 <LL_EXTI_EnableIT_0_31+0x20>)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	600b      	str	r3, [r1, #0]
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	40010400 	.word	0x40010400

08002d14 <LL_EXTI_EnableIT_32_63>:
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002d1c:	4b05      	ldr	r3, [pc, #20]	@ (8002d34 <LL_EXTI_EnableIT_32_63+0x20>)
 8002d1e:	6a1a      	ldr	r2, [r3, #32]
 8002d20:	4904      	ldr	r1, [pc, #16]	@ (8002d34 <LL_EXTI_EnableIT_32_63+0x20>)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	620b      	str	r3, [r1, #32]
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	40010400 	.word	0x40010400

08002d38 <LL_EXTI_DisableIT_0_31>:
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002d40:	4b06      	ldr	r3, [pc, #24]	@ (8002d5c <LL_EXTI_DisableIT_0_31+0x24>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	43db      	mvns	r3, r3
 8002d48:	4904      	ldr	r1, [pc, #16]	@ (8002d5c <LL_EXTI_DisableIT_0_31+0x24>)
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	600b      	str	r3, [r1, #0]
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	40010400 	.word	0x40010400

08002d60 <LL_EXTI_DisableIT_32_63>:
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8002d68:	4b06      	ldr	r3, [pc, #24]	@ (8002d84 <LL_EXTI_DisableIT_32_63+0x24>)
 8002d6a:	6a1a      	ldr	r2, [r3, #32]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	4904      	ldr	r1, [pc, #16]	@ (8002d84 <LL_EXTI_DisableIT_32_63+0x24>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	620b      	str	r3, [r1, #32]
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	40010400 	.word	0x40010400

08002d88 <LL_EXTI_EnableEvent_0_31>:
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8002d90:	4b05      	ldr	r3, [pc, #20]	@ (8002da8 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	4904      	ldr	r1, [pc, #16]	@ (8002da8 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	604b      	str	r3, [r1, #4]
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	40010400 	.word	0x40010400

08002dac <LL_EXTI_EnableEvent_32_63>:
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8002db4:	4b05      	ldr	r3, [pc, #20]	@ (8002dcc <LL_EXTI_EnableEvent_32_63+0x20>)
 8002db6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002db8:	4904      	ldr	r1, [pc, #16]	@ (8002dcc <LL_EXTI_EnableEvent_32_63+0x20>)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	40010400 	.word	0x40010400

08002dd0 <LL_EXTI_DisableEvent_0_31>:
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002dd8:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002dda:	685a      	ldr	r2, [r3, #4]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	43db      	mvns	r3, r3
 8002de0:	4904      	ldr	r1, [pc, #16]	@ (8002df4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002de2:	4013      	ands	r3, r2
 8002de4:	604b      	str	r3, [r1, #4]
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	40010400 	.word	0x40010400

08002df8 <LL_EXTI_DisableEvent_32_63>:
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8002e00:	4b06      	ldr	r3, [pc, #24]	@ (8002e1c <LL_EXTI_DisableEvent_32_63+0x24>)
 8002e02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	43db      	mvns	r3, r3
 8002e08:	4904      	ldr	r1, [pc, #16]	@ (8002e1c <LL_EXTI_DisableEvent_32_63+0x24>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	40010400 	.word	0x40010400

08002e20 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002e28:	4b05      	ldr	r3, [pc, #20]	@ (8002e40 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	4904      	ldr	r1, [pc, #16]	@ (8002e40 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	608b      	str	r3, [r1, #8]
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr
 8002e40:	40010400 	.word	0x40010400

08002e44 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8002e4c:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8002e4e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e50:	4904      	ldr	r1, [pc, #16]	@ (8002e64 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr
 8002e64:	40010400 	.word	0x40010400

08002e68 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8002e70:	4b06      	ldr	r3, [pc, #24]	@ (8002e8c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	4904      	ldr	r1, [pc, #16]	@ (8002e8c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	608b      	str	r3, [r1, #8]
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	40010400 	.word	0x40010400

08002e90 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002e98:	4b06      	ldr	r3, [pc, #24]	@ (8002eb4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002e9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	43db      	mvns	r3, r3
 8002ea0:	4904      	ldr	r1, [pc, #16]	@ (8002eb4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	40010400 	.word	0x40010400

08002eb8 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8002ec0:	4b05      	ldr	r3, [pc, #20]	@ (8002ed8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	4904      	ldr	r1, [pc, #16]	@ (8002ed8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	60cb      	str	r3, [r1, #12]
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	40010400 	.word	0x40010400

08002edc <LL_EXTI_EnableFallingTrig_32_63>:
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8002ee4:	4b05      	ldr	r3, [pc, #20]	@ (8002efc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8002ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee8:	4904      	ldr	r1, [pc, #16]	@ (8002efc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	40010400 	.word	0x40010400

08002f00 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8002f08:	4b06      	ldr	r3, [pc, #24]	@ (8002f24 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	4904      	ldr	r1, [pc, #16]	@ (8002f24 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002f12:	4013      	ands	r3, r2
 8002f14:	60cb      	str	r3, [r1, #12]
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	40010400 	.word	0x40010400

08002f28 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8002f30:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	43db      	mvns	r3, r3
 8002f38:	4904      	ldr	r1, [pc, #16]	@ (8002f4c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	40010400 	.word	0x40010400

08002f50 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	7a1b      	ldrb	r3, [r3, #8]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 80d0 	beq.w	8003106 <LL_EXTI_Init+0x1b6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d063      	beq.n	8003036 <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	7a5b      	ldrb	r3, [r3, #9]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d01c      	beq.n	8002fb0 <LL_EXTI_Init+0x60>
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	dc25      	bgt.n	8002fc6 <LL_EXTI_Init+0x76>
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d002      	beq.n	8002f84 <LL_EXTI_Init+0x34>
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d00b      	beq.n	8002f9a <LL_EXTI_Init+0x4a>
 8002f82:	e020      	b.n	8002fc6 <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff ff21 	bl	8002dd0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7ff feac 	bl	8002cf0 <LL_EXTI_EnableIT_0_31>
          break;
 8002f98:	e018      	b.n	8002fcc <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7ff feca 	bl	8002d38 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7ff feed 	bl	8002d88 <LL_EXTI_EnableEvent_0_31>
          break;
 8002fae:	e00d      	b.n	8002fcc <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fe9b 	bl	8002cf0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7ff fee2 	bl	8002d88 <LL_EXTI_EnableEvent_0_31>
          break;
 8002fc4:	e002      	b.n	8002fcc <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	60fb      	str	r3, [r7, #12]
          break;
 8002fca:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	7a9b      	ldrb	r3, [r3, #10]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d030      	beq.n	8003036 <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	7a9b      	ldrb	r3, [r3, #10]
 8002fd8:	2b03      	cmp	r3, #3
 8002fda:	d01c      	beq.n	8003016 <LL_EXTI_Init+0xc6>
 8002fdc:	2b03      	cmp	r3, #3
 8002fde:	dc25      	bgt.n	800302c <LL_EXTI_Init+0xdc>
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d002      	beq.n	8002fea <LL_EXTI_Init+0x9a>
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d00b      	beq.n	8003000 <LL_EXTI_Init+0xb0>
 8002fe8:	e020      	b.n	800302c <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff ff86 	bl	8002f00 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff ff11 	bl	8002e20 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002ffe:	e01a      	b.n	8003036 <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff ff2f 	bl	8002e68 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4618      	mov	r0, r3
 8003010:	f7ff ff52 	bl	8002eb8 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003014:	e00f      	b.n	8003036 <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4618      	mov	r0, r3
 800301c:	f7ff ff00 	bl	8002e20 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff ff47 	bl	8002eb8 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800302a:	e004      	b.n	8003036 <LL_EXTI_Init+0xe6>
          default:
            status |= 0x02u;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f043 0302 	orr.w	r3, r3, #2
 8003032:	60fb      	str	r3, [r7, #12]
            break;
 8003034:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d077      	beq.n	800312e <LL_EXTI_Init+0x1de>
    {
      switch (EXTI_InitStruct->Mode)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	7a5b      	ldrb	r3, [r3, #9]
 8003042:	2b02      	cmp	r3, #2
 8003044:	d01c      	beq.n	8003080 <LL_EXTI_Init+0x130>
 8003046:	2b02      	cmp	r3, #2
 8003048:	dc25      	bgt.n	8003096 <LL_EXTI_Init+0x146>
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <LL_EXTI_Init+0x104>
 800304e:	2b01      	cmp	r3, #1
 8003050:	d00b      	beq.n	800306a <LL_EXTI_Init+0x11a>
 8003052:	e020      	b.n	8003096 <LL_EXTI_Init+0x146>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff fecd 	bl	8002df8 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff fe56 	bl	8002d14 <LL_EXTI_EnableIT_32_63>
          break;
 8003068:	e01a      	b.n	80030a0 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff fe76 	bl	8002d60 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff fe97 	bl	8002dac <LL_EXTI_EnableEvent_32_63>
          break;
 800307e:	e00f      	b.n	80030a0 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff fe45 	bl	8002d14 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff fe8c 	bl	8002dac <LL_EXTI_EnableEvent_32_63>
          break;
 8003094:	e004      	b.n	80030a0 <LL_EXTI_Init+0x150>
        default:
          status |= 0x04u;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f043 0304 	orr.w	r3, r3, #4
 800309c:	60fb      	str	r3, [r7, #12]
          break;
 800309e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	7a9b      	ldrb	r3, [r3, #10]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d042      	beq.n	800312e <LL_EXTI_Init+0x1de>
      {
        switch (EXTI_InitStruct->Trigger)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	7a9b      	ldrb	r3, [r3, #10]
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	d01c      	beq.n	80030ea <LL_EXTI_Init+0x19a>
 80030b0:	2b03      	cmp	r3, #3
 80030b2:	dc25      	bgt.n	8003100 <LL_EXTI_Init+0x1b0>
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d002      	beq.n	80030be <LL_EXTI_Init+0x16e>
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d00b      	beq.n	80030d4 <LL_EXTI_Init+0x184>
 80030bc:	e020      	b.n	8003100 <LL_EXTI_Init+0x1b0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7ff ff30 	bl	8002f28 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff feb9 	bl	8002e44 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 80030d2:	e02c      	b.n	800312e <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	4618      	mov	r0, r3
 80030da:	f7ff fed9 	bl	8002e90 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff fefa 	bl	8002edc <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80030e8:	e021      	b.n	800312e <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff fea8 	bl	8002e44 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff feef 	bl	8002edc <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80030fe:	e016      	b.n	800312e <LL_EXTI_Init+0x1de>
          default:
            status = ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	60fb      	str	r3, [r7, #12]
            break;
 8003104:	e013      	b.n	800312e <LL_EXTI_Init+0x1de>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff fe14 	bl	8002d38 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff fe5b 	bl	8002dd0 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff fe1e 	bl	8002d60 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	4618      	mov	r0, r3
 800312a:	f7ff fe65 	bl	8002df8 <LL_EXTI_DisableEvent_32_63>
  }

  return status;
 800312e:	68fb      	ldr	r3, [r7, #12]
}
 8003130:	4618      	mov	r0, r3
 8003132:	3710      	adds	r7, #16
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <LL_GPIO_SetPinMode>:
{
 8003138:	b480      	push	{r7}
 800313a:	b08b      	sub	sp, #44	@ 0x2c
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	fa93 f3a3 	rbit	r3, r3
 8003152:	613b      	str	r3, [r7, #16]
  return result;
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800315e:	2320      	movs	r3, #32
 8003160:	e003      	b.n	800316a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	fab3 f383 	clz	r3, r3
 8003168:	b2db      	uxtb	r3, r3
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	2103      	movs	r1, #3
 800316e:	fa01 f303 	lsl.w	r3, r1, r3
 8003172:	43db      	mvns	r3, r3
 8003174:	401a      	ands	r2, r3
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317a:	6a3b      	ldr	r3, [r7, #32]
 800317c:	fa93 f3a3 	rbit	r3, r3
 8003180:	61fb      	str	r3, [r7, #28]
  return result;
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003188:	2b00      	cmp	r3, #0
 800318a:	d101      	bne.n	8003190 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800318c:	2320      	movs	r3, #32
 800318e:	e003      	b.n	8003198 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8003190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003192:	fab3 f383 	clz	r3, r3
 8003196:	b2db      	uxtb	r3, r3
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	fa01 f303 	lsl.w	r3, r1, r3
 80031a0:	431a      	orrs	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	601a      	str	r2, [r3, #0]
}
 80031a6:	bf00      	nop
 80031a8:	372c      	adds	r7, #44	@ 0x2c
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <LL_GPIO_SetPinOutputType>:
{
 80031b2:	b480      	push	{r7}
 80031b4:	b085      	sub	sp, #20
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	60f8      	str	r0, [r7, #12]
 80031ba:	60b9      	str	r1, [r7, #8]
 80031bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	43db      	mvns	r3, r3
 80031c6:	401a      	ands	r2, r3
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	6879      	ldr	r1, [r7, #4]
 80031cc:	fb01 f303 	mul.w	r3, r1, r3
 80031d0:	431a      	orrs	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	605a      	str	r2, [r3, #4]
}
 80031d6:	bf00      	nop
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr

080031e2 <LL_GPIO_SetPinSpeed>:
{
 80031e2:	b480      	push	{r7}
 80031e4:	b08b      	sub	sp, #44	@ 0x2c
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	60f8      	str	r0, [r7, #12]
 80031ea:	60b9      	str	r1, [r7, #8]
 80031ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	fa93 f3a3 	rbit	r3, r3
 80031fc:	613b      	str	r3, [r7, #16]
  return result;
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8003208:	2320      	movs	r3, #32
 800320a:	e003      	b.n	8003214 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	fab3 f383 	clz	r3, r3
 8003212:	b2db      	uxtb	r3, r3
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	2103      	movs	r1, #3
 8003218:	fa01 f303 	lsl.w	r3, r1, r3
 800321c:	43db      	mvns	r3, r3
 800321e:	401a      	ands	r2, r3
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	fa93 f3a3 	rbit	r3, r3
 800322a:	61fb      	str	r3, [r7, #28]
  return result;
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8003236:	2320      	movs	r3, #32
 8003238:	e003      	b.n	8003242 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800323a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323c:	fab3 f383 	clz	r3, r3
 8003240:	b2db      	uxtb	r3, r3
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	6879      	ldr	r1, [r7, #4]
 8003246:	fa01 f303 	lsl.w	r3, r1, r3
 800324a:	431a      	orrs	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	609a      	str	r2, [r3, #8]
}
 8003250:	bf00      	nop
 8003252:	372c      	adds	r7, #44	@ 0x2c
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <LL_GPIO_SetPinPull>:
{
 800325c:	b480      	push	{r7}
 800325e:	b08b      	sub	sp, #44	@ 0x2c
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	68da      	ldr	r2, [r3, #12]
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	fa93 f3a3 	rbit	r3, r3
 8003276:	613b      	str	r3, [r7, #16]
  return result;
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8003282:	2320      	movs	r3, #32
 8003284:	e003      	b.n	800328e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	fab3 f383 	clz	r3, r3
 800328c:	b2db      	uxtb	r3, r3
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	2103      	movs	r1, #3
 8003292:	fa01 f303 	lsl.w	r3, r1, r3
 8003296:	43db      	mvns	r3, r3
 8003298:	401a      	ands	r2, r3
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329e:	6a3b      	ldr	r3, [r7, #32]
 80032a0:	fa93 f3a3 	rbit	r3, r3
 80032a4:	61fb      	str	r3, [r7, #28]
  return result;
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80032b0:	2320      	movs	r3, #32
 80032b2:	e003      	b.n	80032bc <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80032b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b6:	fab3 f383 	clz	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	6879      	ldr	r1, [r7, #4]
 80032c0:	fa01 f303 	lsl.w	r3, r1, r3
 80032c4:	431a      	orrs	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	60da      	str	r2, [r3, #12]
}
 80032ca:	bf00      	nop
 80032cc:	372c      	adds	r7, #44	@ 0x2c
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr

080032d6 <LL_GPIO_SetAFPin_0_7>:
{
 80032d6:	b480      	push	{r7}
 80032d8:	b08b      	sub	sp, #44	@ 0x2c
 80032da:	af00      	add	r7, sp, #0
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6a1a      	ldr	r2, [r3, #32]
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	fa93 f3a3 	rbit	r3, r3
 80032f0:	613b      	str	r3, [r7, #16]
  return result;
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d101      	bne.n	8003300 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80032fc:	2320      	movs	r3, #32
 80032fe:	e003      	b.n	8003308 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	fab3 f383 	clz	r3, r3
 8003306:	b2db      	uxtb	r3, r3
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	210f      	movs	r1, #15
 800330c:	fa01 f303 	lsl.w	r3, r1, r3
 8003310:	43db      	mvns	r3, r3
 8003312:	401a      	ands	r2, r3
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	fa93 f3a3 	rbit	r3, r3
 800331e:	61fb      	str	r3, [r7, #28]
  return result;
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800332a:	2320      	movs	r3, #32
 800332c:	e003      	b.n	8003336 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800332e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003330:	fab3 f383 	clz	r3, r3
 8003334:	b2db      	uxtb	r3, r3
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	fa01 f303 	lsl.w	r3, r1, r3
 800333e:	431a      	orrs	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	621a      	str	r2, [r3, #32]
}
 8003344:	bf00      	nop
 8003346:	372c      	adds	r7, #44	@ 0x2c
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <LL_GPIO_SetAFPin_8_15>:
{
 8003350:	b480      	push	{r7}
 8003352:	b08b      	sub	sp, #44	@ 0x2c
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	0a1b      	lsrs	r3, r3, #8
 8003364:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	fa93 f3a3 	rbit	r3, r3
 800336c:	613b      	str	r3, [r7, #16]
  return result;
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d101      	bne.n	800337c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8003378:	2320      	movs	r3, #32
 800337a:	e003      	b.n	8003384 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	fab3 f383 	clz	r3, r3
 8003382:	b2db      	uxtb	r3, r3
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	210f      	movs	r1, #15
 8003388:	fa01 f303 	lsl.w	r3, r1, r3
 800338c:	43db      	mvns	r3, r3
 800338e:	401a      	ands	r2, r3
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	0a1b      	lsrs	r3, r3, #8
 8003394:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003396:	6a3b      	ldr	r3, [r7, #32]
 8003398:	fa93 f3a3 	rbit	r3, r3
 800339c:	61fb      	str	r3, [r7, #28]
  return result;
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80033a8:	2320      	movs	r3, #32
 80033aa:	e003      	b.n	80033b4 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80033ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ae:	fab3 f383 	clz	r3, r3
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	fa01 f303 	lsl.w	r3, r1, r3
 80033bc:	431a      	orrs	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80033c2:	bf00      	nop
 80033c4:	372c      	adds	r7, #44	@ 0x2c
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr

080033ce <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b088      	sub	sp, #32
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
 80033d6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	fa93 f3a3 	rbit	r3, r3
 80033e4:	60fb      	str	r3, [r7, #12]
  return result;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <LL_GPIO_Init+0x26>
    return 32U;
 80033f0:	2320      	movs	r3, #32
 80033f2:	e003      	b.n	80033fc <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	fab3 f383 	clz	r3, r3
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80033fe:	e040      	b.n	8003482 <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	2101      	movs	r1, #1
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	fa01 f303 	lsl.w	r3, r1, r3
 800340c:	4013      	ands	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d032      	beq.n	800347c <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	461a      	mov	r2, r3
 800341c:	69b9      	ldr	r1, [r7, #24]
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7ff fe8a 	bl	8003138 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2b01      	cmp	r3, #1
 800342a:	d003      	beq.n	8003434 <LL_GPIO_Init+0x66>
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	2b02      	cmp	r3, #2
 8003432:	d106      	bne.n	8003442 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	461a      	mov	r2, r3
 800343a:	69b9      	ldr	r1, [r7, #24]
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f7ff fed0 	bl	80031e2 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	461a      	mov	r2, r3
 8003448:	69b9      	ldr	r1, [r7, #24]
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7ff ff06 	bl	800325c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2b02      	cmp	r3, #2
 8003456:	d111      	bne.n	800347c <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	2bff      	cmp	r3, #255	@ 0xff
 800345c:	d807      	bhi.n	800346e <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	461a      	mov	r2, r3
 8003464:	69b9      	ldr	r1, [r7, #24]
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f7ff ff35 	bl	80032d6 <LL_GPIO_SetAFPin_0_7>
 800346c:	e006      	b.n	800347c <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	461a      	mov	r2, r3
 8003474:	69b9      	ldr	r1, [r7, #24]
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f7ff ff6a 	bl	8003350 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	3301      	adds	r3, #1
 8003480:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	fa22 f303 	lsr.w	r3, r2, r3
 800348c:	2b00      	cmp	r3, #0
 800348e:	d1b7      	bne.n	8003400 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d003      	beq.n	80034a0 <LL_GPIO_Init+0xd2>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2b02      	cmp	r3, #2
 800349e:	d107      	bne.n	80034b0 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	6819      	ldr	r1, [r3, #0]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	461a      	mov	r2, r3
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7ff fe81 	bl	80031b2 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3720      	adds	r7, #32
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <LL_SPI_IsEnabled>:
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ca:	2b40      	cmp	r3, #64	@ 0x40
 80034cc:	d101      	bne.n	80034d2 <LL_SPI_IsEnabled+0x18>
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <LL_SPI_IsEnabled+0x1a>
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <LL_SPI_SetCRCPolynomial>:
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	461a      	mov	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	611a      	str	r2, [r3, #16]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff ffd3 	bl	80034ba <LL_SPI_IsEnabled>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d13b      	bne.n	8003592 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003522:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	6811      	ldr	r1, [r2, #0]
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	6852      	ldr	r2, [r2, #4]
 800352e:	4311      	orrs	r1, r2
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	68d2      	ldr	r2, [r2, #12]
 8003534:	4311      	orrs	r1, r2
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	6912      	ldr	r2, [r2, #16]
 800353a:	4311      	orrs	r1, r2
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	6952      	ldr	r2, [r2, #20]
 8003540:	4311      	orrs	r1, r2
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	6992      	ldr	r2, [r2, #24]
 8003546:	4311      	orrs	r1, r2
 8003548:	683a      	ldr	r2, [r7, #0]
 800354a:	69d2      	ldr	r2, [r2, #28]
 800354c:	4311      	orrs	r1, r2
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	6a12      	ldr	r2, [r2, #32]
 8003552:	430a      	orrs	r2, r1
 8003554:	431a      	orrs	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003562:	f023 0304 	bic.w	r3, r3, #4
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	6891      	ldr	r1, [r2, #8]
 800356a:	683a      	ldr	r2, [r7, #0]
 800356c:	6952      	ldr	r2, [r2, #20]
 800356e:	0c12      	lsrs	r2, r2, #16
 8003570:	430a      	orrs	r2, r1
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	6a1b      	ldr	r3, [r3, #32]
 800357c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003580:	d105      	bne.n	800358e <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003586:	4619      	mov	r1, r3
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f7ff ffa9 	bl	80034e0 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800358e:	2300      	movs	r3, #0
 8003590:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003592:	7bfb      	ldrb	r3, [r7, #15]
}
 8003594:	4618      	mov	r0, r3
 8003596:	3710      	adds	r7, #16
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80035a4:	4b10      	ldr	r3, [pc, #64]	@ (80035e8 <LL_mDelay+0x4c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80035ae:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b6:	d00c      	beq.n	80035d2 <LL_mDelay+0x36>
  {
    tmpDelay++;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	3301      	adds	r3, #1
 80035bc:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 80035be:	e008      	b.n	80035d2 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80035c0:	4b09      	ldr	r3, [pc, #36]	@ (80035e8 <LL_mDelay+0x4c>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d002      	beq.n	80035d2 <LL_mDelay+0x36>
    {
      tmpDelay--;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d1f3      	bne.n	80035c0 <LL_mDelay+0x24>
    }
  }
}
 80035d8:	bf00      	nop
 80035da:	bf00      	nop
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	e000e010 	.word	0xe000e010

080035ec <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80035f4:	4a04      	ldr	r2, [pc, #16]	@ (8003608 <LL_SetSystemCoreClock+0x1c>)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6013      	str	r3, [r2, #0]
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	20000030 	.word	0x20000030

0800360c <memset>:
 800360c:	4402      	add	r2, r0
 800360e:	4603      	mov	r3, r0
 8003610:	4293      	cmp	r3, r2
 8003612:	d100      	bne.n	8003616 <memset+0xa>
 8003614:	4770      	bx	lr
 8003616:	f803 1b01 	strb.w	r1, [r3], #1
 800361a:	e7f9      	b.n	8003610 <memset+0x4>

0800361c <__libc_init_array>:
 800361c:	b570      	push	{r4, r5, r6, lr}
 800361e:	4d0d      	ldr	r5, [pc, #52]	@ (8003654 <__libc_init_array+0x38>)
 8003620:	4c0d      	ldr	r4, [pc, #52]	@ (8003658 <__libc_init_array+0x3c>)
 8003622:	1b64      	subs	r4, r4, r5
 8003624:	10a4      	asrs	r4, r4, #2
 8003626:	2600      	movs	r6, #0
 8003628:	42a6      	cmp	r6, r4
 800362a:	d109      	bne.n	8003640 <__libc_init_array+0x24>
 800362c:	4d0b      	ldr	r5, [pc, #44]	@ (800365c <__libc_init_array+0x40>)
 800362e:	4c0c      	ldr	r4, [pc, #48]	@ (8003660 <__libc_init_array+0x44>)
 8003630:	f000 f818 	bl	8003664 <_init>
 8003634:	1b64      	subs	r4, r4, r5
 8003636:	10a4      	asrs	r4, r4, #2
 8003638:	2600      	movs	r6, #0
 800363a:	42a6      	cmp	r6, r4
 800363c:	d105      	bne.n	800364a <__libc_init_array+0x2e>
 800363e:	bd70      	pop	{r4, r5, r6, pc}
 8003640:	f855 3b04 	ldr.w	r3, [r5], #4
 8003644:	4798      	blx	r3
 8003646:	3601      	adds	r6, #1
 8003648:	e7ee      	b.n	8003628 <__libc_init_array+0xc>
 800364a:	f855 3b04 	ldr.w	r3, [r5], #4
 800364e:	4798      	blx	r3
 8003650:	3601      	adds	r6, #1
 8003652:	e7f2      	b.n	800363a <__libc_init_array+0x1e>
 8003654:	080037ac 	.word	0x080037ac
 8003658:	080037ac 	.word	0x080037ac
 800365c:	080037ac 	.word	0x080037ac
 8003660:	080037b0 	.word	0x080037b0

08003664 <_init>:
 8003664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003666:	bf00      	nop
 8003668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800366a:	bc08      	pop	{r3}
 800366c:	469e      	mov	lr, r3
 800366e:	4770      	bx	lr

08003670 <_fini>:
 8003670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003672:	bf00      	nop
 8003674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003676:	bc08      	pop	{r3}
 8003678:	469e      	mov	lr, r3
 800367a:	4770      	bx	lr
