Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Wed Nov 17 23:54:14 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ModuloAlarmaTP2_impl_1.twr ModuloAlarmaTP2_impl_1.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i1_4_lut/Z	->	i1_4_lut_adj_45/Z

++++ Loop2
i280_4_lut/A	->	i280_4_lut/Z

++++ Loop3
i282_4_lut/A	->	i282_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 65.7297%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i31/D           |99977.553 ns 
STATE_OUT/serial/counter_i30/D           |99978.004 ns 
STATE_OUT/serial/counter_i29/D           |99978.348 ns 
STATE_OUT/serial/counter_i28/D           |99978.560 ns 
STATE_OUT/serial/counter_i27/D           |99978.838 ns 
STATE_OUT/serial/status_out/D            |99979.008 ns 
STATE_OUT/serial/counter_i26/D           |99979.182 ns 
STATE_OUT/serial/counter_i25/D           |99979.460 ns 
STATE_OUT/serial/counter_i24/D           |99979.791 ns 
STATE_OUT/serial/counter_i23/D           |99979.949 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/aux_i2/D                |    1.719 ns 
STATE_OUT/serial/counter_i4/D            |    1.719 ns 
STATE_OUT/serial/counter_i16/D           |    1.719 ns 
STATE_OUT/serial/counter_i21/D           |    1.719 ns 
STATE_OUT/serial/counter_i26/D           |    1.719 ns 
STATE_OUT/serial/counter_i0/D            |    1.719 ns 
STATE_OUT/cont_119__i2/D                 |    1.719 ns 
STATE_OUT/cont_119__i3/D                 |    1.719 ns 
STATE_OUT/cont_119__i1/D                 |    1.719 ns 
STATE_OUT/serial/counter_i30/D           |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
STATUS_SEND                             |                    output
SERCLK_OUT                              |                    output
Sreg[1]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
Keyboard/counter_121__i31               |                  No Clock
Keyboard/counter_121__i7                |                  No Clock
Keyboard/counter_121__i9                |                  No Clock
Keyboard/counter_121__i29               |                  No Clock
Keyboard/counter_121__i11               |                  No Clock
Keyboard/counter_121__i3                |                  No Clock
Keyboard/counter_121__i25               |                  No Clock
Keyboard/counter_121__i5                |                  No Clock
Keyboard/counter_121__i27               |                  No Clock
Keyboard/counter_121__i1                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       146
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i3/Q  (SLICE_R14C18C)
Path End         : STATE_OUT/serial/counter_i31/D  (SLICE_R15C22D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 32
Delay Ratio      : 52.2% (route), 47.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99977.553 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i3/CK->STATE_OUT/serial/counter_i3/Q
                                          SLICE_R14C18C   CLK_TO_Q0_DELAY      1.391         6.901  2       
STATE_OUT/serial/counter[3]                               NET DELAY            2.954         9.855  2       
STATE_OUT/i1_2_lut_adj_44/B->STATE_OUT/i1_2_lut_adj_44/Z
                                          SLICE_R12C19D   D0_TO_F0_DELAY       0.450        10.305  1       
STATE_OUT/serial/counter_31__N_120[3]                     NET DELAY            3.603        13.908  1       
STATE_OUT/serial/sub_11_add_2_add_5_5/B0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R15C18C   B0_TO_COUT0_DELAY    0.358        14.266  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        14.266  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R15C18C   CIN1_TO_COUT1_DELAY  0.278        14.544  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        14.544  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R15C18D   CIN0_TO_COUT0_DELAY  0.278        14.822  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        14.822  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R15C18D   CIN1_TO_COUT1_DELAY  0.278        15.100  2       
STATE_OUT/serial/n772                                     NET DELAY            0.556        15.656  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R15C19A   CIN0_TO_COUT0_DELAY  0.278        15.934  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        15.934  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R15C19A   CIN1_TO_COUT1_DELAY  0.278        16.212  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        16.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R15C19B   CIN0_TO_COUT0_DELAY  0.278        16.490  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        16.490  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R15C19B   CIN1_TO_COUT1_DELAY  0.278        16.768  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        16.768  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R15C19C   CIN0_TO_COUT0_DELAY  0.278        17.046  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        17.046  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R15C19C   CIN1_TO_COUT1_DELAY  0.278        17.324  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        17.324  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R15C19D   CIN0_TO_COUT0_DELAY  0.278        17.602  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        17.602  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R15C19D   CIN1_TO_COUT1_DELAY  0.278        17.880  2       
STATE_OUT/serial/n780                                     NET DELAY            0.556        18.436  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R15C20A   CIN0_TO_COUT0_DELAY  0.278        18.714  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        18.714  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R15C20A   CIN1_TO_COUT1_DELAY  0.278        18.992  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        18.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R15C20B   CIN0_TO_COUT0_DELAY  0.278        19.270  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        19.270  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R15C20B   CIN1_TO_COUT1_DELAY  0.278        19.548  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        19.548  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R15C20C   CIN0_TO_COUT0_DELAY  0.278        19.826  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        19.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R15C20C   CIN1_TO_COUT1_DELAY  0.278        20.104  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        20.104  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R15C20D   CIN0_TO_COUT0_DELAY  0.278        20.382  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        20.382  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R15C20D   CIN1_TO_COUT1_DELAY  0.278        20.660  2       
STATE_OUT/serial/n788                                     NET DELAY            0.556        21.216  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R15C21A   CIN0_TO_COUT0_DELAY  0.278        21.494  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        21.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R15C21A   CIN1_TO_COUT1_DELAY  0.278        21.772  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        21.772  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R15C21B   CIN0_TO_COUT0_DELAY  0.278        22.050  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        22.050  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R15C21B   CIN1_TO_COUT1_DELAY  0.278        22.328  2       
STATE_OUT/serial/n792                                     NET DELAY            0.000        22.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R15C21C   CIN0_TO_COUT0_DELAY  0.278        22.606  2       
STATE_OUT/serial/n2239                                    NET DELAY            0.000        22.606  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R15C21C   CIN1_TO_COUT1_DELAY  0.278        22.884  2       
STATE_OUT/serial/n794                                     NET DELAY            0.000        22.884  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE_R15C21D   CIN0_TO_COUT0_DELAY  0.278        23.162  2       
STATE_OUT/serial/n2242                                    NET DELAY            0.000        23.162  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI1->STATE_OUT/serial/sub_11_add_2_add_5_31/CO1
                                          SLICE_R15C21D   CIN1_TO_COUT1_DELAY  0.278        23.440  2       
STATE_OUT/serial/n796                                     NET DELAY            1.219        24.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_33/D0->STATE_OUT/serial/sub_11_add_2_add_5_33/S0
                                          SLICE_R15C22A   D0_TO_F0_DELAY       0.450        25.109  1       
STATE_OUT/serial/counter_31__N_152[31]                    NET DELAY            2.172        27.281  1       
STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/Z
                                          SLICE_R15C22D   D0_TO_F0_DELAY       0.477        27.758  1       
STATE_OUT/serial/counter_31__N_83[31] ( DI0 )
                                                          NET DELAY            0.000        27.758  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -27.758  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99977.553  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i3/Q  (SLICE_R14C18C)
Path End         : STATE_OUT/serial/counter_i30/D  (SLICE_R15C22D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 31
Delay Ratio      : 52.5% (route), 47.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.004 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i3/CK->STATE_OUT/serial/counter_i3/Q
                                          SLICE_R14C18C   CLK_TO_Q0_DELAY      1.391         6.901  2       
STATE_OUT/serial/counter[3]                               NET DELAY            2.954         9.855  2       
STATE_OUT/i1_2_lut_adj_44/B->STATE_OUT/i1_2_lut_adj_44/Z
                                          SLICE_R12C19D   D0_TO_F0_DELAY       0.450        10.305  1       
STATE_OUT/serial/counter_31__N_120[3]                     NET DELAY            3.603        13.908  1       
STATE_OUT/serial/sub_11_add_2_add_5_5/B0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R15C18C   B0_TO_COUT0_DELAY    0.358        14.266  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        14.266  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R15C18C   CIN1_TO_COUT1_DELAY  0.278        14.544  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        14.544  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R15C18D   CIN0_TO_COUT0_DELAY  0.278        14.822  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        14.822  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R15C18D   CIN1_TO_COUT1_DELAY  0.278        15.100  2       
STATE_OUT/serial/n772                                     NET DELAY            0.556        15.656  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R15C19A   CIN0_TO_COUT0_DELAY  0.278        15.934  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        15.934  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R15C19A   CIN1_TO_COUT1_DELAY  0.278        16.212  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        16.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R15C19B   CIN0_TO_COUT0_DELAY  0.278        16.490  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        16.490  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R15C19B   CIN1_TO_COUT1_DELAY  0.278        16.768  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        16.768  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R15C19C   CIN0_TO_COUT0_DELAY  0.278        17.046  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        17.046  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R15C19C   CIN1_TO_COUT1_DELAY  0.278        17.324  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        17.324  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R15C19D   CIN0_TO_COUT0_DELAY  0.278        17.602  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        17.602  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R15C19D   CIN1_TO_COUT1_DELAY  0.278        17.880  2       
STATE_OUT/serial/n780                                     NET DELAY            0.556        18.436  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R15C20A   CIN0_TO_COUT0_DELAY  0.278        18.714  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        18.714  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R15C20A   CIN1_TO_COUT1_DELAY  0.278        18.992  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        18.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R15C20B   CIN0_TO_COUT0_DELAY  0.278        19.270  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        19.270  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R15C20B   CIN1_TO_COUT1_DELAY  0.278        19.548  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        19.548  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R15C20C   CIN0_TO_COUT0_DELAY  0.278        19.826  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        19.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R15C20C   CIN1_TO_COUT1_DELAY  0.278        20.104  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        20.104  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R15C20D   CIN0_TO_COUT0_DELAY  0.278        20.382  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        20.382  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R15C20D   CIN1_TO_COUT1_DELAY  0.278        20.660  2       
STATE_OUT/serial/n788                                     NET DELAY            0.556        21.216  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R15C21A   CIN0_TO_COUT0_DELAY  0.278        21.494  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        21.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R15C21A   CIN1_TO_COUT1_DELAY  0.278        21.772  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        21.772  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R15C21B   CIN0_TO_COUT0_DELAY  0.278        22.050  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        22.050  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R15C21B   CIN1_TO_COUT1_DELAY  0.278        22.328  2       
STATE_OUT/serial/n792                                     NET DELAY            0.000        22.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R15C21C   CIN0_TO_COUT0_DELAY  0.278        22.606  2       
STATE_OUT/serial/n2239                                    NET DELAY            0.000        22.606  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R15C21C   CIN1_TO_COUT1_DELAY  0.278        22.884  2       
STATE_OUT/serial/n794                                     NET DELAY            0.000        22.884  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE_R15C21D   CIN0_TO_COUT0_DELAY  0.278        23.162  2       
STATE_OUT/serial/n2242                                    NET DELAY            0.662        23.824  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D1->STATE_OUT/serial/sub_11_add_2_add_5_31/S1
                                          SLICE_R15C21D   D1_TO_F1_DELAY       0.450        24.274  1       
STATE_OUT/serial/counter_31__N_152[30]                    NET DELAY            2.556        26.830  1       
STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/Z
                                          SLICE_R15C22D   A1_TO_F1_DELAY       0.477        27.307  1       
STATE_OUT/serial/counter_31__N_83[30] ( DI1 )
                                                          NET DELAY            0.000        27.307  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -27.307  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.004  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i3/Q  (SLICE_R14C18C)
Path End         : STATE_OUT/serial/counter_i29/D  (SLICE_R14C21A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 30
Delay Ratio      : 53.0% (route), 47.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.348 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i3/CK->STATE_OUT/serial/counter_i3/Q
                                          SLICE_R14C18C   CLK_TO_Q0_DELAY      1.391         6.901  2       
STATE_OUT/serial/counter[3]                               NET DELAY            2.954         9.855  2       
STATE_OUT/i1_2_lut_adj_44/B->STATE_OUT/i1_2_lut_adj_44/Z
                                          SLICE_R12C19D   D0_TO_F0_DELAY       0.450        10.305  1       
STATE_OUT/serial/counter_31__N_120[3]                     NET DELAY            3.603        13.908  1       
STATE_OUT/serial/sub_11_add_2_add_5_5/B0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R15C18C   B0_TO_COUT0_DELAY    0.358        14.266  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        14.266  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R15C18C   CIN1_TO_COUT1_DELAY  0.278        14.544  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        14.544  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R15C18D   CIN0_TO_COUT0_DELAY  0.278        14.822  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        14.822  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R15C18D   CIN1_TO_COUT1_DELAY  0.278        15.100  2       
STATE_OUT/serial/n772                                     NET DELAY            0.556        15.656  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R15C19A   CIN0_TO_COUT0_DELAY  0.278        15.934  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        15.934  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R15C19A   CIN1_TO_COUT1_DELAY  0.278        16.212  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        16.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R15C19B   CIN0_TO_COUT0_DELAY  0.278        16.490  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        16.490  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R15C19B   CIN1_TO_COUT1_DELAY  0.278        16.768  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        16.768  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R15C19C   CIN0_TO_COUT0_DELAY  0.278        17.046  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        17.046  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R15C19C   CIN1_TO_COUT1_DELAY  0.278        17.324  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        17.324  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R15C19D   CIN0_TO_COUT0_DELAY  0.278        17.602  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        17.602  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R15C19D   CIN1_TO_COUT1_DELAY  0.278        17.880  2       
STATE_OUT/serial/n780                                     NET DELAY            0.556        18.436  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R15C20A   CIN0_TO_COUT0_DELAY  0.278        18.714  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        18.714  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R15C20A   CIN1_TO_COUT1_DELAY  0.278        18.992  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        18.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R15C20B   CIN0_TO_COUT0_DELAY  0.278        19.270  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        19.270  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R15C20B   CIN1_TO_COUT1_DELAY  0.278        19.548  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        19.548  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R15C20C   CIN0_TO_COUT0_DELAY  0.278        19.826  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        19.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R15C20C   CIN1_TO_COUT1_DELAY  0.278        20.104  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        20.104  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R15C20D   CIN0_TO_COUT0_DELAY  0.278        20.382  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        20.382  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R15C20D   CIN1_TO_COUT1_DELAY  0.278        20.660  2       
STATE_OUT/serial/n788                                     NET DELAY            0.556        21.216  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R15C21A   CIN0_TO_COUT0_DELAY  0.278        21.494  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        21.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R15C21A   CIN1_TO_COUT1_DELAY  0.278        21.772  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        21.772  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R15C21B   CIN0_TO_COUT0_DELAY  0.278        22.050  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        22.050  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R15C21B   CIN1_TO_COUT1_DELAY  0.278        22.328  2       
STATE_OUT/serial/n792                                     NET DELAY            0.000        22.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R15C21C   CIN0_TO_COUT0_DELAY  0.278        22.606  2       
STATE_OUT/serial/n2239                                    NET DELAY            0.000        22.606  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R15C21C   CIN1_TO_COUT1_DELAY  0.278        22.884  2       
STATE_OUT/serial/n794                                     NET DELAY            0.662        23.546  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D0->STATE_OUT/serial/sub_11_add_2_add_5_31/S0
                                          SLICE_R15C21D   D0_TO_F0_DELAY       0.450        23.996  1       
STATE_OUT/serial/counter_31__N_152[29]                    NET DELAY            2.490        26.486  1       
STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/Z
                                          SLICE_R14C21A   B0_TO_F0_DELAY       0.477        26.963  1       
STATE_OUT/serial/counter_31__N_83[29] ( DI0 )
                                                          NET DELAY            0.000        26.963  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.963  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.348  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i3/Q  (SLICE_R14C18C)
Path End         : STATE_OUT/serial/counter_i28/D  (SLICE_R14C21A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 29
Delay Ratio      : 53.9% (route), 46.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.560 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i3/CK->STATE_OUT/serial/counter_i3/Q
                                          SLICE_R14C18C   CLK_TO_Q0_DELAY      1.391         6.901  2       
STATE_OUT/serial/counter[3]                               NET DELAY            2.954         9.855  2       
STATE_OUT/i1_2_lut_adj_44/B->STATE_OUT/i1_2_lut_adj_44/Z
                                          SLICE_R12C19D   D0_TO_F0_DELAY       0.450        10.305  1       
STATE_OUT/serial/counter_31__N_120[3]                     NET DELAY            3.603        13.908  1       
STATE_OUT/serial/sub_11_add_2_add_5_5/B0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R15C18C   B0_TO_COUT0_DELAY    0.358        14.266  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        14.266  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R15C18C   CIN1_TO_COUT1_DELAY  0.278        14.544  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        14.544  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R15C18D   CIN0_TO_COUT0_DELAY  0.278        14.822  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        14.822  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R15C18D   CIN1_TO_COUT1_DELAY  0.278        15.100  2       
STATE_OUT/serial/n772                                     NET DELAY            0.556        15.656  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R15C19A   CIN0_TO_COUT0_DELAY  0.278        15.934  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        15.934  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R15C19A   CIN1_TO_COUT1_DELAY  0.278        16.212  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        16.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R15C19B   CIN0_TO_COUT0_DELAY  0.278        16.490  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        16.490  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R15C19B   CIN1_TO_COUT1_DELAY  0.278        16.768  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        16.768  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R15C19C   CIN0_TO_COUT0_DELAY  0.278        17.046  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        17.046  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R15C19C   CIN1_TO_COUT1_DELAY  0.278        17.324  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        17.324  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R15C19D   CIN0_TO_COUT0_DELAY  0.278        17.602  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        17.602  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R15C19D   CIN1_TO_COUT1_DELAY  0.278        17.880  2       
STATE_OUT/serial/n780                                     NET DELAY            0.556        18.436  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R15C20A   CIN0_TO_COUT0_DELAY  0.278        18.714  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        18.714  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R15C20A   CIN1_TO_COUT1_DELAY  0.278        18.992  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        18.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R15C20B   CIN0_TO_COUT0_DELAY  0.278        19.270  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        19.270  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R15C20B   CIN1_TO_COUT1_DELAY  0.278        19.548  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        19.548  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R15C20C   CIN0_TO_COUT0_DELAY  0.278        19.826  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        19.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R15C20C   CIN1_TO_COUT1_DELAY  0.278        20.104  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        20.104  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R15C20D   CIN0_TO_COUT0_DELAY  0.278        20.382  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        20.382  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R15C20D   CIN1_TO_COUT1_DELAY  0.278        20.660  2       
STATE_OUT/serial/n788                                     NET DELAY            0.556        21.216  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R15C21A   CIN0_TO_COUT0_DELAY  0.278        21.494  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        21.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R15C21A   CIN1_TO_COUT1_DELAY  0.278        21.772  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        21.772  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R15C21B   CIN0_TO_COUT0_DELAY  0.278        22.050  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        22.050  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R15C21B   CIN1_TO_COUT1_DELAY  0.278        22.328  2       
STATE_OUT/serial/n792                                     NET DELAY            0.000        22.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R15C21C   CIN0_TO_COUT0_DELAY  0.278        22.606  2       
STATE_OUT/serial/n2239                                    NET DELAY            0.662        23.268  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D1->STATE_OUT/serial/sub_11_add_2_add_5_29/S1
                                          SLICE_R15C21C   D1_TO_F1_DELAY       0.450        23.718  1       
STATE_OUT/serial/counter_31__N_152[28]                    NET DELAY            2.556        26.274  1       
STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/Z
                                          SLICE_R14C21A   A1_TO_F1_DELAY       0.477        26.751  1       
STATE_OUT/serial/counter_31__N_83[28] ( DI1 )
                                                          NET DELAY            0.000        26.751  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.751  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.560  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i3/Q  (SLICE_R14C18C)
Path End         : STATE_OUT/serial/counter_i27/D  (SLICE_R14C22C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 28
Delay Ratio      : 54.6% (route), 45.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.838 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i3/CK->STATE_OUT/serial/counter_i3/Q
                                          SLICE_R14C18C   CLK_TO_Q0_DELAY      1.391         6.901  2       
STATE_OUT/serial/counter[3]                               NET DELAY            2.954         9.855  2       
STATE_OUT/i1_2_lut_adj_44/B->STATE_OUT/i1_2_lut_adj_44/Z
                                          SLICE_R12C19D   D0_TO_F0_DELAY       0.450        10.305  1       
STATE_OUT/serial/counter_31__N_120[3]                     NET DELAY            3.603        13.908  1       
STATE_OUT/serial/sub_11_add_2_add_5_5/B0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R15C18C   B0_TO_COUT0_DELAY    0.358        14.266  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        14.266  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R15C18C   CIN1_TO_COUT1_DELAY  0.278        14.544  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        14.544  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R15C18D   CIN0_TO_COUT0_DELAY  0.278        14.822  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        14.822  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R15C18D   CIN1_TO_COUT1_DELAY  0.278        15.100  2       
STATE_OUT/serial/n772                                     NET DELAY            0.556        15.656  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R15C19A   CIN0_TO_COUT0_DELAY  0.278        15.934  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        15.934  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R15C19A   CIN1_TO_COUT1_DELAY  0.278        16.212  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        16.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R15C19B   CIN0_TO_COUT0_DELAY  0.278        16.490  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        16.490  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R15C19B   CIN1_TO_COUT1_DELAY  0.278        16.768  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        16.768  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R15C19C   CIN0_TO_COUT0_DELAY  0.278        17.046  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        17.046  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R15C19C   CIN1_TO_COUT1_DELAY  0.278        17.324  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        17.324  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R15C19D   CIN0_TO_COUT0_DELAY  0.278        17.602  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        17.602  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R15C19D   CIN1_TO_COUT1_DELAY  0.278        17.880  2       
STATE_OUT/serial/n780                                     NET DELAY            0.556        18.436  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R15C20A   CIN0_TO_COUT0_DELAY  0.278        18.714  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        18.714  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R15C20A   CIN1_TO_COUT1_DELAY  0.278        18.992  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        18.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R15C20B   CIN0_TO_COUT0_DELAY  0.278        19.270  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        19.270  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R15C20B   CIN1_TO_COUT1_DELAY  0.278        19.548  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        19.548  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R15C20C   CIN0_TO_COUT0_DELAY  0.278        19.826  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        19.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R15C20C   CIN1_TO_COUT1_DELAY  0.278        20.104  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        20.104  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R15C20D   CIN0_TO_COUT0_DELAY  0.278        20.382  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        20.382  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R15C20D   CIN1_TO_COUT1_DELAY  0.278        20.660  2       
STATE_OUT/serial/n788                                     NET DELAY            0.556        21.216  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R15C21A   CIN0_TO_COUT0_DELAY  0.278        21.494  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        21.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R15C21A   CIN1_TO_COUT1_DELAY  0.278        21.772  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        21.772  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R15C21B   CIN0_TO_COUT0_DELAY  0.278        22.050  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        22.050  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R15C21B   CIN1_TO_COUT1_DELAY  0.278        22.328  2       
STATE_OUT/serial/n792                                     NET DELAY            0.662        22.990  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D0->STATE_OUT/serial/sub_11_add_2_add_5_29/S0
                                          SLICE_R15C21C   D0_TO_F0_DELAY       0.450        23.440  1       
STATE_OUT/serial/counter_31__N_152[27]                    NET DELAY            2.556        25.996  1       
STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/Z
                                          SLICE_R14C22C   A0_TO_F0_DELAY       0.477        26.473  1       
STATE_OUT/serial/counter_31__N_83[27] ( DI0 )
                                                          NET DELAY            0.000        26.473  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.473  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.838  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i5/Q  (SLICE_R16C18A)
Path End         : STATE_OUT/serial/status_out/D  (SLICE_R13C21D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 7
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.008 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i5/CK->STATE_OUT/serial/counter_i5/Q
                                          SLICE_R16C18A   CLK_TO_Q0_DELAY  1.391         6.901  3       
STATE_OUT/serial/counter[5]                               NET DELAY        2.742         9.643  3       
STATE_OUT/i12_4_lut/B->STATE_OUT/i12_4_lut/Z
                                          SLICE_R16C20D   A0_TO_F0_DELAY   0.450        10.093  1       
STATE_OUT/n32                                             NET DELAY        3.152        13.245  1       
STATE_OUT/i18_3_lut/C->STATE_OUT/i18_3_lut/Z
                                          SLICE_R16C22B   A1_TO_F1_DELAY   0.450        13.695  1       
STATE_OUT/n38                                             NET DELAY        3.285        16.980  1       
STATE_OUT/i2_4_lut/C->STATE_OUT/i2_4_lut/Z
                                          SLICE_R13C19B   D1_TO_F1_DELAY   0.450        17.430  42      
STATE_OUT/serial/n63                                      NET DELAY        2.556        19.986  42      
STATE_OUT/serial/aux_3__I_0_i3_3_lut/C->STATE_OUT/serial/aux_3__I_0_i3_3_lut/Z
                                          SLICE_R13C19D   A0_TO_F0_DELAY   0.450        20.436  1       
STATE_OUT/serial/aux_3__N_115[2]                          NET DELAY        2.172        22.608  1       
STATE_OUT/serial/counter_31__N_182[0]_bdd_4_lut/B->STATE_OUT/serial/counter_31__N_182[0]_bdd_4_lut/Z
                                          SLICE_R13C19C   D1_TO_F1_DELAY   0.450        23.058  1       
STATE_OUT/serial/n1844                                    NET DELAY        2.768        25.826  1       
STATE_OUT/serial/n1844_bdd_4_lut/A->STATE_OUT/serial/n1844_bdd_4_lut/Z
                                          SLICE_R13C21D   D1_TO_F1_DELAY   0.477        26.303  1       
STATE_OUT/serial/status_out_N_189 ( DI1 )
                                                          NET DELAY        0.000        26.303  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.303  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.008  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i3/Q  (SLICE_R14C18C)
Path End         : STATE_OUT/serial/counter_i26/D  (SLICE_R14C22C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 27
Delay Ratio      : 55.2% (route), 44.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.182 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i3/CK->STATE_OUT/serial/counter_i3/Q
                                          SLICE_R14C18C   CLK_TO_Q0_DELAY      1.391         6.901  2       
STATE_OUT/serial/counter[3]                               NET DELAY            2.954         9.855  2       
STATE_OUT/i1_2_lut_adj_44/B->STATE_OUT/i1_2_lut_adj_44/Z
                                          SLICE_R12C19D   D0_TO_F0_DELAY       0.450        10.305  1       
STATE_OUT/serial/counter_31__N_120[3]                     NET DELAY            3.603        13.908  1       
STATE_OUT/serial/sub_11_add_2_add_5_5/B0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R15C18C   B0_TO_COUT0_DELAY    0.358        14.266  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        14.266  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R15C18C   CIN1_TO_COUT1_DELAY  0.278        14.544  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        14.544  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R15C18D   CIN0_TO_COUT0_DELAY  0.278        14.822  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        14.822  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R15C18D   CIN1_TO_COUT1_DELAY  0.278        15.100  2       
STATE_OUT/serial/n772                                     NET DELAY            0.556        15.656  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R15C19A   CIN0_TO_COUT0_DELAY  0.278        15.934  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        15.934  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R15C19A   CIN1_TO_COUT1_DELAY  0.278        16.212  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        16.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R15C19B   CIN0_TO_COUT0_DELAY  0.278        16.490  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        16.490  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R15C19B   CIN1_TO_COUT1_DELAY  0.278        16.768  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        16.768  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R15C19C   CIN0_TO_COUT0_DELAY  0.278        17.046  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        17.046  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R15C19C   CIN1_TO_COUT1_DELAY  0.278        17.324  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        17.324  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R15C19D   CIN0_TO_COUT0_DELAY  0.278        17.602  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        17.602  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R15C19D   CIN1_TO_COUT1_DELAY  0.278        17.880  2       
STATE_OUT/serial/n780                                     NET DELAY            0.556        18.436  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R15C20A   CIN0_TO_COUT0_DELAY  0.278        18.714  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        18.714  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R15C20A   CIN1_TO_COUT1_DELAY  0.278        18.992  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        18.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R15C20B   CIN0_TO_COUT0_DELAY  0.278        19.270  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        19.270  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R15C20B   CIN1_TO_COUT1_DELAY  0.278        19.548  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        19.548  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R15C20C   CIN0_TO_COUT0_DELAY  0.278        19.826  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        19.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R15C20C   CIN1_TO_COUT1_DELAY  0.278        20.104  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        20.104  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R15C20D   CIN0_TO_COUT0_DELAY  0.278        20.382  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        20.382  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R15C20D   CIN1_TO_COUT1_DELAY  0.278        20.660  2       
STATE_OUT/serial/n788                                     NET DELAY            0.556        21.216  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R15C21A   CIN0_TO_COUT0_DELAY  0.278        21.494  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        21.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R15C21A   CIN1_TO_COUT1_DELAY  0.278        21.772  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        21.772  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R15C21B   CIN0_TO_COUT0_DELAY  0.278        22.050  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.662        22.712  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D1->STATE_OUT/serial/sub_11_add_2_add_5_27/S1
                                          SLICE_R15C21B   D1_TO_F1_DELAY       0.450        23.162  1       
STATE_OUT/serial/counter_31__N_152[26]                    NET DELAY            2.490        25.652  1       
STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/Z
                                          SLICE_R14C22C   B1_TO_F1_DELAY       0.477        26.129  1       
STATE_OUT/serial/counter_31__N_83[26] ( DI1 )
                                                          NET DELAY            0.000        26.129  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.129  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.182  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i3/Q  (SLICE_R14C18C)
Path End         : STATE_OUT/serial/counter_i25/D  (SLICE_R16C21B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 26
Delay Ratio      : 55.9% (route), 44.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.460 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i3/CK->STATE_OUT/serial/counter_i3/Q
                                          SLICE_R14C18C   CLK_TO_Q0_DELAY      1.391         6.901  2       
STATE_OUT/serial/counter[3]                               NET DELAY            2.954         9.855  2       
STATE_OUT/i1_2_lut_adj_44/B->STATE_OUT/i1_2_lut_adj_44/Z
                                          SLICE_R12C19D   D0_TO_F0_DELAY       0.450        10.305  1       
STATE_OUT/serial/counter_31__N_120[3]                     NET DELAY            3.603        13.908  1       
STATE_OUT/serial/sub_11_add_2_add_5_5/B0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R15C18C   B0_TO_COUT0_DELAY    0.358        14.266  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        14.266  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R15C18C   CIN1_TO_COUT1_DELAY  0.278        14.544  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        14.544  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R15C18D   CIN0_TO_COUT0_DELAY  0.278        14.822  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        14.822  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R15C18D   CIN1_TO_COUT1_DELAY  0.278        15.100  2       
STATE_OUT/serial/n772                                     NET DELAY            0.556        15.656  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R15C19A   CIN0_TO_COUT0_DELAY  0.278        15.934  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        15.934  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R15C19A   CIN1_TO_COUT1_DELAY  0.278        16.212  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        16.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R15C19B   CIN0_TO_COUT0_DELAY  0.278        16.490  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        16.490  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R15C19B   CIN1_TO_COUT1_DELAY  0.278        16.768  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        16.768  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R15C19C   CIN0_TO_COUT0_DELAY  0.278        17.046  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        17.046  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R15C19C   CIN1_TO_COUT1_DELAY  0.278        17.324  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        17.324  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R15C19D   CIN0_TO_COUT0_DELAY  0.278        17.602  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        17.602  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R15C19D   CIN1_TO_COUT1_DELAY  0.278        17.880  2       
STATE_OUT/serial/n780                                     NET DELAY            0.556        18.436  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R15C20A   CIN0_TO_COUT0_DELAY  0.278        18.714  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        18.714  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R15C20A   CIN1_TO_COUT1_DELAY  0.278        18.992  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        18.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R15C20B   CIN0_TO_COUT0_DELAY  0.278        19.270  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        19.270  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R15C20B   CIN1_TO_COUT1_DELAY  0.278        19.548  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        19.548  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R15C20C   CIN0_TO_COUT0_DELAY  0.278        19.826  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        19.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R15C20C   CIN1_TO_COUT1_DELAY  0.278        20.104  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        20.104  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R15C20D   CIN0_TO_COUT0_DELAY  0.278        20.382  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        20.382  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R15C20D   CIN1_TO_COUT1_DELAY  0.278        20.660  2       
STATE_OUT/serial/n788                                     NET DELAY            0.556        21.216  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R15C21A   CIN0_TO_COUT0_DELAY  0.278        21.494  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        21.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R15C21A   CIN1_TO_COUT1_DELAY  0.278        21.772  2       
STATE_OUT/serial/n790                                     NET DELAY            0.662        22.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D0->STATE_OUT/serial/sub_11_add_2_add_5_27/S0
                                          SLICE_R15C21B   D0_TO_F0_DELAY       0.450        22.884  1       
STATE_OUT/serial/counter_31__N_152[25]                    NET DELAY            2.490        25.374  1       
STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/Z
                                          SLICE_R16C21B   B0_TO_F0_DELAY       0.477        25.851  1       
STATE_OUT/serial/counter_31__N_83[25] ( DI0 )
                                                          NET DELAY            0.000        25.851  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.851  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.460  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i3/Q  (SLICE_R14C18C)
Path End         : STATE_OUT/serial/counter_i24/D  (SLICE_R16C21B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 25
Delay Ratio      : 56.6% (route), 43.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.791 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i3/CK->STATE_OUT/serial/counter_i3/Q
                                          SLICE_R14C18C   CLK_TO_Q0_DELAY      1.391         6.901  2       
STATE_OUT/serial/counter[3]                               NET DELAY            2.954         9.855  2       
STATE_OUT/i1_2_lut_adj_44/B->STATE_OUT/i1_2_lut_adj_44/Z
                                          SLICE_R12C19D   D0_TO_F0_DELAY       0.450        10.305  1       
STATE_OUT/serial/counter_31__N_120[3]                     NET DELAY            3.603        13.908  1       
STATE_OUT/serial/sub_11_add_2_add_5_5/B0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R15C18C   B0_TO_COUT0_DELAY    0.358        14.266  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        14.266  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R15C18C   CIN1_TO_COUT1_DELAY  0.278        14.544  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        14.544  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R15C18D   CIN0_TO_COUT0_DELAY  0.278        14.822  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        14.822  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R15C18D   CIN1_TO_COUT1_DELAY  0.278        15.100  2       
STATE_OUT/serial/n772                                     NET DELAY            0.556        15.656  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R15C19A   CIN0_TO_COUT0_DELAY  0.278        15.934  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        15.934  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R15C19A   CIN1_TO_COUT1_DELAY  0.278        16.212  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        16.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R15C19B   CIN0_TO_COUT0_DELAY  0.278        16.490  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        16.490  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R15C19B   CIN1_TO_COUT1_DELAY  0.278        16.768  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        16.768  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R15C19C   CIN0_TO_COUT0_DELAY  0.278        17.046  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        17.046  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R15C19C   CIN1_TO_COUT1_DELAY  0.278        17.324  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        17.324  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R15C19D   CIN0_TO_COUT0_DELAY  0.278        17.602  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        17.602  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R15C19D   CIN1_TO_COUT1_DELAY  0.278        17.880  2       
STATE_OUT/serial/n780                                     NET DELAY            0.556        18.436  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R15C20A   CIN0_TO_COUT0_DELAY  0.278        18.714  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        18.714  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R15C20A   CIN1_TO_COUT1_DELAY  0.278        18.992  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        18.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R15C20B   CIN0_TO_COUT0_DELAY  0.278        19.270  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        19.270  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R15C20B   CIN1_TO_COUT1_DELAY  0.278        19.548  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        19.548  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R15C20C   CIN0_TO_COUT0_DELAY  0.278        19.826  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        19.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R15C20C   CIN1_TO_COUT1_DELAY  0.278        20.104  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        20.104  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R15C20D   CIN0_TO_COUT0_DELAY  0.278        20.382  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        20.382  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R15C20D   CIN1_TO_COUT1_DELAY  0.278        20.660  2       
STATE_OUT/serial/n788                                     NET DELAY            0.556        21.216  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R15C21A   CIN0_TO_COUT0_DELAY  0.278        21.494  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.662        22.156  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D1->STATE_OUT/serial/sub_11_add_2_add_5_25/S1
                                          SLICE_R15C21A   D1_TO_F1_DELAY       0.450        22.606  1       
STATE_OUT/serial/counter_31__N_152[24]                    NET DELAY            2.437        25.043  1       
STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/Z
                                          SLICE_R16C21B   C1_TO_F1_DELAY       0.477        25.520  1       
STATE_OUT/serial/counter_31__N_83[24] ( DI1 )
                                                          NET DELAY            0.000        25.520  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.520  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.791  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i3/Q  (SLICE_R14C18C)
Path End         : STATE_OUT/serial/counter_i23/D  (SLICE_R16C21D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 24
Delay Ratio      : 57.6% (route), 42.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.949 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  41      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  41      



STATE_OUT/serial/counter_i3/CK->STATE_OUT/serial/counter_i3/Q
                                          SLICE_R14C18C   CLK_TO_Q0_DELAY      1.391         6.901  2       
STATE_OUT/serial/counter[3]                               NET DELAY            2.954         9.855  2       
STATE_OUT/i1_2_lut_adj_44/B->STATE_OUT/i1_2_lut_adj_44/Z
                                          SLICE_R12C19D   D0_TO_F0_DELAY       0.450        10.305  1       
STATE_OUT/serial/counter_31__N_120[3]                     NET DELAY            3.603        13.908  1       
STATE_OUT/serial/sub_11_add_2_add_5_5/B0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R15C18C   B0_TO_COUT0_DELAY    0.358        14.266  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        14.266  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R15C18C   CIN1_TO_COUT1_DELAY  0.278        14.544  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        14.544  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R15C18D   CIN0_TO_COUT0_DELAY  0.278        14.822  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        14.822  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R15C18D   CIN1_TO_COUT1_DELAY  0.278        15.100  2       
STATE_OUT/serial/n772                                     NET DELAY            0.556        15.656  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R15C19A   CIN0_TO_COUT0_DELAY  0.278        15.934  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        15.934  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R15C19A   CIN1_TO_COUT1_DELAY  0.278        16.212  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        16.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R15C19B   CIN0_TO_COUT0_DELAY  0.278        16.490  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        16.490  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R15C19B   CIN1_TO_COUT1_DELAY  0.278        16.768  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        16.768  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R15C19C   CIN0_TO_COUT0_DELAY  0.278        17.046  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        17.046  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R15C19C   CIN1_TO_COUT1_DELAY  0.278        17.324  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        17.324  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R15C19D   CIN0_TO_COUT0_DELAY  0.278        17.602  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        17.602  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R15C19D   CIN1_TO_COUT1_DELAY  0.278        17.880  2       
STATE_OUT/serial/n780                                     NET DELAY            0.556        18.436  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R15C20A   CIN0_TO_COUT0_DELAY  0.278        18.714  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        18.714  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R15C20A   CIN1_TO_COUT1_DELAY  0.278        18.992  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        18.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R15C20B   CIN0_TO_COUT0_DELAY  0.278        19.270  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        19.270  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R15C20B   CIN1_TO_COUT1_DELAY  0.278        19.548  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        19.548  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R15C20C   CIN0_TO_COUT0_DELAY  0.278        19.826  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        19.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R15C20C   CIN1_TO_COUT1_DELAY  0.278        20.104  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        20.104  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R15C20D   CIN0_TO_COUT0_DELAY  0.278        20.382  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        20.382  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R15C20D   CIN1_TO_COUT1_DELAY  0.278        20.660  2       
STATE_OUT/serial/n788                                     NET DELAY            1.219        21.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D0->STATE_OUT/serial/sub_11_add_2_add_5_25/S0
                                          SLICE_R15C21A   D0_TO_F0_DELAY       0.450        22.329  1       
STATE_OUT/serial/counter_31__N_152[23]                    NET DELAY            2.556        24.885  1       
STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/Z
                                          SLICE_R16C21D   A0_TO_F0_DELAY       0.477        25.362  1       
STATE_OUT/serial/counter_31__N_83[23] ( DI0 )
                                                          NET DELAY            0.000        25.362  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  41      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  41      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.362  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.949  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/aux_i2/Q  (SLICE_R13C20C)
Path End         : STATE_OUT/serial/aux_i2/D  (SLICE_R13C20C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      



STATE_OUT/serial/aux_i2/CK->STATE_OUT/serial/aux_i2/Q
                                          SLICE_R13C20C   CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/serial/aux[2]                                   NET DELAY        0.702         4.511  2       
STATE_OUT.serial.SLICE_94/D1->STATE_OUT.serial.SLICE_94/F1
                                          SLICE_R13C20C   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT.serial.aux_3__N_115[2]$n11 ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i4/Q  (SLICE_R16C18A)
Path End         : STATE_OUT/serial/counter_i4/D  (SLICE_R16C18A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      



STATE_OUT/serial/counter_i4/CK->STATE_OUT/serial/counter_i4/Q
                                          SLICE_R16C18A   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[4]                               NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i5_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i5_3_lut_4_lut/Z
                                          SLICE_R16C18A   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_83[4] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i16/Q  (SLICE_R14C20B)
Path End         : STATE_OUT/serial/counter_i16/D  (SLICE_R14C20B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      



STATE_OUT/serial/counter_i16/CK->STATE_OUT/serial/counter_i16/Q
                                          SLICE_R14C20B   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[16]                              NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i17_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i17_3_lut_4_lut/Z
                                          SLICE_R14C20B   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_83[16] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i21/Q  (SLICE_R16C20A)
Path End         : STATE_OUT/serial/counter_i21/D  (SLICE_R16C20A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      



STATE_OUT/serial/counter_i21/CK->STATE_OUT/serial/counter_i21/Q
                                          SLICE_R16C20A   CLK_TO_Q0_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[21]                              NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i22_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i22_3_lut_4_lut/Z
                                          SLICE_R16C20A   D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_83[21] ( DI0 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i26/Q  (SLICE_R14C22C)
Path End         : STATE_OUT/serial/counter_i26/D  (SLICE_R14C22C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      



STATE_OUT/serial/counter_i26/CK->STATE_OUT/serial/counter_i26/Q
                                          SLICE_R14C22C   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[26]                              NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/Z
                                          SLICE_R14C22C   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_83[26] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R12C19D)
Path End         : STATE_OUT/serial/counter_i0/D  (SLICE_R13C18C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c                                        NET DELAY      3.041         3.041  42      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R12C19D   CLK_TO_Q1_DELAY  0.768         3.809  68      
STATE_OUT/serial/init                                     NET DELAY        0.702         4.511  68      
STATE_OUT/serial/counter_31__I_36_i1_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i1_3_lut_4_lut/Z
                                          SLICE_R13C18C   D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_83[0] ( DI0 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE_R11C19A)
Path End         : STATE_OUT/cont_119__i2/D  (SLICE_R11C19D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c                                        NET DELAY      3.041         3.041  42      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE_R11C19A   CLK_TO_Q1_DELAY  0.768         3.809  6       
STATE_OUT/serial/waiting                                  NET DELAY        0.702         4.511  6       
STATE_OUT/i643_2_lut_4_lut/B->STATE_OUT/i643_2_lut_4_lut/Z
                                          SLICE_R11C19D   D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n21[2] ( DI0 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_119__i3/Q  (SLICE_R11C19D)
Path End         : STATE_OUT/cont_119__i3/D  (SLICE_R11C19D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      



STATE_OUT/cont_119__i3/CK->STATE_OUT/cont_119__i3/Q
                                          SLICE_R11C19D   CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/cont[3]                                         NET DELAY        0.702         4.511  2       
STATE_OUT/i650_3_lut/A->STATE_OUT/i650_3_lut/Z
                                          SLICE_R11C19D   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[3] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_119__i1/Q  (SLICE_R11C19C)
Path End         : STATE_OUT/cont_119__i1/D  (SLICE_R11C19C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      



STATE_OUT/cont_119__i1/CK->STATE_OUT/cont_119__i1/Q
                                          SLICE_R11C19C   CLK_TO_Q1_DELAY  0.768         3.809  4       
STATE_OUT/cont[1]                                         NET DELAY        0.702         4.511  4       
STATE_OUT/i636_2_lut_3_lut/C->STATE_OUT/i636_2_lut_3_lut/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[1] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i30/Q  (SLICE_R15C22D)
Path End         : STATE_OUT/serial/counter_i30/D  (SLICE_R15C22D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      



STATE_OUT/serial/counter_i30/CK->STATE_OUT/serial/counter_i30/Q
                                          SLICE_R15C22D   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[30]                              NET DELAY        0.870         4.679  3       
STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/Z
                                          SLICE_R15C22D   C1_TO_F1_DELAY   0.249         4.928  1       
STATE_OUT/serial/counter_31__N_83[30] ( DI1 )
                                                          NET DELAY        0.000         4.928  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  42      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  42      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.928  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

