
STM32_CPU_Usage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007554  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08007724  08007724  00008724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079bc  080079bc  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080079bc  080079bc  000089bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079c4  080079c4  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079c4  080079c4  000089c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079c8  080079c8  000089c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080079cc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010694  2000006c  08007a38  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010700  08007a38  00009700  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000170c9  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003659  00000000  00000000  00020165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b0  00000000  00000000  000237c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f42  00000000  00000000  00024b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000255b9  00000000  00000000  00025ab2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016de9  00000000  00000000  0004b06b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd39a  00000000  00000000  00061e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013f1ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b20  00000000  00000000  0013f234  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00144d54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800770c 	.word	0x0800770c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800770c 	.word	0x0800770c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <CPU_usage_start>:




void CPU_usage_start(void (*custom_user_printf)(char *))
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	@ 0x28
 80005f0:	af02      	add	r7, sp, #8
 80005f2:	6078      	str	r0, [r7, #4]
	BaseType_t status;


    #if CPU_LOAD

        sync_spin_task = xSemaphoreCreateCounting(NUM_OF_SPIN_TASKS, 0);
 80005f4:	2100      	movs	r1, #0
 80005f6:	2003      	movs	r0, #3
 80005f8:	f003 fd2a 	bl	8004050 <xQueueCreateCountingSemaphore>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a44      	ldr	r2, [pc, #272]	@ (8000710 <CPU_usage_start+0x124>)
 8000600:	6013      	str	r3, [r2, #0]

        // Create spin tasks
        for (int i = 0; i < NUM_OF_SPIN_TASKS; i++) {
 8000602:	2300      	movs	r3, #0
 8000604:	61fb      	str	r3, [r7, #28]
 8000606:	e028      	b.n	800065a <CPU_usage_start+0x6e>
            snprintf(task_names[i], sizeof(task_names[i]), "spin%d", i);
 8000608:	69fb      	ldr	r3, [r7, #28]
 800060a:	011b      	lsls	r3, r3, #4
 800060c:	4a41      	ldr	r2, [pc, #260]	@ (8000714 <CPU_usage_start+0x128>)
 800060e:	1898      	adds	r0, r3, r2
 8000610:	69fb      	ldr	r3, [r7, #28]
 8000612:	4a41      	ldr	r2, [pc, #260]	@ (8000718 <CPU_usage_start+0x12c>)
 8000614:	2110      	movs	r1, #16
 8000616:	f006 f987 	bl	8006928 <sniprintf>
            status = xTaskCreate(spin_task, task_names[i], 128, NULL,
 800061a:	69fb      	ldr	r3, [r7, #28]
 800061c:	011b      	lsls	r3, r3, #4
 800061e:	4a3d      	ldr	r2, [pc, #244]	@ (8000714 <CPU_usage_start+0x128>)
 8000620:	1899      	adds	r1, r3, r2
 8000622:	2300      	movs	r3, #0
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2302      	movs	r3, #2
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2300      	movs	r3, #0
 800062c:	2280      	movs	r2, #128	@ 0x80
 800062e:	483b      	ldr	r0, [pc, #236]	@ (800071c <CPU_usage_start+0x130>)
 8000630:	f004 f9c0 	bl	80049b4 <xTaskCreate>
 8000634:	61b8      	str	r0, [r7, #24]
                                    SPIN_TASK_PRIO, NULL);
            configASSERT(status == pdPASS);
 8000636:	69bb      	ldr	r3, [r7, #24]
 8000638:	2b01      	cmp	r3, #1
 800063a:	d00b      	beq.n	8000654 <CPU_usage_start+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800063c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000640:	f383 8811 	msr	BASEPRI, r3
 8000644:	f3bf 8f6f 	isb	sy
 8000648:	f3bf 8f4f 	dsb	sy
 800064c:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800064e:	bf00      	nop
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <CPU_usage_start+0x64>
        for (int i = 0; i < NUM_OF_SPIN_TASKS; i++) {
 8000654:	69fb      	ldr	r3, [r7, #28]
 8000656:	3301      	adds	r3, #1
 8000658:	61fb      	str	r3, [r7, #28]
 800065a:	69fb      	ldr	r3, [r7, #28]
 800065c:	2b02      	cmp	r3, #2
 800065e:	ddd3      	ble.n	8000608 <CPU_usage_start+0x1c>
        }

    #endif

    sync_stats_task = xSemaphoreCreateBinary();
 8000660:	2203      	movs	r2, #3
 8000662:	2100      	movs	r1, #0
 8000664:	2001      	movs	r0, #1
 8000666:	f003 fc95 	bl	8003f94 <xQueueGenericCreate>
 800066a:	4603      	mov	r3, r0
 800066c:	4a2c      	ldr	r2, [pc, #176]	@ (8000720 <CPU_usage_start+0x134>)
 800066e:	6013      	str	r3, [r2, #0]

    jsonQueue = xQueueCreate(5, sizeof(char *));  // 5 messages max, each is a pointer to char*
 8000670:	2200      	movs	r2, #0
 8000672:	2104      	movs	r1, #4
 8000674:	2005      	movs	r0, #5
 8000676:	f003 fc8d 	bl	8003f94 <xQueueGenericCreate>
 800067a:	4603      	mov	r3, r0
 800067c:	4a29      	ldr	r2, [pc, #164]	@ (8000724 <CPU_usage_start+0x138>)
 800067e:	6013      	str	r3, [r2, #0]
    if (jsonQueue == NULL)
 8000680:	4b28      	ldr	r3, [pc, #160]	@ (8000724 <CPU_usage_start+0x138>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d101      	bne.n	800068c <CPU_usage_start+0xa0>
    {
        while(1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <CPU_usage_start+0x9c>
        {
        }
    }

    // Create and start stats task
    status = xTaskCreate(stats_task, "stats", 1024, NULL,
 800068c:	2300      	movs	r3, #0
 800068e:	9301      	str	r3, [sp, #4]
 8000690:	2306      	movs	r3, #6
 8000692:	9300      	str	r3, [sp, #0]
 8000694:	2300      	movs	r3, #0
 8000696:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800069a:	4923      	ldr	r1, [pc, #140]	@ (8000728 <CPU_usage_start+0x13c>)
 800069c:	4823      	ldr	r0, [pc, #140]	@ (800072c <CPU_usage_start+0x140>)
 800069e:	f004 f989 	bl	80049b4 <xTaskCreate>
 80006a2:	61b8      	str	r0, [r7, #24]
                            STATS_TASK_PRIO, NULL);
    configASSERT(status == pdPASS);
 80006a4:	69bb      	ldr	r3, [r7, #24]
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d00b      	beq.n	80006c2 <CPU_usage_start+0xd6>
	__asm volatile
 80006aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006ae:	f383 8811 	msr	BASEPRI, r3
 80006b2:	f3bf 8f6f 	isb	sy
 80006b6:	f3bf 8f4f 	dsb	sy
 80006ba:	613b      	str	r3, [r7, #16]
}
 80006bc:	bf00      	nop
 80006be:	bf00      	nop
 80006c0:	e7fd      	b.n	80006be <CPU_usage_start+0xd2>

    status = xTaskCreate(uart_print_task, "uart print task", 2048, custom_user_printf,
 80006c2:	2300      	movs	r3, #0
 80006c4:	9301      	str	r3, [sp, #4]
 80006c6:	2302      	movs	r3, #2
 80006c8:	9300      	str	r3, [sp, #0]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80006d0:	4917      	ldr	r1, [pc, #92]	@ (8000730 <CPU_usage_start+0x144>)
 80006d2:	4818      	ldr	r0, [pc, #96]	@ (8000734 <CPU_usage_start+0x148>)
 80006d4:	f004 f96e 	bl	80049b4 <xTaskCreate>
 80006d8:	61b8      	str	r0, [r7, #24]
                            UART_PRINT_TASK, NULL);
    configASSERT(status == pdPASS);
 80006da:	69bb      	ldr	r3, [r7, #24]
 80006dc:	2b01      	cmp	r3, #1
 80006de:	d00b      	beq.n	80006f8 <CPU_usage_start+0x10c>
	__asm volatile
 80006e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006e4:	f383 8811 	msr	BASEPRI, r3
 80006e8:	f3bf 8f6f 	isb	sy
 80006ec:	f3bf 8f4f 	dsb	sy
 80006f0:	60fb      	str	r3, [r7, #12]
}
 80006f2:	bf00      	nop
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <CPU_usage_start+0x108>

    xSemaphoreGive(sync_stats_task);
 80006f8:	4b09      	ldr	r3, [pc, #36]	@ (8000720 <CPU_usage_start+0x134>)
 80006fa:	6818      	ldr	r0, [r3, #0]
 80006fc:	2300      	movs	r3, #0
 80006fe:	2200      	movs	r2, #0
 8000700:	2100      	movs	r1, #0
 8000702:	f003 fcdb 	bl	80040bc <xQueueGenericSend>

}
 8000706:	bf00      	nop
 8000708:	3720      	adds	r7, #32
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	200000b8 	.word	0x200000b8
 8000714:	20000088 	.word	0x20000088
 8000718:	08007724 	.word	0x08007724
 800071c:	08000c81 	.word	0x08000c81
 8000720:	200000bc 	.word	0x200000bc
 8000724:	200000c0 	.word	0x200000c0
 8000728:	0800772c 	.word	0x0800772c
 800072c:	08000cc1 	.word	0x08000cc1
 8000730:	08007734 	.word	0x08007734
 8000734:	08000c35 	.word	0x08000c35

08000738 <get_memory_usage>:

// --------------------------------------------------------------------
// Memory usage
// --------------------------------------------------------------------
void get_memory_usage()
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08a      	sub	sp, #40	@ 0x28
 800073c:	af04      	add	r7, sp, #16

    // Get total and free heap (all dynamic memory)
    size_t total_heap = configTOTAL_HEAP_SIZE;
 800073e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000742:	617b      	str	r3, [r7, #20]
    size_t free_heap = xPortGetFreeHeapSize();
 8000744:	f005 fe4a 	bl	80063dc <xPortGetFreeHeapSize>
 8000748:	6138      	str	r0, [r7, #16]

    // Internal SRAM only
    size_t total_internal = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
    size_t free_internal = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	60bb      	str	r3, [r7, #8]


    char *memory_json = malloc(200);
 8000752:	20c8      	movs	r0, #200	@ 0xc8
 8000754:	f005 ff0a 	bl	800656c <malloc>
 8000758:	4603      	mov	r3, r0
 800075a:	607b      	str	r3, [r7, #4]
    if (memory_json) {
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d00b      	beq.n	800077a <get_memory_usage+0x42>
        snprintf( memory_json, 200,
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	9302      	str	r3, [sp, #8]
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	9301      	str	r3, [sp, #4]
 800076c:	693b      	ldr	r3, [r7, #16]
 800076e:	9300      	str	r3, [sp, #0]
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	4a0c      	ldr	r2, [pc, #48]	@ (80007a4 <get_memory_usage+0x6c>)
 8000774:	21c8      	movs	r1, #200	@ 0xc8
 8000776:	f006 f8d7 	bl	8006928 <sniprintf>
            total_internal, free_internal
        );
    }


    if (memory_json)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d00d      	beq.n	800079c <get_memory_usage+0x64>
    {
        if (xQueueSend(jsonQueue, &memory_json, 0) != pdPASS)
 8000780:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <get_memory_usage+0x70>)
 8000782:	6818      	ldr	r0, [r3, #0]
 8000784:	1d39      	adds	r1, r7, #4
 8000786:	2300      	movs	r3, #0
 8000788:	2200      	movs	r2, #0
 800078a:	f003 fc97 	bl	80040bc <xQueueGenericSend>
 800078e:	4603      	mov	r3, r0
 8000790:	2b01      	cmp	r3, #1
 8000792:	d003      	beq.n	800079c <get_memory_usage+0x64>
        {
            free(memory_json);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	4618      	mov	r0, r3
 8000798:	f005 fef0 	bl	800657c <free>
        }
    }

}
 800079c:	bf00      	nop
 800079e:	3718      	adds	r7, #24
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	08007744 	.word	0x08007744
 80007a8:	200000c0 	.word	0x200000c0

080007ac <print_real_time_stats>:

// --------------------------------------------------------------------
// Collect real-time CPU usage (no printing)
// --------------------------------------------------------------------
stats_result_t print_real_time_stats(TickType_t xTicksToWait)
{
 80007ac:	b5b0      	push	{r4, r5, r7, lr}
 80007ae:	b098      	sub	sp, #96	@ 0x60
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
    stats_result_t result = { .tasks = NULL, .task_count = 0, .status = ESP_OK };
 80007b6:	2300      	movs	r3, #0
 80007b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80007ba:	2300      	movs	r3, #0
 80007bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80007be:	2300      	movs	r3, #0
 80007c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    TaskStatus_t *start_array = NULL, *end_array = NULL;
 80007c2:	2300      	movs	r3, #0
 80007c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80007c6:	2300      	movs	r3, #0
 80007c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    UBaseType_t start_array_size, end_array_size;
    uint32_t  start_run_time, end_run_time;


    do {
        start_array_size = uxTaskGetNumberOfTasks() + ARRAY_SIZE_OFFSET;
 80007ca:	f004 fc07 	bl	8004fdc <uxTaskGetNumberOfTasks>
 80007ce:	4603      	mov	r3, r0
 80007d0:	3305      	adds	r3, #5
 80007d2:	647b      	str	r3, [r7, #68]	@ 0x44
        start_array = malloc(sizeof(TaskStatus_t) * start_array_size);
 80007d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80007d6:	4613      	mov	r3, r2
 80007d8:	00db      	lsls	r3, r3, #3
 80007da:	4413      	add	r3, r2
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	4618      	mov	r0, r3
 80007e0:	f005 fec4 	bl	800656c <malloc>
 80007e4:	4603      	mov	r3, r0
 80007e6:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (!start_array) {
 80007e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d103      	bne.n	80007f6 <print_real_time_stats+0x4a>
            result.status = ESP_ERR_NO_MEM;
 80007ee:	f240 1301 	movw	r3, #257	@ 0x101
 80007f2:	63bb      	str	r3, [r7, #56]	@ 0x38
            break;
 80007f4:	e149      	b.n	8000a8a <print_real_time_stats+0x2de>
        }

        start_array_size = uxTaskGetSystemState(start_array, start_array_size, &start_run_time);
 80007f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007fa:	461a      	mov	r2, r3
 80007fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80007fe:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000800:	f004 fbf8 	bl	8004ff4 <uxTaskGetSystemState>
 8000804:	6478      	str	r0, [r7, #68]	@ 0x44
        if (start_array_size == 0) {
 8000806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000808:	2b00      	cmp	r3, #0
 800080a:	d103      	bne.n	8000814 <print_real_time_stats+0x68>
            result.status = ESP_ERR_INVALID_SIZE;
 800080c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000810:	63bb      	str	r3, [r7, #56]	@ 0x38
            break;
 8000812:	e13a      	b.n	8000a8a <print_real_time_stats+0x2de>
        }

        vTaskDelay(xTicksToWait);
 8000814:	6838      	ldr	r0, [r7, #0]
 8000816:	f004 fa2b 	bl	8004c70 <vTaskDelay>

        end_array_size = uxTaskGetNumberOfTasks() + ARRAY_SIZE_OFFSET;
 800081a:	f004 fbdf 	bl	8004fdc <uxTaskGetNumberOfTasks>
 800081e:	4603      	mov	r3, r0
 8000820:	3305      	adds	r3, #5
 8000822:	643b      	str	r3, [r7, #64]	@ 0x40
        end_array = malloc(sizeof(TaskStatus_t) * end_array_size);
 8000824:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000826:	4613      	mov	r3, r2
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	4413      	add	r3, r2
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	4618      	mov	r0, r3
 8000830:	f005 fe9c 	bl	800656c <malloc>
 8000834:	4603      	mov	r3, r0
 8000836:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (!end_array) {
 8000838:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800083a:	2b00      	cmp	r3, #0
 800083c:	d103      	bne.n	8000846 <print_real_time_stats+0x9a>
            result.status = ESP_ERR_NO_MEM;
 800083e:	f240 1301 	movw	r3, #257	@ 0x101
 8000842:	63bb      	str	r3, [r7, #56]	@ 0x38
            break;
 8000844:	e121      	b.n	8000a8a <print_real_time_stats+0x2de>
        }

        end_array_size = uxTaskGetSystemState(end_array, end_array_size, &end_run_time);
 8000846:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800084a:	461a      	mov	r2, r3
 800084c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800084e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000850:	f004 fbd0 	bl	8004ff4 <uxTaskGetSystemState>
 8000854:	6438      	str	r0, [r7, #64]	@ 0x40
        if (end_array_size == 0) {
 8000856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000858:	2b00      	cmp	r3, #0
 800085a:	d103      	bne.n	8000864 <print_real_time_stats+0xb8>
            result.status = ESP_ERR_INVALID_SIZE;
 800085c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000860:	63bb      	str	r3, [r7, #56]	@ 0x38
            break;
 8000862:	e112      	b.n	8000a8a <print_real_time_stats+0x2de>
        }

        uint32_t total_elapsed_time = (end_run_time - start_run_time);
 8000864:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (total_elapsed_time == 0) {
 800086c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800086e:	2b00      	cmp	r3, #0
 8000870:	d103      	bne.n	800087a <print_real_time_stats+0xce>
            result.status = ESP_ERR_INVALID_STATE;
 8000872:	f240 1303 	movw	r3, #259	@ 0x103
 8000876:	63bb      	str	r3, [r7, #56]	@ 0x38
            break;
 8000878:	e107      	b.n	8000a8a <print_real_time_stats+0x2de>
        }

        result.tasks = malloc(sizeof(task_stats_t) * end_array_size * 2);
 800087a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800087c:	019b      	lsls	r3, r3, #6
 800087e:	4618      	mov	r0, r3
 8000880:	f005 fe74 	bl	800656c <malloc>
 8000884:	4603      	mov	r3, r0
 8000886:	633b      	str	r3, [r7, #48]	@ 0x30
        if (!result.tasks) {
 8000888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800088a:	2b00      	cmp	r3, #0
 800088c:	d103      	bne.n	8000896 <print_real_time_stats+0xea>
            result.status = ESP_ERR_NO_MEM;
 800088e:	f240 1301 	movw	r3, #257	@ 0x101
 8000892:	63bb      	str	r3, [r7, #56]	@ 0x38
            break;
 8000894:	e0f9      	b.n	8000a8a <print_real_time_stats+0x2de>
        }

        // Match tasks and calculate stats
        for (int i = 0; i < start_array_size; i++) {
 8000896:	2300      	movs	r3, #0
 8000898:	65bb      	str	r3, [r7, #88]	@ 0x58
 800089a:	e078      	b.n	800098e <print_real_time_stats+0x1e2>
            for (int j = 0; j < end_array_size; j++) {
 800089c:	2300      	movs	r3, #0
 800089e:	657b      	str	r3, [r7, #84]	@ 0x54
 80008a0:	e06e      	b.n	8000980 <print_real_time_stats+0x1d4>
                if (start_array[i].xHandle == end_array[j].xHandle) {
 80008a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80008a4:	4613      	mov	r3, r2
 80008a6:	00db      	lsls	r3, r3, #3
 80008a8:	4413      	add	r3, r2
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	461a      	mov	r2, r3
 80008ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80008b0:	4413      	add	r3, r2
 80008b2:	6819      	ldr	r1, [r3, #0]
 80008b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80008b6:	4613      	mov	r3, r2
 80008b8:	00db      	lsls	r3, r3, #3
 80008ba:	4413      	add	r3, r2
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	461a      	mov	r2, r3
 80008c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80008c2:	4413      	add	r3, r2
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4299      	cmp	r1, r3
 80008c8:	d157      	bne.n	800097a <print_real_time_stats+0x1ce>
                    task_stats_t t = {0};
 80008ca:	f107 0308 	add.w	r3, r7, #8
 80008ce:	2220      	movs	r2, #32
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f006 f958 	bl	8006b88 <memset>
                    snprintf(t.task_name, sizeof(t.task_name), "%s", start_array[i].pcTaskName);
 80008d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80008da:	4613      	mov	r3, r2
 80008dc:	00db      	lsls	r3, r3, #3
 80008de:	4413      	add	r3, r2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	461a      	mov	r2, r3
 80008e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80008e6:	4413      	add	r3, r2
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	f107 0008 	add.w	r0, r7, #8
 80008ee:	4a73      	ldr	r2, [pc, #460]	@ (8000abc <print_real_time_stats+0x310>)
 80008f0:	2110      	movs	r1, #16
 80008f2:	f006 f819 	bl	8006928 <sniprintf>
                    t.run_time = end_array[j].ulRunTimeCounter - start_array[i].ulRunTimeCounter;
 80008f6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80008f8:	4613      	mov	r3, r2
 80008fa:	00db      	lsls	r3, r3, #3
 80008fc:	4413      	add	r3, r2
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	461a      	mov	r2, r3
 8000902:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000904:	4413      	add	r3, r2
 8000906:	6999      	ldr	r1, [r3, #24]
 8000908:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800090a:	4613      	mov	r3, r2
 800090c:	00db      	lsls	r3, r3, #3
 800090e:	4413      	add	r3, r2
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	461a      	mov	r2, r3
 8000914:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000916:	4413      	add	r3, r2
 8000918:	699b      	ldr	r3, [r3, #24]
 800091a:	1acb      	subs	r3, r1, r3
 800091c:	61bb      	str	r3, [r7, #24]
                    t.percentage = (t.run_time * 100UL) /
 800091e:	69bb      	ldr	r3, [r7, #24]
 8000920:	2264      	movs	r2, #100	@ 0x64
 8000922:	fb03 f202 	mul.w	r2, r3, r2
 8000926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000928:	fbb2 f3f3 	udiv	r3, r2, r3
 800092c:	61fb      	str	r3, [r7, #28]
                                   (total_elapsed_time);
                    t.core_id = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	627b      	str	r3, [r7, #36]	@ 0x24
                    result.tasks[result.task_count++] = t;
 8000932:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000936:	1c59      	adds	r1, r3, #1
 8000938:	6379      	str	r1, [r7, #52]	@ 0x34
 800093a:	015b      	lsls	r3, r3, #5
 800093c:	4413      	add	r3, r2
 800093e:	461d      	mov	r5, r3
 8000940:	f107 0408 	add.w	r4, r7, #8
 8000944:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000946:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000948:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800094c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
                    start_array[i].xHandle = NULL;
 8000950:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000952:	4613      	mov	r3, r2
 8000954:	00db      	lsls	r3, r3, #3
 8000956:	4413      	add	r3, r2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	461a      	mov	r2, r3
 800095c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800095e:	4413      	add	r3, r2
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
                    end_array[j].xHandle = NULL;
 8000964:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000966:	4613      	mov	r3, r2
 8000968:	00db      	lsls	r3, r3, #3
 800096a:	4413      	add	r3, r2
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	461a      	mov	r2, r3
 8000970:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000972:	4413      	add	r3, r2
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
                    break;
 8000978:	e006      	b.n	8000988 <print_real_time_stats+0x1dc>
            for (int j = 0; j < end_array_size; j++) {
 800097a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800097c:	3301      	adds	r3, #1
 800097e:	657b      	str	r3, [r7, #84]	@ 0x54
 8000980:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000982:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000984:	429a      	cmp	r2, r3
 8000986:	d88c      	bhi.n	80008a2 <print_real_time_stats+0xf6>
        for (int i = 0; i < start_array_size; i++) {
 8000988:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800098a:	3301      	adds	r3, #1
 800098c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800098e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000990:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000992:	429a      	cmp	r2, r3
 8000994:	d882      	bhi.n	800089c <print_real_time_stats+0xf0>
                }
            }
        }

        // Mark deleted and created tasks
        for (int i = 0; i < start_array_size; i++) {
 8000996:	2300      	movs	r3, #0
 8000998:	653b      	str	r3, [r7, #80]	@ 0x50
 800099a:	e035      	b.n	8000a08 <print_real_time_stats+0x25c>
            if (start_array[i].xHandle != NULL) {
 800099c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800099e:	4613      	mov	r3, r2
 80009a0:	00db      	lsls	r3, r3, #3
 80009a2:	4413      	add	r3, r2
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	461a      	mov	r2, r3
 80009a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80009aa:	4413      	add	r3, r2
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d027      	beq.n	8000a02 <print_real_time_stats+0x256>
                task_stats_t t = {0};
 80009b2:	f107 0308 	add.w	r3, r7, #8
 80009b6:	2220      	movs	r2, #32
 80009b8:	2100      	movs	r1, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f006 f8e4 	bl	8006b88 <memset>
                snprintf(t.task_name, sizeof(t.task_name), "%s", start_array[i].pcTaskName);
 80009c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80009c2:	4613      	mov	r3, r2
 80009c4:	00db      	lsls	r3, r3, #3
 80009c6:	4413      	add	r3, r2
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	461a      	mov	r2, r3
 80009cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80009ce:	4413      	add	r3, r2
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	f107 0008 	add.w	r0, r7, #8
 80009d6:	4a39      	ldr	r2, [pc, #228]	@ (8000abc <print_real_time_stats+0x310>)
 80009d8:	2110      	movs	r1, #16
 80009da:	f005 ffa5 	bl	8006928 <sniprintf>
                t.deleted = true;
 80009de:	2301      	movs	r3, #1
 80009e0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                result.tasks[result.task_count++] = t;
 80009e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80009e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009e8:	1c59      	adds	r1, r3, #1
 80009ea:	6379      	str	r1, [r7, #52]	@ 0x34
 80009ec:	015b      	lsls	r3, r3, #5
 80009ee:	4413      	add	r3, r2
 80009f0:	461d      	mov	r5, r3
 80009f2:	f107 0408 	add.w	r4, r7, #8
 80009f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80009fe:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
        for (int i = 0; i < start_array_size; i++) {
 8000a02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000a04:	3301      	adds	r3, #1
 8000a06:	653b      	str	r3, [r7, #80]	@ 0x50
 8000a08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000a0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	d8c5      	bhi.n	800099c <print_real_time_stats+0x1f0>
            }
        }
        for (int i = 0; i < end_array_size; i++) {
 8000a10:	2300      	movs	r3, #0
 8000a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000a14:	e035      	b.n	8000a82 <print_real_time_stats+0x2d6>
            if (end_array[i].xHandle != NULL) {
 8000a16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000a18:	4613      	mov	r3, r2
 8000a1a:	00db      	lsls	r3, r3, #3
 8000a1c:	4413      	add	r3, r2
 8000a1e:	009b      	lsls	r3, r3, #2
 8000a20:	461a      	mov	r2, r3
 8000a22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a24:	4413      	add	r3, r2
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d027      	beq.n	8000a7c <print_real_time_stats+0x2d0>
                task_stats_t t = {0};
 8000a2c:	f107 0308 	add.w	r3, r7, #8
 8000a30:	2220      	movs	r2, #32
 8000a32:	2100      	movs	r1, #0
 8000a34:	4618      	mov	r0, r3
 8000a36:	f006 f8a7 	bl	8006b88 <memset>
                snprintf(t.task_name, sizeof(t.task_name), "%s", end_array[i].pcTaskName);
 8000a3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	00db      	lsls	r3, r3, #3
 8000a40:	4413      	add	r3, r2
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	461a      	mov	r2, r3
 8000a46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a48:	4413      	add	r3, r2
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f107 0008 	add.w	r0, r7, #8
 8000a50:	4a1a      	ldr	r2, [pc, #104]	@ (8000abc <print_real_time_stats+0x310>)
 8000a52:	2110      	movs	r1, #16
 8000a54:	f005 ff68 	bl	8006928 <sniprintf>
                t.created = true;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	f887 3020 	strb.w	r3, [r7, #32]
                result.tasks[result.task_count++] = t;
 8000a5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a62:	1c59      	adds	r1, r3, #1
 8000a64:	6379      	str	r1, [r7, #52]	@ 0x34
 8000a66:	015b      	lsls	r3, r3, #5
 8000a68:	4413      	add	r3, r2
 8000a6a:	461d      	mov	r5, r3
 8000a6c:	f107 0408 	add.w	r4, r7, #8
 8000a70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a74:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000a78:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
        for (int i = 0; i < end_array_size; i++) {
 8000a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a7e:	3301      	adds	r3, #1
 8000a80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000a82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d8c5      	bhi.n	8000a16 <print_real_time_stats+0x26a>
            }
        }

    } while (0);

    if (start_array) free(start_array);
 8000a8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d002      	beq.n	8000a96 <print_real_time_stats+0x2ea>
 8000a90:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000a92:	f005 fd73 	bl	800657c <free>
    if (end_array) free(end_array);
 8000a96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d002      	beq.n	8000aa2 <print_real_time_stats+0x2f6>
 8000a9c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000a9e:	f005 fd6d 	bl	800657c <free>
    return result;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	461c      	mov	r4, r3
 8000aa6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000aaa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000aae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	3760      	adds	r7, #96	@ 0x60
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bdb0      	pop	{r4, r5, r7, pc}
 8000aba:	bf00      	nop
 8000abc:	08007798 	.word	0x08007798

08000ac0 <generate_json_stats>:

// --------------------------------------------------------------------
// Generate JSON string from stats result (no cJSON)
// --------------------------------------------------------------------
char* generate_json_stats(stats_result_t res)
{
 8000ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ac2:	b08f      	sub	sp, #60	@ 0x3c
 8000ac4:	af04      	add	r7, sp, #16
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    // Rough estimate: 100 bytes per task entry
    size_t buffer_size = res.task_count * 100 + 64;
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	2264      	movs	r2, #100	@ 0x64
 8000ad0:	fb02 f303 	mul.w	r3, r2, r3
 8000ad4:	3340      	adds	r3, #64	@ 0x40
 8000ad6:	61fb      	str	r3, [r7, #28]
    char *json = malloc(buffer_size);
 8000ad8:	69f8      	ldr	r0, [r7, #28]
 8000ada:	f005 fd47 	bl	800656c <malloc>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	61bb      	str	r3, [r7, #24]
    if (!json) return NULL;
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d101      	bne.n	8000aec <generate_json_stats+0x2c>
 8000ae8:	2300      	movs	r3, #0
 8000aea:	e090      	b.n	8000c0e <generate_json_stats+0x14e>

    size_t offset = 0;
 8000aec:	2300      	movs	r3, #0
 8000aee:	627b      	str	r3, [r7, #36]	@ 0x24
    offset += snprintf(json + offset, buffer_size - offset, "{ \"tasks\": [ ");
 8000af0:	69ba      	ldr	r2, [r7, #24]
 8000af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000af4:	18d0      	adds	r0, r2, r3
 8000af6:	69fa      	ldr	r2, [r7, #28]
 8000af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000afa:	1ad3      	subs	r3, r2, r3
 8000afc:	4a46      	ldr	r2, [pc, #280]	@ (8000c18 <generate_json_stats+0x158>)
 8000afe:	4619      	mov	r1, r3
 8000b00:	f005 ff12 	bl	8006928 <sniprintf>
 8000b04:	4603      	mov	r3, r0
 8000b06:	461a      	mov	r2, r3
 8000b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0a:	4413      	add	r3, r2
 8000b0c:	627b      	str	r3, [r7, #36]	@ 0x24

    for (size_t i = 0; i < res.task_count; i++) {
 8000b0e:	2300      	movs	r3, #0
 8000b10:	623b      	str	r3, [r7, #32]
 8000b12:	e068      	b.n	8000be6 <generate_json_stats+0x126>
        const task_stats_t *t = &res.tasks[i];
 8000b14:	687a      	ldr	r2, [r7, #4]
 8000b16:	6a3b      	ldr	r3, [r7, #32]
 8000b18:	015b      	lsls	r3, r3, #5
 8000b1a:	4413      	add	r3, r2
 8000b1c:	617b      	str	r3, [r7, #20]
        if (t->created)
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	7e1b      	ldrb	r3, [r3, #24]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d019      	beq.n	8000b5a <generate_json_stats+0x9a>
            offset += snprintf(json + offset, buffer_size - offset,
 8000b26:	69ba      	ldr	r2, [r7, #24]
 8000b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2a:	18d0      	adds	r0, r2, r3
 8000b2c:	69fa      	ldr	r2, [r7, #28]
 8000b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b30:	1ad1      	subs	r1, r2, r3
                "    {\"task_name\": \"%s\", \"status\": \"created\"}%s",
                t->task_name, (i < res.task_count - 1) ? "," : "");
 8000b32:	697c      	ldr	r4, [r7, #20]
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	3b01      	subs	r3, #1
            offset += snprintf(json + offset, buffer_size - offset,
 8000b38:	6a3a      	ldr	r2, [r7, #32]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	d201      	bcs.n	8000b42 <generate_json_stats+0x82>
 8000b3e:	4b37      	ldr	r3, [pc, #220]	@ (8000c1c <generate_json_stats+0x15c>)
 8000b40:	e000      	b.n	8000b44 <generate_json_stats+0x84>
 8000b42:	4b37      	ldr	r3, [pc, #220]	@ (8000c20 <generate_json_stats+0x160>)
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	4623      	mov	r3, r4
 8000b48:	4a36      	ldr	r2, [pc, #216]	@ (8000c24 <generate_json_stats+0x164>)
 8000b4a:	f005 feed 	bl	8006928 <sniprintf>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	461a      	mov	r2, r3
 8000b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b54:	4413      	add	r3, r2
 8000b56:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b58:	e042      	b.n	8000be0 <generate_json_stats+0x120>
        else if (t->deleted)
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	7e5b      	ldrb	r3, [r3, #25]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d019      	beq.n	8000b96 <generate_json_stats+0xd6>
            offset += snprintf(json + offset, buffer_size - offset,
 8000b62:	69ba      	ldr	r2, [r7, #24]
 8000b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b66:	18d0      	adds	r0, r2, r3
 8000b68:	69fa      	ldr	r2, [r7, #28]
 8000b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b6c:	1ad1      	subs	r1, r2, r3
                "    {\"task_name\": \"%s\", \"status\": \"deleted\"}%s",
                t->task_name, (i < res.task_count - 1) ? "," : "");
 8000b6e:	697c      	ldr	r4, [r7, #20]
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	3b01      	subs	r3, #1
            offset += snprintf(json + offset, buffer_size - offset,
 8000b74:	6a3a      	ldr	r2, [r7, #32]
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d201      	bcs.n	8000b7e <generate_json_stats+0xbe>
 8000b7a:	4b28      	ldr	r3, [pc, #160]	@ (8000c1c <generate_json_stats+0x15c>)
 8000b7c:	e000      	b.n	8000b80 <generate_json_stats+0xc0>
 8000b7e:	4b28      	ldr	r3, [pc, #160]	@ (8000c20 <generate_json_stats+0x160>)
 8000b80:	9300      	str	r3, [sp, #0]
 8000b82:	4623      	mov	r3, r4
 8000b84:	4a28      	ldr	r2, [pc, #160]	@ (8000c28 <generate_json_stats+0x168>)
 8000b86:	f005 fecf 	bl	8006928 <sniprintf>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b90:	4413      	add	r3, r2
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b94:	e024      	b.n	8000be0 <generate_json_stats+0x120>
        else
            offset += snprintf(json + offset, buffer_size - offset,
 8000b96:	69ba      	ldr	r2, [r7, #24]
 8000b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b9a:	18d5      	adds	r5, r2, r3
 8000b9c:	69fa      	ldr	r2, [r7, #28]
 8000b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba0:	1ad6      	subs	r6, r2, r3
                "    {\"task_name\": \"%s\", \"run_time\": %" PRIu32 ", \"percentage\": %" PRIu32 ", \"core\": %d}%s",
                t->task_name, t->run_time, t->percentage, t->core_id,
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	603b      	str	r3, [r7, #0]
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	691b      	ldr	r3, [r3, #16]
 8000baa:	697a      	ldr	r2, [r7, #20]
 8000bac:	6952      	ldr	r2, [r2, #20]
 8000bae:	6979      	ldr	r1, [r7, #20]
 8000bb0:	69c9      	ldr	r1, [r1, #28]
                (i < res.task_count - 1) ? "," : "");
 8000bb2:	68b8      	ldr	r0, [r7, #8]
 8000bb4:	3801      	subs	r0, #1
            offset += snprintf(json + offset, buffer_size - offset,
 8000bb6:	6a3c      	ldr	r4, [r7, #32]
 8000bb8:	4284      	cmp	r4, r0
 8000bba:	d201      	bcs.n	8000bc0 <generate_json_stats+0x100>
 8000bbc:	4817      	ldr	r0, [pc, #92]	@ (8000c1c <generate_json_stats+0x15c>)
 8000bbe:	e000      	b.n	8000bc2 <generate_json_stats+0x102>
 8000bc0:	4817      	ldr	r0, [pc, #92]	@ (8000c20 <generate_json_stats+0x160>)
 8000bc2:	9003      	str	r0, [sp, #12]
 8000bc4:	9102      	str	r1, [sp, #8]
 8000bc6:	9201      	str	r2, [sp, #4]
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	4a17      	ldr	r2, [pc, #92]	@ (8000c2c <generate_json_stats+0x16c>)
 8000bce:	4631      	mov	r1, r6
 8000bd0:	4628      	mov	r0, r5
 8000bd2:	f005 fea9 	bl	8006928 <sniprintf>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	461a      	mov	r2, r3
 8000bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bdc:	4413      	add	r3, r2
 8000bde:	627b      	str	r3, [r7, #36]	@ 0x24
    for (size_t i = 0; i < res.task_count; i++) {
 8000be0:	6a3b      	ldr	r3, [r7, #32]
 8000be2:	3301      	adds	r3, #1
 8000be4:	623b      	str	r3, [r7, #32]
 8000be6:	68bb      	ldr	r3, [r7, #8]
 8000be8:	6a3a      	ldr	r2, [r7, #32]
 8000bea:	429a      	cmp	r2, r3
 8000bec:	d392      	bcc.n	8000b14 <generate_json_stats+0x54>
    }

    offset += snprintf(json + offset, buffer_size - offset, " ] }");
 8000bee:	69ba      	ldr	r2, [r7, #24]
 8000bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bf2:	18d0      	adds	r0, r2, r3
 8000bf4:	69fa      	ldr	r2, [r7, #28]
 8000bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	4a0d      	ldr	r2, [pc, #52]	@ (8000c30 <generate_json_stats+0x170>)
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	f005 fe93 	bl	8006928 <sniprintf>
 8000c02:	4603      	mov	r3, r0
 8000c04:	461a      	mov	r2, r3
 8000c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c08:	4413      	add	r3, r2
 8000c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    return json;
 8000c0c:	69bb      	ldr	r3, [r7, #24]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	372c      	adds	r7, #44	@ 0x2c
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c16:	bf00      	nop
 8000c18:	0800779c 	.word	0x0800779c
 8000c1c:	080077ac 	.word	0x080077ac
 8000c20:	080077b0 	.word	0x080077b0
 8000c24:	080077b4 	.word	0x080077b4
 8000c28:	080077e4 	.word	0x080077e4
 8000c2c:	08007814 	.word	0x08007814
 8000c30:	08007860 	.word	0x08007860

08000c34 <uart_print_task>:

// --------------------------------------------------------------------
// Task that handle the uart
// --------------------------------------------------------------------
void uart_print_task(void *custom_user_printf)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]

    char *received_json = NULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60fb      	str	r3, [r7, #12]

    while(1)
    {
        // Wait until something arrives in the queue
        if (xQueueReceive(jsonQueue, &received_json, portMAX_DELAY) == pdPASS)
 8000c40:	4b0e      	ldr	r3, [pc, #56]	@ (8000c7c <uart_print_task+0x48>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f107 010c 	add.w	r1, r7, #12
 8000c48:	f04f 32ff 	mov.w	r2, #4294967295
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f003 fb37 	bl	80042c0 <xQueueReceive>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d1f3      	bne.n	8000c40 <uart_print_task+0xc>
        {
            if (custom_user_printf == NULL)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d104      	bne.n	8000c68 <uart_print_task+0x34>
            {
                printf("%s\n", received_json);
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f005 fe59 	bl	8006918 <puts>
 8000c66:	e003      	b.n	8000c70 <uart_print_task+0x3c>
            }
            else
            {
                // Print the received JSON using the user-defined function
                ((void (*)(char *))custom_user_printf)(received_json);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	68fa      	ldr	r2, [r7, #12]
 8000c6c:	4610      	mov	r0, r2
 8000c6e:	4798      	blx	r3
            }

            free(received_json);
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	4618      	mov	r0, r3
 8000c74:	f005 fc82 	bl	800657c <free>
        if (xQueueReceive(jsonQueue, &received_json, portMAX_DELAY) == pdPASS)
 8000c78:	e7e2      	b.n	8000c40 <uart_print_task+0xc>
 8000c7a:	bf00      	nop
 8000c7c:	200000c0 	.word	0x200000c0

08000c80 <spin_task>:

// --------------------------------------------------------------------
// Task that simulates CPU load
// --------------------------------------------------------------------
void spin_task(void *arg)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
    xSemaphoreTake(sync_spin_task, portMAX_DELAY);
 8000c88:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <spin_task+0x38>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c90:	4618      	mov	r0, r3
 8000c92:	f003 fbf7 	bl	8004484 <xQueueSemaphoreTake>
    while (1) {
        for (int i = 0; i < SPIN_ITER; i++) {
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	e003      	b.n	8000ca4 <spin_task+0x24>
            __asm__ __volatile__("NOP");
 8000c9c:	bf00      	nop
        for (int i = 0; i < SPIN_ITER; i++) {
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	4a05      	ldr	r2, [pc, #20]	@ (8000cbc <spin_task+0x3c>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	ddf7      	ble.n	8000c9c <spin_task+0x1c>
        }
        vTaskDelay(pdMS_TO_TICKS(500));
 8000cac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000cb0:	f003 ffde 	bl	8004c70 <vTaskDelay>
        for (int i = 0; i < SPIN_ITER; i++) {
 8000cb4:	e7ef      	b.n	8000c96 <spin_task+0x16>
 8000cb6:	bf00      	nop
 8000cb8:	200000b8 	.word	0x200000b8
 8000cbc:	0007a11f 	.word	0x0007a11f

08000cc0 <stats_task>:

// --------------------------------------------------------------------
// Task that collects and prints stats as JSON
// --------------------------------------------------------------------
void stats_task(void *arg)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b0ae      	sub	sp, #184	@ 0xb8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
    xSemaphoreTake(sync_stats_task, portMAX_DELAY);
 8000cc8:	4b59      	ldr	r3, [pc, #356]	@ (8000e30 <stats_task+0x170>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f003 fbd7 	bl	8004484 <xQueueSemaphoreTake>

    // Start spin tasks
    #if CPU_LOAD
        for (int i = 0; i < NUM_OF_SPIN_TASKS; i++) {
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000cdc:	e00b      	b.n	8000cf6 <stats_task+0x36>
            xSemaphoreGive(sync_spin_task);
 8000cde:	4b55      	ldr	r3, [pc, #340]	@ (8000e34 <stats_task+0x174>)
 8000ce0:	6818      	ldr	r0, [r3, #0]
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	f003 f9e8 	bl	80040bc <xQueueGenericSend>
        for (int i = 0; i < NUM_OF_SPIN_TASKS; i++) {
 8000cec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000cf6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	ddef      	ble.n	8000cde <stats_task+0x1e>
        }
    #endif

    while (1) {
        // printf("\nCollecting real-time stats...\n");
        stats_result_t res = print_real_time_stats(STATS_TICKS);
 8000cfe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d02:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff fd50 	bl	80007ac <print_real_time_stats>
        get_memory_usage();
 8000d0c:	f7ff fd14 	bl	8000738 <get_memory_usage>

        if (res.status != ESP_OK)
 8000d10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d030      	beq.n	8000d7a <stats_task+0xba>
        {
        	char buffer_[10];
        	sprintf(buffer_, "%d", res.status);
 8000d18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8000d1c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000d20:	4945      	ldr	r1, [pc, #276]	@ (8000e38 <stats_task+0x178>)
 8000d22:	4618      	mov	r0, r3
 8000d24:	f005 fe36 	bl	8006994 <siprintf>
            const char *err_str = buffer_;
 8000d28:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000d2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
            char buffer[128];
            snprintf(buffer, sizeof(buffer),
 8000d30:	f107 0008 	add.w	r0, r7, #8
 8000d34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000d38:	4a40      	ldr	r2, [pc, #256]	@ (8000e3c <stats_task+0x17c>)
 8000d3a:	2180      	movs	r1, #128	@ 0x80
 8000d3c:	f005 fdf4 	bl	8006928 <sniprintf>
                     "{ \"error\": \"stats collection failed\", \"code\": \"%s\" }",
                     err_str);


            char *err_json = strdup(buffer);
 8000d40:	f107 0308 	add.w	r3, r7, #8
 8000d44:	4618      	mov	r0, r3
 8000d46:	f005 ff27 	bl	8006b98 <strdup>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            if (err_json) {
 8000d50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d05d      	beq.n	8000e14 <stats_task+0x154>
                if (xQueueSend(jsonQueue, &err_json, 0) != pdPASS)
 8000d58:	4b39      	ldr	r3, [pc, #228]	@ (8000e40 <stats_task+0x180>)
 8000d5a:	6818      	ldr	r0, [r3, #0]
 8000d5c:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 8000d60:	2300      	movs	r3, #0
 8000d62:	2200      	movs	r2, #0
 8000d64:	f003 f9aa 	bl	80040bc <xQueueGenericSend>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d052      	beq.n	8000e14 <stats_task+0x154>
                {
                    free(err_json);
 8000d6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000d72:	4618      	mov	r0, r3
 8000d74:	f005 fc02 	bl	800657c <free>
 8000d78:	e04c      	b.n	8000e14 <stats_task+0x154>
            }

        }
        else
        {
            char *json = generate_json_stats(res);
 8000d7a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000d82:	f7ff fe9d 	bl	8000ac0 <generate_json_stats>
 8000d86:	4603      	mov	r3, r0
 8000d88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
            if (json) {
 8000d8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d025      	beq.n	8000de0 <stats_task+0x120>

                if (xQueueSend(jsonQueue, &json, 0) != pdPASS) {
 8000d94:	4b2a      	ldr	r3, [pc, #168]	@ (8000e40 <stats_task+0x180>)
 8000d96:	6818      	ldr	r0, [r3, #0]
 8000d98:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	2200      	movs	r2, #0
 8000da0:	f003 f98c 	bl	80040bc <xQueueGenericSend>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d034      	beq.n	8000e14 <stats_task+0x154>

                    char *err_json = strdup("{ \"error\": \"JSON queue full, dropping message\" }");
 8000daa:	4826      	ldr	r0, [pc, #152]	@ (8000e44 <stats_task+0x184>)
 8000dac:	f005 fef4 	bl	8006b98 <strdup>
 8000db0:	4603      	mov	r3, r0
 8000db2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                    if (err_json)
 8000db6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d02a      	beq.n	8000e14 <stats_task+0x154>
                    {
                        if (xQueueSend(jsonQueue, &err_json, 0) != pdPASS)
 8000dbe:	4b20      	ldr	r3, [pc, #128]	@ (8000e40 <stats_task+0x180>)
 8000dc0:	6818      	ldr	r0, [r3, #0]
 8000dc2:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f003 f977 	bl	80040bc <xQueueGenericSend>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d01f      	beq.n	8000e14 <stats_task+0x154>
                        {
                            free(err_json);
 8000dd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f005 fbcf 	bl	800657c <free>
 8000dde:	e019      	b.n	8000e14 <stats_task+0x154>
                }

            }
            else
            {
                char *err_json = strdup("{ \"error\": \"Not enough memory to build JSON\" }");
 8000de0:	4819      	ldr	r0, [pc, #100]	@ (8000e48 <stats_task+0x188>)
 8000de2:	f005 fed9 	bl	8006b98 <strdup>
 8000de6:	4603      	mov	r3, r0
 8000de8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                if (err_json)
 8000dec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d00f      	beq.n	8000e14 <stats_task+0x154>
                {
                    if (xQueueSend(jsonQueue, &err_json, 0) != pdPASS)
 8000df4:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <stats_task+0x180>)
 8000df6:	6818      	ldr	r0, [r3, #0]
 8000df8:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	2200      	movs	r2, #0
 8000e00:	f003 f95c 	bl	80040bc <xQueueGenericSend>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d004      	beq.n	8000e14 <stats_task+0x154>
                    {
                        free(err_json);
 8000e0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f005 fbb4 	bl	800657c <free>
                    }
                }
            }
        }

        if (res.tasks) free(res.tasks);
 8000e14:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d004      	beq.n	8000e26 <stats_task+0x166>
 8000e1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e20:	4618      	mov	r0, r3
 8000e22:	f005 fbab 	bl	800657c <free>
        vTaskDelay(MEASURING_TICKS);
 8000e26:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000e2a:	f003 ff21 	bl	8004c70 <vTaskDelay>
    while (1) {
 8000e2e:	e766      	b.n	8000cfe <stats_task+0x3e>
 8000e30:	200000bc 	.word	0x200000bc
 8000e34:	200000b8 	.word	0x200000b8
 8000e38:	08007868 	.word	0x08007868
 8000e3c:	0800786c 	.word	0x0800786c
 8000e40:	200000c0 	.word	0x200000c0
 8000e44:	080078a4 	.word	0x080078a4
 8000e48:	080078d8 	.word	0x080078d8

08000e4c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	4a07      	ldr	r2, [pc, #28]	@ (8000e78 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	4a06      	ldr	r2, [pc, #24]	@ (8000e7c <vApplicationGetIdleTaskMemory+0x30>)
 8000e62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2280      	movs	r2, #128	@ 0x80
 8000e68:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e6a:	bf00      	nop
 8000e6c:	3714      	adds	r7, #20
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	200000c4 	.word	0x200000c4
 8000e7c:	20000170 	.word	0x20000170

08000e80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e80:	b5b0      	push	{r4, r5, r7, lr}
 8000e82:	b08c      	sub	sp, #48	@ 0x30
 8000e84:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e86:	f000 fc7b 	bl	8001780 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e8a:	f000 f843 	bl	8000f14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e8e:	f000 f92f 	bl	80010f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e92:	f000 f8ad 	bl	8000ff0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000e96:	f000 f901 	bl	800109c <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000e9a:	4b19      	ldr	r3, [pc, #100]	@ (8000f00 <main+0x80>)
 8000e9c:	1d3c      	adds	r4, r7, #4
 8000e9e:	461d      	mov	r5, r3
 8000ea0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ea2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ea8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000eac:	1d3b      	adds	r3, r7, #4
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f002 fef0 	bl	8003c96 <osThreadCreate>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a12      	ldr	r2, [pc, #72]	@ (8000f04 <main+0x84>)
 8000eba:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  CPU_usage_start(custom_user_printf);
 8000ebc:	4812      	ldr	r0, [pc, #72]	@ (8000f08 <main+0x88>)
 8000ebe:	f7ff fb95 	bl	80005ec <CPU_usage_start>

  status = xTaskCreate(dummy_task, "dummy task", 128, NULL, 2, NULL);
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	9301      	str	r3, [sp, #4]
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	9300      	str	r3, [sp, #0]
 8000eca:	2300      	movs	r3, #0
 8000ecc:	2280      	movs	r2, #128	@ 0x80
 8000ece:	490f      	ldr	r1, [pc, #60]	@ (8000f0c <main+0x8c>)
 8000ed0:	480f      	ldr	r0, [pc, #60]	@ (8000f10 <main+0x90>)
 8000ed2:	f003 fd6f 	bl	80049b4 <xTaskCreate>
 8000ed6:	6278      	str	r0, [r7, #36]	@ 0x24
  configASSERT(status == pdPASS);
 8000ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d00b      	beq.n	8000ef6 <main+0x76>
	__asm volatile
 8000ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ee2:	f383 8811 	msr	BASEPRI, r3
 8000ee6:	f3bf 8f6f 	isb	sy
 8000eea:	f3bf 8f4f 	dsb	sy
 8000eee:	623b      	str	r3, [r7, #32]
}
 8000ef0:	bf00      	nop
 8000ef2:	bf00      	nop
 8000ef4:	e7fd      	b.n	8000ef2 <main+0x72>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000ef6:	f002 fec7 	bl	8003c88 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000efa:	bf00      	nop
 8000efc:	e7fd      	b.n	8000efa <main+0x7a>
 8000efe:	bf00      	nop
 8000f00:	08007920 	.word	0x08007920
 8000f04:	20000400 	.word	0x20000400
 8000f08:	08001211 	.word	0x08001211
 8000f0c:	08007908 	.word	0x08007908
 8000f10:	080011fd 	.word	0x080011fd

08000f14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b094      	sub	sp, #80	@ 0x50
 8000f18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1a:	f107 031c 	add.w	r3, r7, #28
 8000f1e:	2234      	movs	r2, #52	@ 0x34
 8000f20:	2100      	movs	r1, #0
 8000f22:	4618      	mov	r0, r3
 8000f24:	f005 fe30 	bl	8006b88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f28:	f107 0308 	add.w	r3, r7, #8
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	60da      	str	r2, [r3, #12]
 8000f36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f38:	2300      	movs	r3, #0
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe8 <SystemClock_Config+0xd4>)
 8000f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f40:	4a29      	ldr	r2, [pc, #164]	@ (8000fe8 <SystemClock_Config+0xd4>)
 8000f42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f48:	4b27      	ldr	r3, [pc, #156]	@ (8000fe8 <SystemClock_Config+0xd4>)
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f54:	2300      	movs	r3, #0
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	4b24      	ldr	r3, [pc, #144]	@ (8000fec <SystemClock_Config+0xd8>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f60:	4a22      	ldr	r2, [pc, #136]	@ (8000fec <SystemClock_Config+0xd8>)
 8000f62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4b20      	ldr	r3, [pc, #128]	@ (8000fec <SystemClock_Config+0xd8>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f70:	603b      	str	r3, [r7, #0]
 8000f72:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f74:	2302      	movs	r3, #2
 8000f76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f7c:	2310      	movs	r3, #16
 8000f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f80:	2302      	movs	r3, #2
 8000f82:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f84:	2300      	movs	r3, #0
 8000f86:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f88:	2310      	movs	r3, #16
 8000f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f8c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000f90:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f92:	2304      	movs	r3, #4
 8000f94:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f96:	2302      	movs	r3, #2
 8000f98:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f9e:	f107 031c 	add.w	r3, r7, #28
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f001 fa3a 	bl	800241c <HAL_RCC_OscConfig>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000fae:	f000 f993 	bl	80012d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb2:	230f      	movs	r3, #15
 8000fb4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fc8:	f107 0308 	add.w	r3, r7, #8
 8000fcc:	2102      	movs	r1, #2
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 fea8 	bl	8001d24 <HAL_RCC_ClockConfig>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000fda:	f000 f97d 	bl	80012d8 <Error_Handler>
  }
}
 8000fde:	bf00      	nop
 8000fe0:	3750      	adds	r7, #80	@ 0x50
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40007000 	.word	0x40007000

08000ff0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08a      	sub	sp, #40	@ 0x28
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ff6:	f107 0320 	add.w	r3, r7, #32
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
 800100c:	611a      	str	r2, [r3, #16]
 800100e:	615a      	str	r2, [r3, #20]
 8001010:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001012:	4b21      	ldr	r3, [pc, #132]	@ (8001098 <MX_TIM2_Init+0xa8>)
 8001014:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001018:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800101a:	4b1f      	ldr	r3, [pc, #124]	@ (8001098 <MX_TIM2_Init+0xa8>)
 800101c:	2253      	movs	r2, #83	@ 0x53
 800101e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001020:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <MX_TIM2_Init+0xa8>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001026:	4b1c      	ldr	r3, [pc, #112]	@ (8001098 <MX_TIM2_Init+0xa8>)
 8001028:	f04f 32ff 	mov.w	r2, #4294967295
 800102c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800102e:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <MX_TIM2_Init+0xa8>)
 8001030:	2200      	movs	r2, #0
 8001032:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001034:	4b18      	ldr	r3, [pc, #96]	@ (8001098 <MX_TIM2_Init+0xa8>)
 8001036:	2200      	movs	r2, #0
 8001038:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800103a:	4817      	ldr	r0, [pc, #92]	@ (8001098 <MX_TIM2_Init+0xa8>)
 800103c:	f001 fd56 	bl	8002aec <HAL_TIM_OC_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001046:	f000 f947 	bl	80012d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800104a:	2300      	movs	r3, #0
 800104c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800104e:	2300      	movs	r3, #0
 8001050:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001052:	f107 0320 	add.w	r3, r7, #32
 8001056:	4619      	mov	r1, r3
 8001058:	480f      	ldr	r0, [pc, #60]	@ (8001098 <MX_TIM2_Init+0xa8>)
 800105a:	f002 f961 	bl	8003320 <HAL_TIMEx_MasterConfigSynchronization>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001064:	f000 f938 	bl	80012d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001078:	1d3b      	adds	r3, r7, #4
 800107a:	2200      	movs	r2, #0
 800107c:	4619      	mov	r1, r3
 800107e:	4806      	ldr	r0, [pc, #24]	@ (8001098 <MX_TIM2_Init+0xa8>)
 8001080:	f001 fe74 	bl	8002d6c <HAL_TIM_OC_ConfigChannel>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800108a:	f000 f925 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800108e:	bf00      	nop
 8001090:	3728      	adds	r7, #40	@ 0x28
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	20000370 	.word	0x20000370

0800109c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010a0:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <MX_USART2_UART_Init+0x4c>)
 80010a2:	4a12      	ldr	r2, [pc, #72]	@ (80010ec <MX_USART2_UART_Init+0x50>)
 80010a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010a6:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <MX_USART2_UART_Init+0x4c>)
 80010a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010ae:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <MX_USART2_UART_Init+0x4c>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010b4:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <MX_USART2_UART_Init+0x4c>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010ba:	4b0b      	ldr	r3, [pc, #44]	@ (80010e8 <MX_USART2_UART_Init+0x4c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010c0:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <MX_USART2_UART_Init+0x4c>)
 80010c2:	220c      	movs	r2, #12
 80010c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010c6:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <MX_USART2_UART_Init+0x4c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010cc:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <MX_USART2_UART_Init+0x4c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010d2:	4805      	ldr	r0, [pc, #20]	@ (80010e8 <MX_USART2_UART_Init+0x4c>)
 80010d4:	f002 f9b4 	bl	8003440 <HAL_UART_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010de:	f000 f8fb 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200003b8 	.word	0x200003b8
 80010ec:	40004400 	.word	0x40004400

080010f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08a      	sub	sp, #40	@ 0x28
 80010f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f6:	f107 0314 	add.w	r3, r7, #20
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]
 8001104:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
 800110a:	4b38      	ldr	r3, [pc, #224]	@ (80011ec <MX_GPIO_Init+0xfc>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110e:	4a37      	ldr	r2, [pc, #220]	@ (80011ec <MX_GPIO_Init+0xfc>)
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	6313      	str	r3, [r2, #48]	@ 0x30
 8001116:	4b35      	ldr	r3, [pc, #212]	@ (80011ec <MX_GPIO_Init+0xfc>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	4b31      	ldr	r3, [pc, #196]	@ (80011ec <MX_GPIO_Init+0xfc>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112a:	4a30      	ldr	r2, [pc, #192]	@ (80011ec <MX_GPIO_Init+0xfc>)
 800112c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001130:	6313      	str	r3, [r2, #48]	@ 0x30
 8001132:	4b2e      	ldr	r3, [pc, #184]	@ (80011ec <MX_GPIO_Init+0xfc>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	60bb      	str	r3, [r7, #8]
 8001142:	4b2a      	ldr	r3, [pc, #168]	@ (80011ec <MX_GPIO_Init+0xfc>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001146:	4a29      	ldr	r2, [pc, #164]	@ (80011ec <MX_GPIO_Init+0xfc>)
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	6313      	str	r3, [r2, #48]	@ 0x30
 800114e:	4b27      	ldr	r3, [pc, #156]	@ (80011ec <MX_GPIO_Init+0xfc>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	4b23      	ldr	r3, [pc, #140]	@ (80011ec <MX_GPIO_Init+0xfc>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	4a22      	ldr	r2, [pc, #136]	@ (80011ec <MX_GPIO_Init+0xfc>)
 8001164:	f043 0302 	orr.w	r3, r3, #2
 8001168:	6313      	str	r3, [r2, #48]	@ 0x30
 800116a:	4b20      	ldr	r3, [pc, #128]	@ (80011ec <MX_GPIO_Init+0xfc>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	607b      	str	r3, [r7, #4]
 8001174:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	2120      	movs	r1, #32
 800117a:	481d      	ldr	r0, [pc, #116]	@ (80011f0 <MX_GPIO_Init+0x100>)
 800117c:	f000 fdb8 	bl	8001cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001186:	481b      	ldr	r0, [pc, #108]	@ (80011f4 <MX_GPIO_Init+0x104>)
 8001188:	f000 fdb2 	bl	8001cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800118c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001192:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4619      	mov	r1, r3
 80011a2:	4815      	ldr	r0, [pc, #84]	@ (80011f8 <MX_GPIO_Init+0x108>)
 80011a4:	f000 fc10 	bl	80019c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011a8:	2320      	movs	r3, #32
 80011aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ac:	2301      	movs	r3, #1
 80011ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b4:	2300      	movs	r3, #0
 80011b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4619      	mov	r1, r3
 80011be:	480c      	ldr	r0, [pc, #48]	@ (80011f0 <MX_GPIO_Init+0x100>)
 80011c0:	f000 fc02 	bl	80019c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80011c4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80011c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ca:	2301      	movs	r3, #1
 80011cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d2:	2300      	movs	r3, #0
 80011d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	4805      	ldr	r0, [pc, #20]	@ (80011f4 <MX_GPIO_Init+0x104>)
 80011de:	f000 fbf3 	bl	80019c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011e2:	bf00      	nop
 80011e4:	3728      	adds	r7, #40	@ 0x28
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40023800 	.word	0x40023800
 80011f0:	40020000 	.word	0x40020000
 80011f4:	40020400 	.word	0x40020400
 80011f8:	40020800 	.word	0x40020800

080011fc <dummy_task>:

/* USER CODE BEGIN 4 */


void dummy_task(void *arg)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  while(1)
  {

    vTaskDelay(pdMS_TO_TICKS(1000));
 8001204:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001208:	f003 fd32 	bl	8004c70 <vTaskDelay>
 800120c:	e7fa      	b.n	8001204 <dummy_task+0x8>
	...

08001210 <custom_user_printf>:

  }
}

void custom_user_printf(char *received_json)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)received_json, strlen(received_json), HAL_MAX_DELAY);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7fe fff9 	bl	8000210 <strlen>
 800121e:	4603      	mov	r3, r0
 8001220:	b29a      	uxth	r2, r3
 8001222:	f04f 33ff 	mov.w	r3, #4294967295
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	480b      	ldr	r0, [pc, #44]	@ (8001258 <custom_user_printf+0x48>)
 800122a:	f002 f959 	bl	80034e0 <HAL_UART_Transmit>
	const char newline[] = "\r\n";
 800122e:	4a0b      	ldr	r2, [pc, #44]	@ (800125c <custom_user_printf+0x4c>)
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	6812      	ldr	r2, [r2, #0]
 8001236:	4611      	mov	r1, r2
 8001238:	8019      	strh	r1, [r3, #0]
 800123a:	3302      	adds	r3, #2
 800123c:	0c12      	lsrs	r2, r2, #16
 800123e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)newline, strlen(newline), HAL_MAX_DELAY);
 8001240:	f107 010c 	add.w	r1, r7, #12
 8001244:	f04f 33ff 	mov.w	r3, #4294967295
 8001248:	2202      	movs	r2, #2
 800124a:	4803      	ldr	r0, [pc, #12]	@ (8001258 <custom_user_printf+0x48>)
 800124c:	f002 f948 	bl	80034e0 <HAL_UART_Transmit>
//    printf("%s\n", received_json);
}
 8001250:	bf00      	nop
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	200003b8 	.word	0x200003b8
 800125c:	0800793c 	.word	0x0800793c

08001260 <configureTimerForRunTimeStats>:

void configureTimerForRunTimeStats(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    /* Configure TIM2 as a free-running counter at 1 MHz */
    HAL_TIM_Base_Start_IT(&htim2);
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <configureTimerForRunTimeStats+0x10>)
 8001266:	f001 fbd1 	bl	8002a0c <HAL_TIM_Base_Start_IT>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000370 	.word	0x20000370

08001274 <getRunTimeCounterValue>:

uint32_t getRunTimeCounterValue(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(&htim2);
 8001278:	4b03      	ldr	r3, [pc, #12]	@ (8001288 <getRunTimeCounterValue+0x14>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800127e:	4618      	mov	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	20000370 	.word	0x20000370

0800128c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001294:	2001      	movs	r0, #1
 8001296:	f002 fd4a 	bl	8003d2e <osDelay>
 800129a:	e7fb      	b.n	8001294 <StartDefaultTask+0x8>

0800129c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a09      	ldr	r2, [pc, #36]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d101      	bne.n	80012b2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80012ae:	f000 fa89 	bl	80017c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012ba:	d104      	bne.n	80012c6 <HAL_TIM_PeriodElapsedCallback+0x2a>
  {
	  ulHighFrequencyTimerTicks++;
 80012bc:	4b05      	ldr	r3, [pc, #20]	@ (80012d4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3301      	adds	r3, #1
 80012c2:	4a04      	ldr	r2, [pc, #16]	@ (80012d4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80012c4:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END Callback 1 */
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40001000 	.word	0x40001000
 80012d4:	20000404 	.word	0x20000404

080012d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
}
 80012de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e0:	bf00      	nop
 80012e2:	e7fd      	b.n	80012e0 <Error_Handler+0x8>

080012e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	4b12      	ldr	r3, [pc, #72]	@ (8001338 <HAL_MspInit+0x54>)
 80012f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012f2:	4a11      	ldr	r2, [pc, #68]	@ (8001338 <HAL_MspInit+0x54>)
 80012f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80012fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <HAL_MspInit+0x54>)
 80012fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	603b      	str	r3, [r7, #0]
 800130a:	4b0b      	ldr	r3, [pc, #44]	@ (8001338 <HAL_MspInit+0x54>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130e:	4a0a      	ldr	r2, [pc, #40]	@ (8001338 <HAL_MspInit+0x54>)
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001314:	6413      	str	r3, [r2, #64]	@ 0x40
 8001316:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <HAL_MspInit+0x54>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001322:	2200      	movs	r2, #0
 8001324:	210f      	movs	r1, #15
 8001326:	f06f 0001 	mvn.w	r0, #1
 800132a:	f000 fb23 	bl	8001974 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800

0800133c <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800134c:	d115      	bne.n	800137a <HAL_TIM_OC_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <HAL_TIM_OC_MspInit+0x48>)
 8001354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001356:	4a0b      	ldr	r2, [pc, #44]	@ (8001384 <HAL_TIM_OC_MspInit+0x48>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	6413      	str	r3, [r2, #64]	@ 0x40
 800135e:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <HAL_TIM_OC_MspInit+0x48>)
 8001360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800136a:	2200      	movs	r2, #0
 800136c:	2105      	movs	r1, #5
 800136e:	201c      	movs	r0, #28
 8001370:	f000 fb00 	bl	8001974 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001374:	201c      	movs	r0, #28
 8001376:	f000 fb19 	bl	80019ac <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40023800 	.word	0x40023800

08001388 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08a      	sub	sp, #40	@ 0x28
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a19      	ldr	r2, [pc, #100]	@ (800140c <HAL_UART_MspInit+0x84>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d12b      	bne.n	8001402 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	4b18      	ldr	r3, [pc, #96]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b2:	4a17      	ldr	r2, [pc, #92]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ba:	4b15      	ldr	r3, [pc, #84]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	4b11      	ldr	r3, [pc, #68]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	4a10      	ldr	r2, [pc, #64]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013e2:	230c      	movs	r3, #12
 80013e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ee:	2303      	movs	r3, #3
 80013f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013f2:	2307      	movs	r3, #7
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	4619      	mov	r1, r3
 80013fc:	4805      	ldr	r0, [pc, #20]	@ (8001414 <HAL_UART_MspInit+0x8c>)
 80013fe:	f000 fae3 	bl	80019c8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001402:	bf00      	nop
 8001404:	3728      	adds	r7, #40	@ 0x28
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40004400 	.word	0x40004400
 8001410:	40023800 	.word	0x40023800
 8001414:	40020000 	.word	0x40020000

08001418 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08e      	sub	sp, #56	@ 0x38
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001420:	2300      	movs	r3, #0
 8001422:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001424:	2300      	movs	r3, #0
 8001426:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001428:	2300      	movs	r3, #0
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	4b33      	ldr	r3, [pc, #204]	@ (80014fc <HAL_InitTick+0xe4>)
 800142e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001430:	4a32      	ldr	r2, [pc, #200]	@ (80014fc <HAL_InitTick+0xe4>)
 8001432:	f043 0310 	orr.w	r3, r3, #16
 8001436:	6413      	str	r3, [r2, #64]	@ 0x40
 8001438:	4b30      	ldr	r3, [pc, #192]	@ (80014fc <HAL_InitTick+0xe4>)
 800143a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143c:	f003 0310 	and.w	r3, r3, #16
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001444:	f107 0210 	add.w	r2, r7, #16
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	4611      	mov	r1, r2
 800144e:	4618      	mov	r0, r3
 8001450:	f000 fd82 	bl	8001f58 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001454:	6a3b      	ldr	r3, [r7, #32]
 8001456:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800145a:	2b00      	cmp	r3, #0
 800145c:	d103      	bne.n	8001466 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800145e:	f000 fd53 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 8001462:	6378      	str	r0, [r7, #52]	@ 0x34
 8001464:	e004      	b.n	8001470 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001466:	f000 fd4f 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 800146a:	4603      	mov	r3, r0
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001472:	4a23      	ldr	r2, [pc, #140]	@ (8001500 <HAL_InitTick+0xe8>)
 8001474:	fba2 2303 	umull	r2, r3, r2, r3
 8001478:	0c9b      	lsrs	r3, r3, #18
 800147a:	3b01      	subs	r3, #1
 800147c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800147e:	4b21      	ldr	r3, [pc, #132]	@ (8001504 <HAL_InitTick+0xec>)
 8001480:	4a21      	ldr	r2, [pc, #132]	@ (8001508 <HAL_InitTick+0xf0>)
 8001482:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001484:	4b1f      	ldr	r3, [pc, #124]	@ (8001504 <HAL_InitTick+0xec>)
 8001486:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800148a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800148c:	4a1d      	ldr	r2, [pc, #116]	@ (8001504 <HAL_InitTick+0xec>)
 800148e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001490:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001492:	4b1c      	ldr	r3, [pc, #112]	@ (8001504 <HAL_InitTick+0xec>)
 8001494:	2200      	movs	r2, #0
 8001496:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001498:	4b1a      	ldr	r3, [pc, #104]	@ (8001504 <HAL_InitTick+0xec>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149e:	4b19      	ldr	r3, [pc, #100]	@ (8001504 <HAL_InitTick+0xec>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80014a4:	4817      	ldr	r0, [pc, #92]	@ (8001504 <HAL_InitTick+0xec>)
 80014a6:	f001 fa57 	bl	8002958 <HAL_TIM_Base_Init>
 80014aa:	4603      	mov	r3, r0
 80014ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80014b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d11b      	bne.n	80014f0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80014b8:	4812      	ldr	r0, [pc, #72]	@ (8001504 <HAL_InitTick+0xec>)
 80014ba:	f001 faa7 	bl	8002a0c <HAL_TIM_Base_Start_IT>
 80014be:	4603      	mov	r3, r0
 80014c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80014c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d111      	bne.n	80014f0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80014cc:	2036      	movs	r0, #54	@ 0x36
 80014ce:	f000 fa6d 	bl	80019ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b0f      	cmp	r3, #15
 80014d6:	d808      	bhi.n	80014ea <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80014d8:	2200      	movs	r2, #0
 80014da:	6879      	ldr	r1, [r7, #4]
 80014dc:	2036      	movs	r0, #54	@ 0x36
 80014de:	f000 fa49 	bl	8001974 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014e2:	4a0a      	ldr	r2, [pc, #40]	@ (800150c <HAL_InitTick+0xf4>)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	e002      	b.n	80014f0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80014f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3738      	adds	r7, #56	@ 0x38
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40023800 	.word	0x40023800
 8001500:	431bde83 	.word	0x431bde83
 8001504:	20000408 	.word	0x20000408
 8001508:	40001000 	.word	0x40001000
 800150c:	20000004 	.word	0x20000004

08001510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <NMI_Handler+0x4>

08001518 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <HardFault_Handler+0x4>

08001520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <MemManage_Handler+0x4>

08001528 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <BusFault_Handler+0x4>

08001530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <UsageFault_Handler+0x4>

08001538 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
	...

08001548 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800154c:	4802      	ldr	r0, [pc, #8]	@ (8001558 <TIM2_IRQHandler+0x10>)
 800154e:	f001 fb1c 	bl	8002b8a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000370 	.word	0x20000370

0800155c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001560:	4802      	ldr	r0, [pc, #8]	@ (800156c <TIM6_DAC_IRQHandler+0x10>)
 8001562:	f001 fb12 	bl	8002b8a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20000408 	.word	0x20000408

08001570 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800157a:	4b0f      	ldr	r3, [pc, #60]	@ (80015b8 <ITM_SendChar+0x48>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a0e      	ldr	r2, [pc, #56]	@ (80015b8 <ITM_SendChar+0x48>)
 8001580:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001584:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001586:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <ITM_SendChar+0x4c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a0c      	ldr	r2, [pc, #48]	@ (80015bc <ITM_SendChar+0x4c>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001592:	bf00      	nop
 8001594:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d0f8      	beq.n	8001594 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80015a2:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	6013      	str	r3, [r2, #0]
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000edfc 	.word	0xe000edfc
 80015bc:	e0000e00 	.word	0xe0000e00

080015c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
 80015d0:	e00a      	b.n	80015e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015d2:	f3af 8000 	nop.w
 80015d6:	4601      	mov	r1, r0
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	1c5a      	adds	r2, r3, #1
 80015dc:	60ba      	str	r2, [r7, #8]
 80015de:	b2ca      	uxtb	r2, r1
 80015e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	3301      	adds	r3, #1
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	dbf0      	blt.n	80015d2 <_read+0x12>
  }

  return len;
 80015f0:	687b      	ldr	r3, [r7, #4]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3718      	adds	r7, #24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b086      	sub	sp, #24
 80015fe:	af00      	add	r7, sp, #0
 8001600:	60f8      	str	r0, [r7, #12]
 8001602:	60b9      	str	r1, [r7, #8]
 8001604:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	e009      	b.n	8001620 <_write+0x26>
  {
//    __io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	1c5a      	adds	r2, r3, #1
 8001610:	60ba      	str	r2, [r7, #8]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff ffab 	bl	8001570 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3301      	adds	r3, #1
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	429a      	cmp	r2, r3
 8001626:	dbf1      	blt.n	800160c <_write+0x12>
  }
  return len;
 8001628:	687b      	ldr	r3, [r7, #4]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3718      	adds	r7, #24
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <_close>:

int _close(int file)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800163e:	4618      	mov	r0, r3
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
 8001652:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800165a:	605a      	str	r2, [r3, #4]
  return 0;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <_isatty>:

int _isatty(int file)
{
 800166a:	b480      	push	{r7}
 800166c:	b083      	sub	sp, #12
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001672:	2301      	movs	r3, #1
}
 8001674:	4618      	mov	r0, r3
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
	...

0800169c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a4:	4a14      	ldr	r2, [pc, #80]	@ (80016f8 <_sbrk+0x5c>)
 80016a6:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <_sbrk+0x60>)
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016b0:	4b13      	ldr	r3, [pc, #76]	@ (8001700 <_sbrk+0x64>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d102      	bne.n	80016be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016b8:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <_sbrk+0x64>)
 80016ba:	4a12      	ldr	r2, [pc, #72]	@ (8001704 <_sbrk+0x68>)
 80016bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016be:	4b10      	ldr	r3, [pc, #64]	@ (8001700 <_sbrk+0x64>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d207      	bcs.n	80016dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016cc:	f005 fb34 	bl	8006d38 <__errno>
 80016d0:	4603      	mov	r3, r0
 80016d2:	220c      	movs	r2, #12
 80016d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016d6:	f04f 33ff 	mov.w	r3, #4294967295
 80016da:	e009      	b.n	80016f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016dc:	4b08      	ldr	r3, [pc, #32]	@ (8001700 <_sbrk+0x64>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016e2:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <_sbrk+0x64>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4413      	add	r3, r2
 80016ea:	4a05      	ldr	r2, [pc, #20]	@ (8001700 <_sbrk+0x64>)
 80016ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ee:	68fb      	ldr	r3, [r7, #12]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20020000 	.word	0x20020000
 80016fc:	00000400 	.word	0x00000400
 8001700:	20000450 	.word	0x20000450
 8001704:	20010700 	.word	0x20010700

08001708 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800170c:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <SystemInit+0x20>)
 800170e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001712:	4a05      	ldr	r2, [pc, #20]	@ (8001728 <SystemInit+0x20>)
 8001714:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001718:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800172c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001764 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001730:	f7ff ffea 	bl	8001708 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001734:	480c      	ldr	r0, [pc, #48]	@ (8001768 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001736:	490d      	ldr	r1, [pc, #52]	@ (800176c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001738:	4a0d      	ldr	r2, [pc, #52]	@ (8001770 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800173a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800173c:	e002      	b.n	8001744 <LoopCopyDataInit>

0800173e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800173e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001740:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001742:	3304      	adds	r3, #4

08001744 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001744:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001746:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001748:	d3f9      	bcc.n	800173e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174a:	4a0a      	ldr	r2, [pc, #40]	@ (8001774 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800174c:	4c0a      	ldr	r4, [pc, #40]	@ (8001778 <LoopFillZerobss+0x22>)
  movs r3, #0
 800174e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001750:	e001      	b.n	8001756 <LoopFillZerobss>

08001752 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001752:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001754:	3204      	adds	r2, #4

08001756 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001756:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001758:	d3fb      	bcc.n	8001752 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800175a:	f005 faf3 	bl	8006d44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800175e:	f7ff fb8f 	bl	8000e80 <main>
  bx  lr    
 8001762:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001764:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800176c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001770:	080079cc 	.word	0x080079cc
  ldr r2, =_sbss
 8001774:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001778:	20010700 	.word	0x20010700

0800177c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800177c:	e7fe      	b.n	800177c <ADC_IRQHandler>
	...

08001780 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001784:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <HAL_Init+0x40>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a0d      	ldr	r2, [pc, #52]	@ (80017c0 <HAL_Init+0x40>)
 800178a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800178e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001790:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <HAL_Init+0x40>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a0a      	ldr	r2, [pc, #40]	@ (80017c0 <HAL_Init+0x40>)
 8001796:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800179a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800179c:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <HAL_Init+0x40>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a07      	ldr	r2, [pc, #28]	@ (80017c0 <HAL_Init+0x40>)
 80017a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a8:	2003      	movs	r0, #3
 80017aa:	f000 f8d8 	bl	800195e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ae:	200f      	movs	r0, #15
 80017b0:	f7ff fe32 	bl	8001418 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b4:	f7ff fd96 	bl	80012e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40023c00 	.word	0x40023c00

080017c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_IncTick+0x20>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_IncTick+0x24>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4413      	add	r3, r2
 80017d4:	4a04      	ldr	r2, [pc, #16]	@ (80017e8 <HAL_IncTick+0x24>)
 80017d6:	6013      	str	r3, [r2, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000008 	.word	0x20000008
 80017e8:	20000454 	.word	0x20000454

080017ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  return uwTick;
 80017f0:	4b03      	ldr	r3, [pc, #12]	@ (8001800 <HAL_GetTick+0x14>)
 80017f2:	681b      	ldr	r3, [r3, #0]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000454 	.word	0x20000454

08001804 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001814:	4b0c      	ldr	r3, [pc, #48]	@ (8001848 <__NVIC_SetPriorityGrouping+0x44>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800181a:	68ba      	ldr	r2, [r7, #8]
 800181c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001820:	4013      	ands	r3, r2
 8001822:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800182c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001830:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001834:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001836:	4a04      	ldr	r2, [pc, #16]	@ (8001848 <__NVIC_SetPriorityGrouping+0x44>)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	60d3      	str	r3, [r2, #12]
}
 800183c:	bf00      	nop
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001850:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <__NVIC_GetPriorityGrouping+0x18>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	0a1b      	lsrs	r3, r3, #8
 8001856:	f003 0307 	and.w	r3, r3, #7
}
 800185a:	4618      	mov	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	2b00      	cmp	r3, #0
 8001878:	db0b      	blt.n	8001892 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	f003 021f 	and.w	r2, r3, #31
 8001880:	4907      	ldr	r1, [pc, #28]	@ (80018a0 <__NVIC_EnableIRQ+0x38>)
 8001882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001886:	095b      	lsrs	r3, r3, #5
 8001888:	2001      	movs	r0, #1
 800188a:	fa00 f202 	lsl.w	r2, r0, r2
 800188e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	e000e100 	.word	0xe000e100

080018a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	6039      	str	r1, [r7, #0]
 80018ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	db0a      	blt.n	80018ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	490c      	ldr	r1, [pc, #48]	@ (80018f0 <__NVIC_SetPriority+0x4c>)
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	0112      	lsls	r2, r2, #4
 80018c4:	b2d2      	uxtb	r2, r2
 80018c6:	440b      	add	r3, r1
 80018c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018cc:	e00a      	b.n	80018e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	4908      	ldr	r1, [pc, #32]	@ (80018f4 <__NVIC_SetPriority+0x50>)
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	f003 030f 	and.w	r3, r3, #15
 80018da:	3b04      	subs	r3, #4
 80018dc:	0112      	lsls	r2, r2, #4
 80018de:	b2d2      	uxtb	r2, r2
 80018e0:	440b      	add	r3, r1
 80018e2:	761a      	strb	r2, [r3, #24]
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	e000e100 	.word	0xe000e100
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b089      	sub	sp, #36	@ 0x24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	f1c3 0307 	rsb	r3, r3, #7
 8001912:	2b04      	cmp	r3, #4
 8001914:	bf28      	it	cs
 8001916:	2304      	movcs	r3, #4
 8001918:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	3304      	adds	r3, #4
 800191e:	2b06      	cmp	r3, #6
 8001920:	d902      	bls.n	8001928 <NVIC_EncodePriority+0x30>
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	3b03      	subs	r3, #3
 8001926:	e000      	b.n	800192a <NVIC_EncodePriority+0x32>
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800192c:	f04f 32ff 	mov.w	r2, #4294967295
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	43da      	mvns	r2, r3
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	401a      	ands	r2, r3
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001940:	f04f 31ff 	mov.w	r1, #4294967295
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	fa01 f303 	lsl.w	r3, r1, r3
 800194a:	43d9      	mvns	r1, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001950:	4313      	orrs	r3, r2
         );
}
 8001952:	4618      	mov	r0, r3
 8001954:	3724      	adds	r7, #36	@ 0x24
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff ff4c 	bl	8001804 <__NVIC_SetPriorityGrouping>
}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
 8001980:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001986:	f7ff ff61 	bl	800184c <__NVIC_GetPriorityGrouping>
 800198a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	68b9      	ldr	r1, [r7, #8]
 8001990:	6978      	ldr	r0, [r7, #20]
 8001992:	f7ff ffb1 	bl	80018f8 <NVIC_EncodePriority>
 8001996:	4602      	mov	r2, r0
 8001998:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800199c:	4611      	mov	r1, r2
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff ff80 	bl	80018a4 <__NVIC_SetPriority>
}
 80019a4:	bf00      	nop
 80019a6:	3718      	adds	r7, #24
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff ff54 	bl	8001868 <__NVIC_EnableIRQ>
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b089      	sub	sp, #36	@ 0x24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019da:	2300      	movs	r3, #0
 80019dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019de:	2300      	movs	r3, #0
 80019e0:	61fb      	str	r3, [r7, #28]
 80019e2:	e165      	b.n	8001cb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019e4:	2201      	movs	r2, #1
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	697a      	ldr	r2, [r7, #20]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	f040 8154 	bne.w	8001caa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f003 0303 	and.w	r3, r3, #3
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d005      	beq.n	8001a1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d130      	bne.n	8001a7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	2203      	movs	r2, #3
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	68da      	ldr	r2, [r3, #12]
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	005b      	lsls	r3, r3, #1
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a50:	2201      	movs	r2, #1
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	091b      	lsrs	r3, r3, #4
 8001a66:	f003 0201 	and.w	r2, r3, #1
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 0303 	and.w	r3, r3, #3
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	d017      	beq.n	8001ab8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	2203      	movs	r2, #3
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	69ba      	ldr	r2, [r7, #24]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d123      	bne.n	8001b0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	08da      	lsrs	r2, r3, #3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3208      	adds	r2, #8
 8001acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	f003 0307 	and.w	r3, r3, #7
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	220f      	movs	r2, #15
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	691a      	ldr	r2, [r3, #16]
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	08da      	lsrs	r2, r3, #3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3208      	adds	r2, #8
 8001b06:	69b9      	ldr	r1, [r7, #24]
 8001b08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	2203      	movs	r2, #3
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	4013      	ands	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0203 	and.w	r2, r3, #3
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 80ae 	beq.w	8001caa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	4b5d      	ldr	r3, [pc, #372]	@ (8001cc8 <HAL_GPIO_Init+0x300>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b56:	4a5c      	ldr	r2, [pc, #368]	@ (8001cc8 <HAL_GPIO_Init+0x300>)
 8001b58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b5e:	4b5a      	ldr	r3, [pc, #360]	@ (8001cc8 <HAL_GPIO_Init+0x300>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b6a:	4a58      	ldr	r2, [pc, #352]	@ (8001ccc <HAL_GPIO_Init+0x304>)
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	089b      	lsrs	r3, r3, #2
 8001b70:	3302      	adds	r3, #2
 8001b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	220f      	movs	r2, #15
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	43db      	mvns	r3, r3
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a4f      	ldr	r2, [pc, #316]	@ (8001cd0 <HAL_GPIO_Init+0x308>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d025      	beq.n	8001be2 <HAL_GPIO_Init+0x21a>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a4e      	ldr	r2, [pc, #312]	@ (8001cd4 <HAL_GPIO_Init+0x30c>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d01f      	beq.n	8001bde <HAL_GPIO_Init+0x216>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a4d      	ldr	r2, [pc, #308]	@ (8001cd8 <HAL_GPIO_Init+0x310>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d019      	beq.n	8001bda <HAL_GPIO_Init+0x212>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a4c      	ldr	r2, [pc, #304]	@ (8001cdc <HAL_GPIO_Init+0x314>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d013      	beq.n	8001bd6 <HAL_GPIO_Init+0x20e>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a4b      	ldr	r2, [pc, #300]	@ (8001ce0 <HAL_GPIO_Init+0x318>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d00d      	beq.n	8001bd2 <HAL_GPIO_Init+0x20a>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4a      	ldr	r2, [pc, #296]	@ (8001ce4 <HAL_GPIO_Init+0x31c>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d007      	beq.n	8001bce <HAL_GPIO_Init+0x206>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a49      	ldr	r2, [pc, #292]	@ (8001ce8 <HAL_GPIO_Init+0x320>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d101      	bne.n	8001bca <HAL_GPIO_Init+0x202>
 8001bc6:	2306      	movs	r3, #6
 8001bc8:	e00c      	b.n	8001be4 <HAL_GPIO_Init+0x21c>
 8001bca:	2307      	movs	r3, #7
 8001bcc:	e00a      	b.n	8001be4 <HAL_GPIO_Init+0x21c>
 8001bce:	2305      	movs	r3, #5
 8001bd0:	e008      	b.n	8001be4 <HAL_GPIO_Init+0x21c>
 8001bd2:	2304      	movs	r3, #4
 8001bd4:	e006      	b.n	8001be4 <HAL_GPIO_Init+0x21c>
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e004      	b.n	8001be4 <HAL_GPIO_Init+0x21c>
 8001bda:	2302      	movs	r3, #2
 8001bdc:	e002      	b.n	8001be4 <HAL_GPIO_Init+0x21c>
 8001bde:	2301      	movs	r3, #1
 8001be0:	e000      	b.n	8001be4 <HAL_GPIO_Init+0x21c>
 8001be2:	2300      	movs	r3, #0
 8001be4:	69fa      	ldr	r2, [r7, #28]
 8001be6:	f002 0203 	and.w	r2, r2, #3
 8001bea:	0092      	lsls	r2, r2, #2
 8001bec:	4093      	lsls	r3, r2
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bf4:	4935      	ldr	r1, [pc, #212]	@ (8001ccc <HAL_GPIO_Init+0x304>)
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	089b      	lsrs	r3, r3, #2
 8001bfa:	3302      	adds	r3, #2
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c02:	4b3a      	ldr	r3, [pc, #232]	@ (8001cec <HAL_GPIO_Init+0x324>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	43db      	mvns	r3, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c26:	4a31      	ldr	r2, [pc, #196]	@ (8001cec <HAL_GPIO_Init+0x324>)
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001cec <HAL_GPIO_Init+0x324>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c50:	4a26      	ldr	r2, [pc, #152]	@ (8001cec <HAL_GPIO_Init+0x324>)
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c56:	4b25      	ldr	r3, [pc, #148]	@ (8001cec <HAL_GPIO_Init+0x324>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4013      	ands	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001cec <HAL_GPIO_Init+0x324>)
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c80:	4b1a      	ldr	r3, [pc, #104]	@ (8001cec <HAL_GPIO_Init+0x324>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ca4:	4a11      	ldr	r2, [pc, #68]	@ (8001cec <HAL_GPIO_Init+0x324>)
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	3301      	adds	r3, #1
 8001cae:	61fb      	str	r3, [r7, #28]
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	2b0f      	cmp	r3, #15
 8001cb4:	f67f ae96 	bls.w	80019e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cb8:	bf00      	nop
 8001cba:	bf00      	nop
 8001cbc:	3724      	adds	r7, #36	@ 0x24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	40013800 	.word	0x40013800
 8001cd0:	40020000 	.word	0x40020000
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	40020800 	.word	0x40020800
 8001cdc:	40020c00 	.word	0x40020c00
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40021400 	.word	0x40021400
 8001ce8:	40021800 	.word	0x40021800
 8001cec:	40013c00 	.word	0x40013c00

08001cf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	807b      	strh	r3, [r7, #2]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d00:	787b      	ldrb	r3, [r7, #1]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d003      	beq.n	8001d0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d06:	887a      	ldrh	r2, [r7, #2]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d0c:	e003      	b.n	8001d16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d0e:	887b      	ldrh	r3, [r7, #2]
 8001d10:	041a      	lsls	r2, r3, #16
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	619a      	str	r2, [r3, #24]
}
 8001d16:	bf00      	nop
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
	...

08001d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d101      	bne.n	8001d38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e0cc      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d38:	4b68      	ldr	r3, [pc, #416]	@ (8001edc <HAL_RCC_ClockConfig+0x1b8>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 030f 	and.w	r3, r3, #15
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d90c      	bls.n	8001d60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d46:	4b65      	ldr	r3, [pc, #404]	@ (8001edc <HAL_RCC_ClockConfig+0x1b8>)
 8001d48:	683a      	ldr	r2, [r7, #0]
 8001d4a:	b2d2      	uxtb	r2, r2
 8001d4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d4e:	4b63      	ldr	r3, [pc, #396]	@ (8001edc <HAL_RCC_ClockConfig+0x1b8>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 030f 	and.w	r3, r3, #15
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d001      	beq.n	8001d60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e0b8      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d020      	beq.n	8001dae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d005      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d78:	4b59      	ldr	r3, [pc, #356]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	4a58      	ldr	r2, [pc, #352]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001d82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0308 	and.w	r3, r3, #8
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d005      	beq.n	8001d9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d90:	4b53      	ldr	r3, [pc, #332]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	4a52      	ldr	r2, [pc, #328]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001d9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d9c:	4b50      	ldr	r3, [pc, #320]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	494d      	ldr	r1, [pc, #308]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001daa:	4313      	orrs	r3, r2
 8001dac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d044      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d107      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dc2:	4b47      	ldr	r3, [pc, #284]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d119      	bne.n	8001e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e07f      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d003      	beq.n	8001de2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dde:	2b03      	cmp	r3, #3
 8001de0:	d107      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001de2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d109      	bne.n	8001e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e06f      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e067      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e02:	4b37      	ldr	r3, [pc, #220]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f023 0203 	bic.w	r2, r3, #3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	4934      	ldr	r1, [pc, #208]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e10:	4313      	orrs	r3, r2
 8001e12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e14:	f7ff fcea 	bl	80017ec <HAL_GetTick>
 8001e18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e1a:	e00a      	b.n	8001e32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e1c:	f7ff fce6 	bl	80017ec <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e04f      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e32:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f003 020c 	and.w	r2, r3, #12
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d1eb      	bne.n	8001e1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e44:	4b25      	ldr	r3, [pc, #148]	@ (8001edc <HAL_RCC_ClockConfig+0x1b8>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 030f 	and.w	r3, r3, #15
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d20c      	bcs.n	8001e6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e52:	4b22      	ldr	r3, [pc, #136]	@ (8001edc <HAL_RCC_ClockConfig+0x1b8>)
 8001e54:	683a      	ldr	r2, [r7, #0]
 8001e56:	b2d2      	uxtb	r2, r2
 8001e58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e5a:	4b20      	ldr	r3, [pc, #128]	@ (8001edc <HAL_RCC_ClockConfig+0x1b8>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d001      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e032      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0304 	and.w	r3, r3, #4
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d008      	beq.n	8001e8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e78:	4b19      	ldr	r3, [pc, #100]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	4916      	ldr	r1, [pc, #88]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0308 	and.w	r3, r3, #8
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d009      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e96:	4b12      	ldr	r3, [pc, #72]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	490e      	ldr	r1, [pc, #56]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001eaa:	f000 f887 	bl	8001fbc <HAL_RCC_GetSysClockFreq>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	091b      	lsrs	r3, r3, #4
 8001eb6:	f003 030f 	and.w	r3, r3, #15
 8001eba:	490a      	ldr	r1, [pc, #40]	@ (8001ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8001ebc:	5ccb      	ldrb	r3, [r1, r3]
 8001ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8001ec2:	4a09      	ldr	r2, [pc, #36]	@ (8001ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001ec6:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff faa4 	bl	8001418 <HAL_InitTick>

  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40023c00 	.word	0x40023c00
 8001ee0:	40023800 	.word	0x40023800
 8001ee4:	08007970 	.word	0x08007970
 8001ee8:	20000000 	.word	0x20000000
 8001eec:	20000004 	.word	0x20000004

08001ef0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	@ (8001f04 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	20000000 	.word	0x20000000

08001f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f0c:	f7ff fff0 	bl	8001ef0 <HAL_RCC_GetHCLKFreq>
 8001f10:	4602      	mov	r2, r0
 8001f12:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	0a9b      	lsrs	r3, r3, #10
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	4903      	ldr	r1, [pc, #12]	@ (8001f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f1e:	5ccb      	ldrb	r3, [r1, r3]
 8001f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	08007980 	.word	0x08007980

08001f30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f34:	f7ff ffdc 	bl	8001ef0 <HAL_RCC_GetHCLKFreq>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	4b05      	ldr	r3, [pc, #20]	@ (8001f50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	0b5b      	lsrs	r3, r3, #13
 8001f40:	f003 0307 	and.w	r3, r3, #7
 8001f44:	4903      	ldr	r1, [pc, #12]	@ (8001f54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f46:	5ccb      	ldrb	r3, [r1, r3]
 8001f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40023800 	.word	0x40023800
 8001f54:	08007980 	.word	0x08007980

08001f58 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	220f      	movs	r2, #15
 8001f66:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f68:	4b12      	ldr	r3, [pc, #72]	@ (8001fb4 <HAL_RCC_GetClockConfig+0x5c>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f003 0203 	and.w	r2, r3, #3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001f74:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb4 <HAL_RCC_GetClockConfig+0x5c>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001f80:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb4 <HAL_RCC_GetClockConfig+0x5c>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001f8c:	4b09      	ldr	r3, [pc, #36]	@ (8001fb4 <HAL_RCC_GetClockConfig+0x5c>)
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	08db      	lsrs	r3, r3, #3
 8001f92:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001f9a:	4b07      	ldr	r3, [pc, #28]	@ (8001fb8 <HAL_RCC_GetClockConfig+0x60>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 020f 	and.w	r2, r3, #15
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	601a      	str	r2, [r3, #0]
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40023800 	.word	0x40023800
 8001fb8:	40023c00 	.word	0x40023c00

08001fbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fc0:	b0ae      	sub	sp, #184	@ 0xb8
 8001fc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fe2:	4bcb      	ldr	r3, [pc, #812]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x354>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f003 030c 	and.w	r3, r3, #12
 8001fea:	2b0c      	cmp	r3, #12
 8001fec:	f200 8206 	bhi.w	80023fc <HAL_RCC_GetSysClockFreq+0x440>
 8001ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ff8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff6:	bf00      	nop
 8001ff8:	0800202d 	.word	0x0800202d
 8001ffc:	080023fd 	.word	0x080023fd
 8002000:	080023fd 	.word	0x080023fd
 8002004:	080023fd 	.word	0x080023fd
 8002008:	08002035 	.word	0x08002035
 800200c:	080023fd 	.word	0x080023fd
 8002010:	080023fd 	.word	0x080023fd
 8002014:	080023fd 	.word	0x080023fd
 8002018:	0800203d 	.word	0x0800203d
 800201c:	080023fd 	.word	0x080023fd
 8002020:	080023fd 	.word	0x080023fd
 8002024:	080023fd 	.word	0x080023fd
 8002028:	0800222d 	.word	0x0800222d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800202c:	4bb9      	ldr	r3, [pc, #740]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x358>)
 800202e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002032:	e1e7      	b.n	8002404 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002034:	4bb8      	ldr	r3, [pc, #736]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002036:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800203a:	e1e3      	b.n	8002404 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800203c:	4bb4      	ldr	r3, [pc, #720]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x354>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002044:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002048:	4bb1      	ldr	r3, [pc, #708]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x354>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d071      	beq.n	8002138 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002054:	4bae      	ldr	r3, [pc, #696]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x354>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	099b      	lsrs	r3, r3, #6
 800205a:	2200      	movs	r2, #0
 800205c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002060:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002064:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800206c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002070:	2300      	movs	r3, #0
 8002072:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002076:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800207a:	4622      	mov	r2, r4
 800207c:	462b      	mov	r3, r5
 800207e:	f04f 0000 	mov.w	r0, #0
 8002082:	f04f 0100 	mov.w	r1, #0
 8002086:	0159      	lsls	r1, r3, #5
 8002088:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800208c:	0150      	lsls	r0, r2, #5
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4621      	mov	r1, r4
 8002094:	1a51      	subs	r1, r2, r1
 8002096:	6439      	str	r1, [r7, #64]	@ 0x40
 8002098:	4629      	mov	r1, r5
 800209a:	eb63 0301 	sbc.w	r3, r3, r1
 800209e:	647b      	str	r3, [r7, #68]	@ 0x44
 80020a0:	f04f 0200 	mov.w	r2, #0
 80020a4:	f04f 0300 	mov.w	r3, #0
 80020a8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80020ac:	4649      	mov	r1, r9
 80020ae:	018b      	lsls	r3, r1, #6
 80020b0:	4641      	mov	r1, r8
 80020b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020b6:	4641      	mov	r1, r8
 80020b8:	018a      	lsls	r2, r1, #6
 80020ba:	4641      	mov	r1, r8
 80020bc:	1a51      	subs	r1, r2, r1
 80020be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80020c0:	4649      	mov	r1, r9
 80020c2:	eb63 0301 	sbc.w	r3, r3, r1
 80020c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020c8:	f04f 0200 	mov.w	r2, #0
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80020d4:	4649      	mov	r1, r9
 80020d6:	00cb      	lsls	r3, r1, #3
 80020d8:	4641      	mov	r1, r8
 80020da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020de:	4641      	mov	r1, r8
 80020e0:	00ca      	lsls	r2, r1, #3
 80020e2:	4610      	mov	r0, r2
 80020e4:	4619      	mov	r1, r3
 80020e6:	4603      	mov	r3, r0
 80020e8:	4622      	mov	r2, r4
 80020ea:	189b      	adds	r3, r3, r2
 80020ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80020ee:	462b      	mov	r3, r5
 80020f0:	460a      	mov	r2, r1
 80020f2:	eb42 0303 	adc.w	r3, r2, r3
 80020f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	f04f 0300 	mov.w	r3, #0
 8002100:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002104:	4629      	mov	r1, r5
 8002106:	024b      	lsls	r3, r1, #9
 8002108:	4621      	mov	r1, r4
 800210a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800210e:	4621      	mov	r1, r4
 8002110:	024a      	lsls	r2, r1, #9
 8002112:	4610      	mov	r0, r2
 8002114:	4619      	mov	r1, r3
 8002116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800211a:	2200      	movs	r2, #0
 800211c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002120:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002124:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002128:	f7fe f8ca 	bl	80002c0 <__aeabi_uldivmod>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4613      	mov	r3, r2
 8002132:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002136:	e067      	b.n	8002208 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002138:	4b75      	ldr	r3, [pc, #468]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x354>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	099b      	lsrs	r3, r3, #6
 800213e:	2200      	movs	r2, #0
 8002140:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002144:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002148:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800214c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002150:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002152:	2300      	movs	r3, #0
 8002154:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002156:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800215a:	4622      	mov	r2, r4
 800215c:	462b      	mov	r3, r5
 800215e:	f04f 0000 	mov.w	r0, #0
 8002162:	f04f 0100 	mov.w	r1, #0
 8002166:	0159      	lsls	r1, r3, #5
 8002168:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800216c:	0150      	lsls	r0, r2, #5
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	4621      	mov	r1, r4
 8002174:	1a51      	subs	r1, r2, r1
 8002176:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002178:	4629      	mov	r1, r5
 800217a:	eb63 0301 	sbc.w	r3, r3, r1
 800217e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	f04f 0300 	mov.w	r3, #0
 8002188:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800218c:	4649      	mov	r1, r9
 800218e:	018b      	lsls	r3, r1, #6
 8002190:	4641      	mov	r1, r8
 8002192:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002196:	4641      	mov	r1, r8
 8002198:	018a      	lsls	r2, r1, #6
 800219a:	4641      	mov	r1, r8
 800219c:	ebb2 0a01 	subs.w	sl, r2, r1
 80021a0:	4649      	mov	r1, r9
 80021a2:	eb63 0b01 	sbc.w	fp, r3, r1
 80021a6:	f04f 0200 	mov.w	r2, #0
 80021aa:	f04f 0300 	mov.w	r3, #0
 80021ae:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80021b2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021ba:	4692      	mov	sl, r2
 80021bc:	469b      	mov	fp, r3
 80021be:	4623      	mov	r3, r4
 80021c0:	eb1a 0303 	adds.w	r3, sl, r3
 80021c4:	623b      	str	r3, [r7, #32]
 80021c6:	462b      	mov	r3, r5
 80021c8:	eb4b 0303 	adc.w	r3, fp, r3
 80021cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ce:	f04f 0200 	mov.w	r2, #0
 80021d2:	f04f 0300 	mov.w	r3, #0
 80021d6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80021da:	4629      	mov	r1, r5
 80021dc:	028b      	lsls	r3, r1, #10
 80021de:	4621      	mov	r1, r4
 80021e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021e4:	4621      	mov	r1, r4
 80021e6:	028a      	lsls	r2, r1, #10
 80021e8:	4610      	mov	r0, r2
 80021ea:	4619      	mov	r1, r3
 80021ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021f0:	2200      	movs	r2, #0
 80021f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80021f4:	677a      	str	r2, [r7, #116]	@ 0x74
 80021f6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80021fa:	f7fe f861 	bl	80002c0 <__aeabi_uldivmod>
 80021fe:	4602      	mov	r2, r0
 8002200:	460b      	mov	r3, r1
 8002202:	4613      	mov	r3, r2
 8002204:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002208:	4b41      	ldr	r3, [pc, #260]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x354>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	0c1b      	lsrs	r3, r3, #16
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	3301      	adds	r3, #1
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800221a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800221e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002222:	fbb2 f3f3 	udiv	r3, r2, r3
 8002226:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800222a:	e0eb      	b.n	8002404 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800222c:	4b38      	ldr	r3, [pc, #224]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x354>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002234:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002238:	4b35      	ldr	r3, [pc, #212]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x354>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d06b      	beq.n	800231c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002244:	4b32      	ldr	r3, [pc, #200]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x354>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	099b      	lsrs	r3, r3, #6
 800224a:	2200      	movs	r2, #0
 800224c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800224e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002250:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002256:	663b      	str	r3, [r7, #96]	@ 0x60
 8002258:	2300      	movs	r3, #0
 800225a:	667b      	str	r3, [r7, #100]	@ 0x64
 800225c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002260:	4622      	mov	r2, r4
 8002262:	462b      	mov	r3, r5
 8002264:	f04f 0000 	mov.w	r0, #0
 8002268:	f04f 0100 	mov.w	r1, #0
 800226c:	0159      	lsls	r1, r3, #5
 800226e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002272:	0150      	lsls	r0, r2, #5
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	4621      	mov	r1, r4
 800227a:	1a51      	subs	r1, r2, r1
 800227c:	61b9      	str	r1, [r7, #24]
 800227e:	4629      	mov	r1, r5
 8002280:	eb63 0301 	sbc.w	r3, r3, r1
 8002284:	61fb      	str	r3, [r7, #28]
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	f04f 0300 	mov.w	r3, #0
 800228e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002292:	4659      	mov	r1, fp
 8002294:	018b      	lsls	r3, r1, #6
 8002296:	4651      	mov	r1, sl
 8002298:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800229c:	4651      	mov	r1, sl
 800229e:	018a      	lsls	r2, r1, #6
 80022a0:	4651      	mov	r1, sl
 80022a2:	ebb2 0801 	subs.w	r8, r2, r1
 80022a6:	4659      	mov	r1, fp
 80022a8:	eb63 0901 	sbc.w	r9, r3, r1
 80022ac:	f04f 0200 	mov.w	r2, #0
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022bc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022c0:	4690      	mov	r8, r2
 80022c2:	4699      	mov	r9, r3
 80022c4:	4623      	mov	r3, r4
 80022c6:	eb18 0303 	adds.w	r3, r8, r3
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	462b      	mov	r3, r5
 80022ce:	eb49 0303 	adc.w	r3, r9, r3
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80022e0:	4629      	mov	r1, r5
 80022e2:	024b      	lsls	r3, r1, #9
 80022e4:	4621      	mov	r1, r4
 80022e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022ea:	4621      	mov	r1, r4
 80022ec:	024a      	lsls	r2, r1, #9
 80022ee:	4610      	mov	r0, r2
 80022f0:	4619      	mov	r1, r3
 80022f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022f6:	2200      	movs	r2, #0
 80022f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80022fa:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80022fc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002300:	f7fd ffde 	bl	80002c0 <__aeabi_uldivmod>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4613      	mov	r3, r2
 800230a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800230e:	e065      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x420>
 8002310:	40023800 	.word	0x40023800
 8002314:	00f42400 	.word	0x00f42400
 8002318:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800231c:	4b3d      	ldr	r3, [pc, #244]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x458>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	099b      	lsrs	r3, r3, #6
 8002322:	2200      	movs	r2, #0
 8002324:	4618      	mov	r0, r3
 8002326:	4611      	mov	r1, r2
 8002328:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800232c:	653b      	str	r3, [r7, #80]	@ 0x50
 800232e:	2300      	movs	r3, #0
 8002330:	657b      	str	r3, [r7, #84]	@ 0x54
 8002332:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002336:	4642      	mov	r2, r8
 8002338:	464b      	mov	r3, r9
 800233a:	f04f 0000 	mov.w	r0, #0
 800233e:	f04f 0100 	mov.w	r1, #0
 8002342:	0159      	lsls	r1, r3, #5
 8002344:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002348:	0150      	lsls	r0, r2, #5
 800234a:	4602      	mov	r2, r0
 800234c:	460b      	mov	r3, r1
 800234e:	4641      	mov	r1, r8
 8002350:	1a51      	subs	r1, r2, r1
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	4649      	mov	r1, r9
 8002356:	eb63 0301 	sbc.w	r3, r3, r1
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002368:	4659      	mov	r1, fp
 800236a:	018b      	lsls	r3, r1, #6
 800236c:	4651      	mov	r1, sl
 800236e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002372:	4651      	mov	r1, sl
 8002374:	018a      	lsls	r2, r1, #6
 8002376:	4651      	mov	r1, sl
 8002378:	1a54      	subs	r4, r2, r1
 800237a:	4659      	mov	r1, fp
 800237c:	eb63 0501 	sbc.w	r5, r3, r1
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	00eb      	lsls	r3, r5, #3
 800238a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800238e:	00e2      	lsls	r2, r4, #3
 8002390:	4614      	mov	r4, r2
 8002392:	461d      	mov	r5, r3
 8002394:	4643      	mov	r3, r8
 8002396:	18e3      	adds	r3, r4, r3
 8002398:	603b      	str	r3, [r7, #0]
 800239a:	464b      	mov	r3, r9
 800239c:	eb45 0303 	adc.w	r3, r5, r3
 80023a0:	607b      	str	r3, [r7, #4]
 80023a2:	f04f 0200 	mov.w	r2, #0
 80023a6:	f04f 0300 	mov.w	r3, #0
 80023aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023ae:	4629      	mov	r1, r5
 80023b0:	028b      	lsls	r3, r1, #10
 80023b2:	4621      	mov	r1, r4
 80023b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023b8:	4621      	mov	r1, r4
 80023ba:	028a      	lsls	r2, r1, #10
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80023c4:	2200      	movs	r2, #0
 80023c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023c8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80023ca:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80023ce:	f7fd ff77 	bl	80002c0 <__aeabi_uldivmod>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	4613      	mov	r3, r2
 80023d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80023dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x458>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	0f1b      	lsrs	r3, r3, #28
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80023ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80023ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80023f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80023fa:	e003      	b.n	8002404 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023fc:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <HAL_RCC_GetSysClockFreq+0x45c>)
 80023fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002402:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002404:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002408:	4618      	mov	r0, r3
 800240a:	37b8      	adds	r7, #184	@ 0xb8
 800240c:	46bd      	mov	sp, r7
 800240e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002412:	bf00      	nop
 8002414:	40023800 	.word	0x40023800
 8002418:	00f42400 	.word	0x00f42400

0800241c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e28d      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 8083 	beq.w	8002542 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800243c:	4b94      	ldr	r3, [pc, #592]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f003 030c 	and.w	r3, r3, #12
 8002444:	2b04      	cmp	r3, #4
 8002446:	d019      	beq.n	800247c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002448:	4b91      	ldr	r3, [pc, #580]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002450:	2b08      	cmp	r3, #8
 8002452:	d106      	bne.n	8002462 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002454:	4b8e      	ldr	r3, [pc, #568]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800245c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002460:	d00c      	beq.n	800247c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002462:	4b8b      	ldr	r3, [pc, #556]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800246a:	2b0c      	cmp	r3, #12
 800246c:	d112      	bne.n	8002494 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800246e:	4b88      	ldr	r3, [pc, #544]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002476:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800247a:	d10b      	bne.n	8002494 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800247c:	4b84      	ldr	r3, [pc, #528]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d05b      	beq.n	8002540 <HAL_RCC_OscConfig+0x124>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d157      	bne.n	8002540 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e25a      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800249c:	d106      	bne.n	80024ac <HAL_RCC_OscConfig+0x90>
 800249e:	4b7c      	ldr	r3, [pc, #496]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a7b      	ldr	r2, [pc, #492]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	e01d      	b.n	80024e8 <HAL_RCC_OscConfig+0xcc>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024b4:	d10c      	bne.n	80024d0 <HAL_RCC_OscConfig+0xb4>
 80024b6:	4b76      	ldr	r3, [pc, #472]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a75      	ldr	r2, [pc, #468]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024c0:	6013      	str	r3, [r2, #0]
 80024c2:	4b73      	ldr	r3, [pc, #460]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a72      	ldr	r2, [pc, #456]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024cc:	6013      	str	r3, [r2, #0]
 80024ce:	e00b      	b.n	80024e8 <HAL_RCC_OscConfig+0xcc>
 80024d0:	4b6f      	ldr	r3, [pc, #444]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a6e      	ldr	r2, [pc, #440]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024da:	6013      	str	r3, [r2, #0]
 80024dc:	4b6c      	ldr	r3, [pc, #432]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a6b      	ldr	r2, [pc, #428]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80024e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d013      	beq.n	8002518 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f0:	f7ff f97c 	bl	80017ec <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f8:	f7ff f978 	bl	80017ec <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b64      	cmp	r3, #100	@ 0x64
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e21f      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800250a:	4b61      	ldr	r3, [pc, #388]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d0f0      	beq.n	80024f8 <HAL_RCC_OscConfig+0xdc>
 8002516:	e014      	b.n	8002542 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002518:	f7ff f968 	bl	80017ec <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002520:	f7ff f964 	bl	80017ec <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b64      	cmp	r3, #100	@ 0x64
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e20b      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002532:	4b57      	ldr	r3, [pc, #348]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f0      	bne.n	8002520 <HAL_RCC_OscConfig+0x104>
 800253e:	e000      	b.n	8002542 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002540:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d06f      	beq.n	800262e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800254e:	4b50      	ldr	r3, [pc, #320]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 030c 	and.w	r3, r3, #12
 8002556:	2b00      	cmp	r3, #0
 8002558:	d017      	beq.n	800258a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800255a:	4b4d      	ldr	r3, [pc, #308]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002562:	2b08      	cmp	r3, #8
 8002564:	d105      	bne.n	8002572 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002566:	4b4a      	ldr	r3, [pc, #296]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00b      	beq.n	800258a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002572:	4b47      	ldr	r3, [pc, #284]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800257a:	2b0c      	cmp	r3, #12
 800257c:	d11c      	bne.n	80025b8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800257e:	4b44      	ldr	r3, [pc, #272]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d116      	bne.n	80025b8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800258a:	4b41      	ldr	r3, [pc, #260]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d005      	beq.n	80025a2 <HAL_RCC_OscConfig+0x186>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d001      	beq.n	80025a2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e1d3      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	00db      	lsls	r3, r3, #3
 80025b0:	4937      	ldr	r1, [pc, #220]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025b6:	e03a      	b.n	800262e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d020      	beq.n	8002602 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025c0:	4b34      	ldr	r3, [pc, #208]	@ (8002694 <HAL_RCC_OscConfig+0x278>)
 80025c2:	2201      	movs	r2, #1
 80025c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c6:	f7ff f911 	bl	80017ec <HAL_GetTick>
 80025ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025cc:	e008      	b.n	80025e0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ce:	f7ff f90d 	bl	80017ec <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d901      	bls.n	80025e0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e1b4      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d0f0      	beq.n	80025ce <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ec:	4b28      	ldr	r3, [pc, #160]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	00db      	lsls	r3, r3, #3
 80025fa:	4925      	ldr	r1, [pc, #148]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	600b      	str	r3, [r1, #0]
 8002600:	e015      	b.n	800262e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002602:	4b24      	ldr	r3, [pc, #144]	@ (8002694 <HAL_RCC_OscConfig+0x278>)
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002608:	f7ff f8f0 	bl	80017ec <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002610:	f7ff f8ec 	bl	80017ec <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e193      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002622:	4b1b      	ldr	r3, [pc, #108]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1f0      	bne.n	8002610 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0308 	and.w	r3, r3, #8
 8002636:	2b00      	cmp	r3, #0
 8002638:	d036      	beq.n	80026a8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d016      	beq.n	8002670 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002642:	4b15      	ldr	r3, [pc, #84]	@ (8002698 <HAL_RCC_OscConfig+0x27c>)
 8002644:	2201      	movs	r2, #1
 8002646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002648:	f7ff f8d0 	bl	80017ec <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002650:	f7ff f8cc 	bl	80017ec <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e173      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002662:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <HAL_RCC_OscConfig+0x274>)
 8002664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0f0      	beq.n	8002650 <HAL_RCC_OscConfig+0x234>
 800266e:	e01b      	b.n	80026a8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002670:	4b09      	ldr	r3, [pc, #36]	@ (8002698 <HAL_RCC_OscConfig+0x27c>)
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002676:	f7ff f8b9 	bl	80017ec <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800267c:	e00e      	b.n	800269c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800267e:	f7ff f8b5 	bl	80017ec <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d907      	bls.n	800269c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e15c      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
 8002690:	40023800 	.word	0x40023800
 8002694:	42470000 	.word	0x42470000
 8002698:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800269c:	4b8a      	ldr	r3, [pc, #552]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 800269e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1ea      	bne.n	800267e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f000 8097 	beq.w	80027e4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026b6:	2300      	movs	r3, #0
 80026b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ba:	4b83      	ldr	r3, [pc, #524]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d10f      	bne.n	80026e6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	60bb      	str	r3, [r7, #8]
 80026ca:	4b7f      	ldr	r3, [pc, #508]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ce:	4a7e      	ldr	r2, [pc, #504]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 80026d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026d6:	4b7c      	ldr	r3, [pc, #496]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026de:	60bb      	str	r3, [r7, #8]
 80026e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026e2:	2301      	movs	r3, #1
 80026e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e6:	4b79      	ldr	r3, [pc, #484]	@ (80028cc <HAL_RCC_OscConfig+0x4b0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d118      	bne.n	8002724 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026f2:	4b76      	ldr	r3, [pc, #472]	@ (80028cc <HAL_RCC_OscConfig+0x4b0>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a75      	ldr	r2, [pc, #468]	@ (80028cc <HAL_RCC_OscConfig+0x4b0>)
 80026f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026fe:	f7ff f875 	bl	80017ec <HAL_GetTick>
 8002702:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002704:	e008      	b.n	8002718 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002706:	f7ff f871 	bl	80017ec <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d901      	bls.n	8002718 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e118      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002718:	4b6c      	ldr	r3, [pc, #432]	@ (80028cc <HAL_RCC_OscConfig+0x4b0>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0f0      	beq.n	8002706 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	2b01      	cmp	r3, #1
 800272a:	d106      	bne.n	800273a <HAL_RCC_OscConfig+0x31e>
 800272c:	4b66      	ldr	r3, [pc, #408]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 800272e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002730:	4a65      	ldr	r2, [pc, #404]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 8002732:	f043 0301 	orr.w	r3, r3, #1
 8002736:	6713      	str	r3, [r2, #112]	@ 0x70
 8002738:	e01c      	b.n	8002774 <HAL_RCC_OscConfig+0x358>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	2b05      	cmp	r3, #5
 8002740:	d10c      	bne.n	800275c <HAL_RCC_OscConfig+0x340>
 8002742:	4b61      	ldr	r3, [pc, #388]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 8002744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002746:	4a60      	ldr	r2, [pc, #384]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 8002748:	f043 0304 	orr.w	r3, r3, #4
 800274c:	6713      	str	r3, [r2, #112]	@ 0x70
 800274e:	4b5e      	ldr	r3, [pc, #376]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 8002750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002752:	4a5d      	ldr	r2, [pc, #372]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 8002754:	f043 0301 	orr.w	r3, r3, #1
 8002758:	6713      	str	r3, [r2, #112]	@ 0x70
 800275a:	e00b      	b.n	8002774 <HAL_RCC_OscConfig+0x358>
 800275c:	4b5a      	ldr	r3, [pc, #360]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 800275e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002760:	4a59      	ldr	r2, [pc, #356]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 8002762:	f023 0301 	bic.w	r3, r3, #1
 8002766:	6713      	str	r3, [r2, #112]	@ 0x70
 8002768:	4b57      	ldr	r3, [pc, #348]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 800276a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800276c:	4a56      	ldr	r2, [pc, #344]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 800276e:	f023 0304 	bic.w	r3, r3, #4
 8002772:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d015      	beq.n	80027a8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277c:	f7ff f836 	bl	80017ec <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002782:	e00a      	b.n	800279a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002784:	f7ff f832 	bl	80017ec <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002792:	4293      	cmp	r3, r2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e0d7      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800279a:	4b4b      	ldr	r3, [pc, #300]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 800279c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0ee      	beq.n	8002784 <HAL_RCC_OscConfig+0x368>
 80027a6:	e014      	b.n	80027d2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a8:	f7ff f820 	bl	80017ec <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027ae:	e00a      	b.n	80027c6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b0:	f7ff f81c 	bl	80017ec <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e0c1      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027c6:	4b40      	ldr	r3, [pc, #256]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 80027c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1ee      	bne.n	80027b0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027d2:	7dfb      	ldrb	r3, [r7, #23]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d105      	bne.n	80027e4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027d8:	4b3b      	ldr	r3, [pc, #236]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 80027da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027dc:	4a3a      	ldr	r2, [pc, #232]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 80027de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	f000 80ad 	beq.w	8002948 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027ee:	4b36      	ldr	r3, [pc, #216]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f003 030c 	and.w	r3, r3, #12
 80027f6:	2b08      	cmp	r3, #8
 80027f8:	d060      	beq.n	80028bc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d145      	bne.n	800288e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002802:	4b33      	ldr	r3, [pc, #204]	@ (80028d0 <HAL_RCC_OscConfig+0x4b4>)
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002808:	f7fe fff0 	bl	80017ec <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002810:	f7fe ffec 	bl	80017ec <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e093      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002822:	4b29      	ldr	r3, [pc, #164]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1f0      	bne.n	8002810 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69da      	ldr	r2, [r3, #28]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	431a      	orrs	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283c:	019b      	lsls	r3, r3, #6
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002844:	085b      	lsrs	r3, r3, #1
 8002846:	3b01      	subs	r3, #1
 8002848:	041b      	lsls	r3, r3, #16
 800284a:	431a      	orrs	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002850:	061b      	lsls	r3, r3, #24
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	071b      	lsls	r3, r3, #28
 800285a:	491b      	ldr	r1, [pc, #108]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 800285c:	4313      	orrs	r3, r2
 800285e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002860:	4b1b      	ldr	r3, [pc, #108]	@ (80028d0 <HAL_RCC_OscConfig+0x4b4>)
 8002862:	2201      	movs	r2, #1
 8002864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002866:	f7fe ffc1 	bl	80017ec <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800286c:	e008      	b.n	8002880 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286e:	f7fe ffbd 	bl	80017ec <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e064      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002880:	4b11      	ldr	r3, [pc, #68]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d0f0      	beq.n	800286e <HAL_RCC_OscConfig+0x452>
 800288c:	e05c      	b.n	8002948 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800288e:	4b10      	ldr	r3, [pc, #64]	@ (80028d0 <HAL_RCC_OscConfig+0x4b4>)
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002894:	f7fe ffaa 	bl	80017ec <HAL_GetTick>
 8002898:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800289a:	e008      	b.n	80028ae <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800289c:	f7fe ffa6 	bl	80017ec <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e04d      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ae:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <HAL_RCC_OscConfig+0x4ac>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1f0      	bne.n	800289c <HAL_RCC_OscConfig+0x480>
 80028ba:	e045      	b.n	8002948 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d107      	bne.n	80028d4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e040      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40007000 	.word	0x40007000
 80028d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002954 <HAL_RCC_OscConfig+0x538>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d030      	beq.n	8002944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d129      	bne.n	8002944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d122      	bne.n	8002944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002904:	4013      	ands	r3, r2
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800290a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800290c:	4293      	cmp	r3, r2
 800290e:	d119      	bne.n	8002944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291a:	085b      	lsrs	r3, r3, #1
 800291c:	3b01      	subs	r3, #1
 800291e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002920:	429a      	cmp	r2, r3
 8002922:	d10f      	bne.n	8002944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002930:	429a      	cmp	r2, r3
 8002932:	d107      	bne.n	8002944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002940:	429a      	cmp	r2, r3
 8002942:	d001      	beq.n	8002948 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e000      	b.n	800294a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3718      	adds	r7, #24
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	40023800 	.word	0x40023800

08002958 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e041      	b.n	80029ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2b00      	cmp	r3, #0
 8002974:	d106      	bne.n	8002984 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f839 	bl	80029f6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2202      	movs	r2, #2
 8002988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3304      	adds	r3, #4
 8002994:	4619      	mov	r1, r3
 8002996:	4610      	mov	r0, r2
 8002998:	f000 fa6c 	bl	8002e74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d001      	beq.n	8002a24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e04e      	b.n	8002ac2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2202      	movs	r2, #2
 8002a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	68da      	ldr	r2, [r3, #12]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f042 0201 	orr.w	r2, r2, #1
 8002a3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a23      	ldr	r2, [pc, #140]	@ (8002ad0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d022      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x80>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a4e:	d01d      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x80>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a1f      	ldr	r2, [pc, #124]	@ (8002ad4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d018      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x80>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ad8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d013      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x80>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a1c      	ldr	r2, [pc, #112]	@ (8002adc <HAL_TIM_Base_Start_IT+0xd0>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d00e      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x80>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d009      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x80>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a19      	ldr	r2, [pc, #100]	@ (8002ae4 <HAL_TIM_Base_Start_IT+0xd8>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d004      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x80>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a18      	ldr	r2, [pc, #96]	@ (8002ae8 <HAL_TIM_Base_Start_IT+0xdc>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d111      	bne.n	8002ab0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 0307 	and.w	r3, r3, #7
 8002a96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2b06      	cmp	r3, #6
 8002a9c:	d010      	beq.n	8002ac0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f042 0201 	orr.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aae:	e007      	b.n	8002ac0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f042 0201 	orr.w	r2, r2, #1
 8002abe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3714      	adds	r7, #20
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	40010000 	.word	0x40010000
 8002ad4:	40000400 	.word	0x40000400
 8002ad8:	40000800 	.word	0x40000800
 8002adc:	40000c00 	.word	0x40000c00
 8002ae0:	40010400 	.word	0x40010400
 8002ae4:	40014000 	.word	0x40014000
 8002ae8:	40001800 	.word	0x40001800

08002aec <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e041      	b.n	8002b82 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d106      	bne.n	8002b18 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f7fe fc12 	bl	800133c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3304      	adds	r3, #4
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4610      	mov	r0, r2
 8002b2c:	f000 f9a2 	bl	8002e74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b084      	sub	sp, #16
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	691b      	ldr	r3, [r3, #16]
 8002ba0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d020      	beq.n	8002bee <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d01b      	beq.n	8002bee <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f06f 0202 	mvn.w	r2, #2
 8002bbe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	f003 0303 	and.w	r3, r3, #3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 f92f 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
 8002bda:	e005      	b.n	8002be8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 f921 	bl	8002e24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f932 	bl	8002e4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d020      	beq.n	8002c3a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d01b      	beq.n	8002c3a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f06f 0204 	mvn.w	r2, #4
 8002c0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2202      	movs	r2, #2
 8002c10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d003      	beq.n	8002c28 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f909 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
 8002c26:	e005      	b.n	8002c34 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 f8fb 	bl	8002e24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 f90c 	bl	8002e4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	f003 0308 	and.w	r3, r3, #8
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d020      	beq.n	8002c86 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f003 0308 	and.w	r3, r3, #8
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d01b      	beq.n	8002c86 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f06f 0208 	mvn.w	r2, #8
 8002c56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2204      	movs	r2, #4
 8002c5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	69db      	ldr	r3, [r3, #28]
 8002c64:	f003 0303 	and.w	r3, r3, #3
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d003      	beq.n	8002c74 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 f8e3 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
 8002c72:	e005      	b.n	8002c80 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 f8d5 	bl	8002e24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 f8e6 	bl	8002e4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	f003 0310 	and.w	r3, r3, #16
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d020      	beq.n	8002cd2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f003 0310 	and.w	r3, r3, #16
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d01b      	beq.n	8002cd2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f06f 0210 	mvn.w	r2, #16
 8002ca2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2208      	movs	r2, #8
 8002ca8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	69db      	ldr	r3, [r3, #28]
 8002cb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f000 f8bd 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
 8002cbe:	e005      	b.n	8002ccc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 f8af 	bl	8002e24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f8c0 	bl	8002e4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d00c      	beq.n	8002cf6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d007      	beq.n	8002cf6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f06f 0201 	mvn.w	r2, #1
 8002cee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7fe fad3 	bl	800129c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00c      	beq.n	8002d1a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d007      	beq.n	8002d1a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002d12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 fb89 	bl	800342c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00c      	beq.n	8002d3e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d007      	beq.n	8002d3e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002d36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 f891 	bl	8002e60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	f003 0320 	and.w	r3, r3, #32
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00c      	beq.n	8002d62 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f06f 0220 	mvn.w	r2, #32
 8002d5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 fb5b 	bl	8003418 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d62:	bf00      	nop
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
	...

08002d6c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d101      	bne.n	8002d8a <HAL_TIM_OC_ConfigChannel+0x1e>
 8002d86:	2302      	movs	r3, #2
 8002d88:	e048      	b.n	8002e1c <HAL_TIM_OC_ConfigChannel+0xb0>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2b0c      	cmp	r3, #12
 8002d96:	d839      	bhi.n	8002e0c <HAL_TIM_OC_ConfigChannel+0xa0>
 8002d98:	a201      	add	r2, pc, #4	@ (adr r2, 8002da0 <HAL_TIM_OC_ConfigChannel+0x34>)
 8002d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9e:	bf00      	nop
 8002da0:	08002dd5 	.word	0x08002dd5
 8002da4:	08002e0d 	.word	0x08002e0d
 8002da8:	08002e0d 	.word	0x08002e0d
 8002dac:	08002e0d 	.word	0x08002e0d
 8002db0:	08002de3 	.word	0x08002de3
 8002db4:	08002e0d 	.word	0x08002e0d
 8002db8:	08002e0d 	.word	0x08002e0d
 8002dbc:	08002e0d 	.word	0x08002e0d
 8002dc0:	08002df1 	.word	0x08002df1
 8002dc4:	08002e0d 	.word	0x08002e0d
 8002dc8:	08002e0d 	.word	0x08002e0d
 8002dcc:	08002e0d 	.word	0x08002e0d
 8002dd0:	08002dff 	.word	0x08002dff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68b9      	ldr	r1, [r7, #8]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f000 f8f0 	bl	8002fc0 <TIM_OC1_SetConfig>
      break;
 8002de0:	e017      	b.n	8002e12 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68b9      	ldr	r1, [r7, #8]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f000 f959 	bl	80030a0 <TIM_OC2_SetConfig>
      break;
 8002dee:	e010      	b.n	8002e12 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68b9      	ldr	r1, [r7, #8]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f000 f9c8 	bl	800318c <TIM_OC3_SetConfig>
      break;
 8002dfc:	e009      	b.n	8002e12 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	68b9      	ldr	r1, [r7, #8]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f000 fa35 	bl	8003274 <TIM_OC4_SetConfig>
      break;
 8002e0a:	e002      	b.n	8002e12 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	75fb      	strb	r3, [r7, #23]
      break;
 8002e10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3718      	adds	r7, #24
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a43      	ldr	r2, [pc, #268]	@ (8002f94 <TIM_Base_SetConfig+0x120>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d013      	beq.n	8002eb4 <TIM_Base_SetConfig+0x40>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e92:	d00f      	beq.n	8002eb4 <TIM_Base_SetConfig+0x40>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a40      	ldr	r2, [pc, #256]	@ (8002f98 <TIM_Base_SetConfig+0x124>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d00b      	beq.n	8002eb4 <TIM_Base_SetConfig+0x40>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f9c <TIM_Base_SetConfig+0x128>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d007      	beq.n	8002eb4 <TIM_Base_SetConfig+0x40>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a3e      	ldr	r2, [pc, #248]	@ (8002fa0 <TIM_Base_SetConfig+0x12c>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d003      	beq.n	8002eb4 <TIM_Base_SetConfig+0x40>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	4a3d      	ldr	r2, [pc, #244]	@ (8002fa4 <TIM_Base_SetConfig+0x130>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d108      	bne.n	8002ec6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002eba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a32      	ldr	r2, [pc, #200]	@ (8002f94 <TIM_Base_SetConfig+0x120>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d02b      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ed4:	d027      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a2f      	ldr	r2, [pc, #188]	@ (8002f98 <TIM_Base_SetConfig+0x124>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d023      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a2e      	ldr	r2, [pc, #184]	@ (8002f9c <TIM_Base_SetConfig+0x128>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d01f      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a2d      	ldr	r2, [pc, #180]	@ (8002fa0 <TIM_Base_SetConfig+0x12c>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d01b      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a2c      	ldr	r2, [pc, #176]	@ (8002fa4 <TIM_Base_SetConfig+0x130>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d017      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a2b      	ldr	r2, [pc, #172]	@ (8002fa8 <TIM_Base_SetConfig+0x134>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d013      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a2a      	ldr	r2, [pc, #168]	@ (8002fac <TIM_Base_SetConfig+0x138>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00f      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a29      	ldr	r2, [pc, #164]	@ (8002fb0 <TIM_Base_SetConfig+0x13c>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d00b      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a28      	ldr	r2, [pc, #160]	@ (8002fb4 <TIM_Base_SetConfig+0x140>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d007      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a27      	ldr	r2, [pc, #156]	@ (8002fb8 <TIM_Base_SetConfig+0x144>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d003      	beq.n	8002f26 <TIM_Base_SetConfig+0xb2>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a26      	ldr	r2, [pc, #152]	@ (8002fbc <TIM_Base_SetConfig+0x148>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d108      	bne.n	8002f38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	689a      	ldr	r2, [r3, #8]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a0e      	ldr	r2, [pc, #56]	@ (8002f94 <TIM_Base_SetConfig+0x120>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d003      	beq.n	8002f66 <TIM_Base_SetConfig+0xf2>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a10      	ldr	r2, [pc, #64]	@ (8002fa4 <TIM_Base_SetConfig+0x130>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d103      	bne.n	8002f6e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	691a      	ldr	r2, [r3, #16]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f043 0204 	orr.w	r2, r3, #4
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	601a      	str	r2, [r3, #0]
}
 8002f86:	bf00      	nop
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	40010000 	.word	0x40010000
 8002f98:	40000400 	.word	0x40000400
 8002f9c:	40000800 	.word	0x40000800
 8002fa0:	40000c00 	.word	0x40000c00
 8002fa4:	40010400 	.word	0x40010400
 8002fa8:	40014000 	.word	0x40014000
 8002fac:	40014400 	.word	0x40014400
 8002fb0:	40014800 	.word	0x40014800
 8002fb4:	40001800 	.word	0x40001800
 8002fb8:	40001c00 	.word	0x40001c00
 8002fbc:	40002000 	.word	0x40002000

08002fc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b087      	sub	sp, #28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	f023 0201 	bic.w	r2, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f023 0303 	bic.w	r3, r3, #3
 8002ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	f023 0302 	bic.w	r3, r3, #2
 8003008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	4313      	orrs	r3, r2
 8003012:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a20      	ldr	r2, [pc, #128]	@ (8003098 <TIM_OC1_SetConfig+0xd8>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d003      	beq.n	8003024 <TIM_OC1_SetConfig+0x64>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a1f      	ldr	r2, [pc, #124]	@ (800309c <TIM_OC1_SetConfig+0xdc>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d10c      	bne.n	800303e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	f023 0308 	bic.w	r3, r3, #8
 800302a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	4313      	orrs	r3, r2
 8003034:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	f023 0304 	bic.w	r3, r3, #4
 800303c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a15      	ldr	r2, [pc, #84]	@ (8003098 <TIM_OC1_SetConfig+0xd8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d003      	beq.n	800304e <TIM_OC1_SetConfig+0x8e>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a14      	ldr	r2, [pc, #80]	@ (800309c <TIM_OC1_SetConfig+0xdc>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d111      	bne.n	8003072 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003054:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800305c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	4313      	orrs	r3, r2
 8003066:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	4313      	orrs	r3, r2
 8003070:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68fa      	ldr	r2, [r7, #12]
 800307c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	621a      	str	r2, [r3, #32]
}
 800308c:	bf00      	nop
 800308e:	371c      	adds	r7, #28
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr
 8003098:	40010000 	.word	0x40010000
 800309c:	40010400 	.word	0x40010400

080030a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b087      	sub	sp, #28
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	f023 0210 	bic.w	r2, r3, #16
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	021b      	lsls	r3, r3, #8
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f023 0320 	bic.w	r3, r3, #32
 80030ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4a22      	ldr	r2, [pc, #136]	@ (8003184 <TIM_OC2_SetConfig+0xe4>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d003      	beq.n	8003108 <TIM_OC2_SetConfig+0x68>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	4a21      	ldr	r2, [pc, #132]	@ (8003188 <TIM_OC2_SetConfig+0xe8>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d10d      	bne.n	8003124 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800310e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	011b      	lsls	r3, r3, #4
 8003116:	697a      	ldr	r2, [r7, #20]
 8003118:	4313      	orrs	r3, r2
 800311a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003122:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a17      	ldr	r2, [pc, #92]	@ (8003184 <TIM_OC2_SetConfig+0xe4>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d003      	beq.n	8003134 <TIM_OC2_SetConfig+0x94>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a16      	ldr	r2, [pc, #88]	@ (8003188 <TIM_OC2_SetConfig+0xe8>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d113      	bne.n	800315c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800313a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003142:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	697a      	ldr	r2, [r7, #20]
 8003174:	621a      	str	r2, [r3, #32]
}
 8003176:	bf00      	nop
 8003178:	371c      	adds	r7, #28
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	40010000 	.word	0x40010000
 8003188:	40010400 	.word	0x40010400

0800318c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800318c:	b480      	push	{r7}
 800318e:	b087      	sub	sp, #28
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f023 0303 	bic.w	r3, r3, #3
 80031c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	021b      	lsls	r3, r3, #8
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	4313      	orrs	r3, r2
 80031e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a21      	ldr	r2, [pc, #132]	@ (800326c <TIM_OC3_SetConfig+0xe0>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d003      	beq.n	80031f2 <TIM_OC3_SetConfig+0x66>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a20      	ldr	r2, [pc, #128]	@ (8003270 <TIM_OC3_SetConfig+0xe4>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d10d      	bne.n	800320e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80031f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	021b      	lsls	r3, r3, #8
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	4313      	orrs	r3, r2
 8003204:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800320c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a16      	ldr	r2, [pc, #88]	@ (800326c <TIM_OC3_SetConfig+0xe0>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d003      	beq.n	800321e <TIM_OC3_SetConfig+0x92>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a15      	ldr	r2, [pc, #84]	@ (8003270 <TIM_OC3_SetConfig+0xe4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d113      	bne.n	8003246 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003224:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800322c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	4313      	orrs	r3, r2
 8003238:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	697a      	ldr	r2, [r7, #20]
 800325e:	621a      	str	r2, [r3, #32]
}
 8003260:	bf00      	nop
 8003262:	371c      	adds	r7, #28
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	40010000 	.word	0x40010000
 8003270:	40010400 	.word	0x40010400

08003274 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003274:	b480      	push	{r7}
 8003276:	b087      	sub	sp, #28
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	021b      	lsls	r3, r3, #8
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	031b      	lsls	r3, r3, #12
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a12      	ldr	r2, [pc, #72]	@ (8003318 <TIM_OC4_SetConfig+0xa4>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d003      	beq.n	80032dc <TIM_OC4_SetConfig+0x68>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a11      	ldr	r2, [pc, #68]	@ (800331c <TIM_OC4_SetConfig+0xa8>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d109      	bne.n	80032f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	019b      	lsls	r3, r3, #6
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	621a      	str	r2, [r3, #32]
}
 800330a:	bf00      	nop
 800330c:	371c      	adds	r7, #28
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40010000 	.word	0x40010000
 800331c:	40010400 	.word	0x40010400

08003320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003330:	2b01      	cmp	r3, #1
 8003332:	d101      	bne.n	8003338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003334:	2302      	movs	r3, #2
 8003336:	e05a      	b.n	80033ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800335e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a21      	ldr	r2, [pc, #132]	@ (80033fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d022      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003384:	d01d      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a1d      	ldr	r2, [pc, #116]	@ (8003400 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d018      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1b      	ldr	r2, [pc, #108]	@ (8003404 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d013      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a1a      	ldr	r2, [pc, #104]	@ (8003408 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d00e      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a18      	ldr	r2, [pc, #96]	@ (800340c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d009      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a17      	ldr	r2, [pc, #92]	@ (8003410 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d004      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a15      	ldr	r2, [pc, #84]	@ (8003414 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d10c      	bne.n	80033dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	40010000 	.word	0x40010000
 8003400:	40000400 	.word	0x40000400
 8003404:	40000800 	.word	0x40000800
 8003408:	40000c00 	.word	0x40000c00
 800340c:	40010400 	.word	0x40010400
 8003410:	40014000 	.word	0x40014000
 8003414:	40001800 	.word	0x40001800

08003418 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003434:	bf00      	nop
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e042      	b.n	80034d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d106      	bne.n	800346c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f7fd ff8e 	bl	8001388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2224      	movs	r2, #36	@ 0x24
 8003470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003482:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 f973 	bl	8003770 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	691a      	ldr	r2, [r3, #16]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003498:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695a      	ldr	r2, [r3, #20]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80034a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68da      	ldr	r2, [r3, #12]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08a      	sub	sp, #40	@ 0x28
 80034e4:	af02      	add	r7, sp, #8
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	603b      	str	r3, [r7, #0]
 80034ec:	4613      	mov	r3, r2
 80034ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034f0:	2300      	movs	r3, #0
 80034f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b20      	cmp	r3, #32
 80034fe:	d175      	bne.n	80035ec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d002      	beq.n	800350c <HAL_UART_Transmit+0x2c>
 8003506:	88fb      	ldrh	r3, [r7, #6]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d101      	bne.n	8003510 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e06e      	b.n	80035ee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2221      	movs	r2, #33	@ 0x21
 800351a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800351e:	f7fe f965 	bl	80017ec <HAL_GetTick>
 8003522:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	88fa      	ldrh	r2, [r7, #6]
 8003528:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	88fa      	ldrh	r2, [r7, #6]
 800352e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003538:	d108      	bne.n	800354c <HAL_UART_Transmit+0x6c>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d104      	bne.n	800354c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003542:	2300      	movs	r3, #0
 8003544:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	61bb      	str	r3, [r7, #24]
 800354a:	e003      	b.n	8003554 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003550:	2300      	movs	r3, #0
 8003552:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003554:	e02e      	b.n	80035b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	9300      	str	r3, [sp, #0]
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	2200      	movs	r2, #0
 800355e:	2180      	movs	r1, #128	@ 0x80
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f000 f848 	bl	80035f6 <UART_WaitOnFlagUntilTimeout>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d005      	beq.n	8003578 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2220      	movs	r2, #32
 8003570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e03a      	b.n	80035ee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d10b      	bne.n	8003596 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	881b      	ldrh	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800358c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	3302      	adds	r3, #2
 8003592:	61bb      	str	r3, [r7, #24]
 8003594:	e007      	b.n	80035a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	781a      	ldrb	r2, [r3, #0]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	3301      	adds	r3, #1
 80035a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1cb      	bne.n	8003556 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	9300      	str	r3, [sp, #0]
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	2200      	movs	r2, #0
 80035c6:	2140      	movs	r1, #64	@ 0x40
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 f814 	bl	80035f6 <UART_WaitOnFlagUntilTimeout>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d005      	beq.n	80035e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2220      	movs	r2, #32
 80035d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e006      	b.n	80035ee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2220      	movs	r2, #32
 80035e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80035e8:	2300      	movs	r3, #0
 80035ea:	e000      	b.n	80035ee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80035ec:	2302      	movs	r3, #2
  }
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3720      	adds	r7, #32
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b086      	sub	sp, #24
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	60f8      	str	r0, [r7, #12]
 80035fe:	60b9      	str	r1, [r7, #8]
 8003600:	603b      	str	r3, [r7, #0]
 8003602:	4613      	mov	r3, r2
 8003604:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003606:	e03b      	b.n	8003680 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003608:	6a3b      	ldr	r3, [r7, #32]
 800360a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360e:	d037      	beq.n	8003680 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003610:	f7fe f8ec 	bl	80017ec <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	6a3a      	ldr	r2, [r7, #32]
 800361c:	429a      	cmp	r2, r3
 800361e:	d302      	bcc.n	8003626 <UART_WaitOnFlagUntilTimeout+0x30>
 8003620:	6a3b      	ldr	r3, [r7, #32]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d101      	bne.n	800362a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e03a      	b.n	80036a0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	2b00      	cmp	r3, #0
 8003636:	d023      	beq.n	8003680 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2b80      	cmp	r3, #128	@ 0x80
 800363c:	d020      	beq.n	8003680 <UART_WaitOnFlagUntilTimeout+0x8a>
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2b40      	cmp	r3, #64	@ 0x40
 8003642:	d01d      	beq.n	8003680 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0308 	and.w	r3, r3, #8
 800364e:	2b08      	cmp	r3, #8
 8003650:	d116      	bne.n	8003680 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	617b      	str	r3, [r7, #20]
 8003666:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f000 f81d 	bl	80036a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2208      	movs	r2, #8
 8003672:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e00f      	b.n	80036a0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	4013      	ands	r3, r2
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	429a      	cmp	r2, r3
 800368e:	bf0c      	ite	eq
 8003690:	2301      	moveq	r3, #1
 8003692:	2300      	movne	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	461a      	mov	r2, r3
 8003698:	79fb      	ldrb	r3, [r7, #7]
 800369a:	429a      	cmp	r2, r3
 800369c:	d0b4      	beq.n	8003608 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3718      	adds	r7, #24
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b095      	sub	sp, #84	@ 0x54
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	330c      	adds	r3, #12
 80036b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ba:	e853 3f00 	ldrex	r3, [r3]
 80036be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	330c      	adds	r3, #12
 80036ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036d0:	643a      	str	r2, [r7, #64]	@ 0x40
 80036d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036d8:	e841 2300 	strex	r3, r2, [r1]
 80036dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1e5      	bne.n	80036b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	3314      	adds	r3, #20
 80036ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	e853 3f00 	ldrex	r3, [r3]
 80036f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	f023 0301 	bic.w	r3, r3, #1
 80036fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	3314      	adds	r3, #20
 8003702:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003704:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003706:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003708:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800370a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800370c:	e841 2300 	strex	r3, r2, [r1]
 8003710:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1e5      	bne.n	80036e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371c:	2b01      	cmp	r3, #1
 800371e:	d119      	bne.n	8003754 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	330c      	adds	r3, #12
 8003726:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	e853 3f00 	ldrex	r3, [r3]
 800372e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f023 0310 	bic.w	r3, r3, #16
 8003736:	647b      	str	r3, [r7, #68]	@ 0x44
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	330c      	adds	r3, #12
 800373e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003740:	61ba      	str	r2, [r7, #24]
 8003742:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003744:	6979      	ldr	r1, [r7, #20]
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	e841 2300 	strex	r3, r2, [r1]
 800374c:	613b      	str	r3, [r7, #16]
   return(result);
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d1e5      	bne.n	8003720 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2220      	movs	r2, #32
 8003758:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003762:	bf00      	nop
 8003764:	3754      	adds	r7, #84	@ 0x54
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
	...

08003770 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003774:	b0c0      	sub	sp, #256	@ 0x100
 8003776:	af00      	add	r7, sp, #0
 8003778:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800377c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800378c:	68d9      	ldr	r1, [r3, #12]
 800378e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	ea40 0301 	orr.w	r3, r0, r1
 8003798:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800379a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	431a      	orrs	r2, r3
 80037a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80037bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80037c8:	f021 010c 	bic.w	r1, r1, #12
 80037cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80037d6:	430b      	orrs	r3, r1
 80037d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80037e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ea:	6999      	ldr	r1, [r3, #24]
 80037ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	ea40 0301 	orr.w	r3, r0, r1
 80037f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	4b8f      	ldr	r3, [pc, #572]	@ (8003a3c <UART_SetConfig+0x2cc>)
 8003800:	429a      	cmp	r2, r3
 8003802:	d005      	beq.n	8003810 <UART_SetConfig+0xa0>
 8003804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	4b8d      	ldr	r3, [pc, #564]	@ (8003a40 <UART_SetConfig+0x2d0>)
 800380c:	429a      	cmp	r2, r3
 800380e:	d104      	bne.n	800381a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003810:	f7fe fb8e 	bl	8001f30 <HAL_RCC_GetPCLK2Freq>
 8003814:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003818:	e003      	b.n	8003822 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800381a:	f7fe fb75 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 800381e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800382c:	f040 810c 	bne.w	8003a48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003830:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003834:	2200      	movs	r2, #0
 8003836:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800383a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800383e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003842:	4622      	mov	r2, r4
 8003844:	462b      	mov	r3, r5
 8003846:	1891      	adds	r1, r2, r2
 8003848:	65b9      	str	r1, [r7, #88]	@ 0x58
 800384a:	415b      	adcs	r3, r3
 800384c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800384e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003852:	4621      	mov	r1, r4
 8003854:	eb12 0801 	adds.w	r8, r2, r1
 8003858:	4629      	mov	r1, r5
 800385a:	eb43 0901 	adc.w	r9, r3, r1
 800385e:	f04f 0200 	mov.w	r2, #0
 8003862:	f04f 0300 	mov.w	r3, #0
 8003866:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800386a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800386e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003872:	4690      	mov	r8, r2
 8003874:	4699      	mov	r9, r3
 8003876:	4623      	mov	r3, r4
 8003878:	eb18 0303 	adds.w	r3, r8, r3
 800387c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003880:	462b      	mov	r3, r5
 8003882:	eb49 0303 	adc.w	r3, r9, r3
 8003886:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800388a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003896:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800389a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800389e:	460b      	mov	r3, r1
 80038a0:	18db      	adds	r3, r3, r3
 80038a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80038a4:	4613      	mov	r3, r2
 80038a6:	eb42 0303 	adc.w	r3, r2, r3
 80038aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80038ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80038b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80038b4:	f7fc fd04 	bl	80002c0 <__aeabi_uldivmod>
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4b61      	ldr	r3, [pc, #388]	@ (8003a44 <UART_SetConfig+0x2d4>)
 80038be:	fba3 2302 	umull	r2, r3, r3, r2
 80038c2:	095b      	lsrs	r3, r3, #5
 80038c4:	011c      	lsls	r4, r3, #4
 80038c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038ca:	2200      	movs	r2, #0
 80038cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80038d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80038d8:	4642      	mov	r2, r8
 80038da:	464b      	mov	r3, r9
 80038dc:	1891      	adds	r1, r2, r2
 80038de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80038e0:	415b      	adcs	r3, r3
 80038e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80038e8:	4641      	mov	r1, r8
 80038ea:	eb12 0a01 	adds.w	sl, r2, r1
 80038ee:	4649      	mov	r1, r9
 80038f0:	eb43 0b01 	adc.w	fp, r3, r1
 80038f4:	f04f 0200 	mov.w	r2, #0
 80038f8:	f04f 0300 	mov.w	r3, #0
 80038fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003900:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003904:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003908:	4692      	mov	sl, r2
 800390a:	469b      	mov	fp, r3
 800390c:	4643      	mov	r3, r8
 800390e:	eb1a 0303 	adds.w	r3, sl, r3
 8003912:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003916:	464b      	mov	r3, r9
 8003918:	eb4b 0303 	adc.w	r3, fp, r3
 800391c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800392c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003930:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003934:	460b      	mov	r3, r1
 8003936:	18db      	adds	r3, r3, r3
 8003938:	643b      	str	r3, [r7, #64]	@ 0x40
 800393a:	4613      	mov	r3, r2
 800393c:	eb42 0303 	adc.w	r3, r2, r3
 8003940:	647b      	str	r3, [r7, #68]	@ 0x44
 8003942:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003946:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800394a:	f7fc fcb9 	bl	80002c0 <__aeabi_uldivmod>
 800394e:	4602      	mov	r2, r0
 8003950:	460b      	mov	r3, r1
 8003952:	4611      	mov	r1, r2
 8003954:	4b3b      	ldr	r3, [pc, #236]	@ (8003a44 <UART_SetConfig+0x2d4>)
 8003956:	fba3 2301 	umull	r2, r3, r3, r1
 800395a:	095b      	lsrs	r3, r3, #5
 800395c:	2264      	movs	r2, #100	@ 0x64
 800395e:	fb02 f303 	mul.w	r3, r2, r3
 8003962:	1acb      	subs	r3, r1, r3
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800396a:	4b36      	ldr	r3, [pc, #216]	@ (8003a44 <UART_SetConfig+0x2d4>)
 800396c:	fba3 2302 	umull	r2, r3, r3, r2
 8003970:	095b      	lsrs	r3, r3, #5
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003978:	441c      	add	r4, r3
 800397a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800397e:	2200      	movs	r2, #0
 8003980:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003984:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003988:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800398c:	4642      	mov	r2, r8
 800398e:	464b      	mov	r3, r9
 8003990:	1891      	adds	r1, r2, r2
 8003992:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003994:	415b      	adcs	r3, r3
 8003996:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003998:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800399c:	4641      	mov	r1, r8
 800399e:	1851      	adds	r1, r2, r1
 80039a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80039a2:	4649      	mov	r1, r9
 80039a4:	414b      	adcs	r3, r1
 80039a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80039a8:	f04f 0200 	mov.w	r2, #0
 80039ac:	f04f 0300 	mov.w	r3, #0
 80039b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80039b4:	4659      	mov	r1, fp
 80039b6:	00cb      	lsls	r3, r1, #3
 80039b8:	4651      	mov	r1, sl
 80039ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039be:	4651      	mov	r1, sl
 80039c0:	00ca      	lsls	r2, r1, #3
 80039c2:	4610      	mov	r0, r2
 80039c4:	4619      	mov	r1, r3
 80039c6:	4603      	mov	r3, r0
 80039c8:	4642      	mov	r2, r8
 80039ca:	189b      	adds	r3, r3, r2
 80039cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80039d0:	464b      	mov	r3, r9
 80039d2:	460a      	mov	r2, r1
 80039d4:	eb42 0303 	adc.w	r3, r2, r3
 80039d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80039e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80039ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80039f0:	460b      	mov	r3, r1
 80039f2:	18db      	adds	r3, r3, r3
 80039f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039f6:	4613      	mov	r3, r2
 80039f8:	eb42 0303 	adc.w	r3, r2, r3
 80039fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003a06:	f7fc fc5b 	bl	80002c0 <__aeabi_uldivmod>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a44 <UART_SetConfig+0x2d4>)
 8003a10:	fba3 1302 	umull	r1, r3, r3, r2
 8003a14:	095b      	lsrs	r3, r3, #5
 8003a16:	2164      	movs	r1, #100	@ 0x64
 8003a18:	fb01 f303 	mul.w	r3, r1, r3
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	3332      	adds	r3, #50	@ 0x32
 8003a22:	4a08      	ldr	r2, [pc, #32]	@ (8003a44 <UART_SetConfig+0x2d4>)
 8003a24:	fba2 2303 	umull	r2, r3, r2, r3
 8003a28:	095b      	lsrs	r3, r3, #5
 8003a2a:	f003 0207 	and.w	r2, r3, #7
 8003a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4422      	add	r2, r4
 8003a36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a38:	e106      	b.n	8003c48 <UART_SetConfig+0x4d8>
 8003a3a:	bf00      	nop
 8003a3c:	40011000 	.word	0x40011000
 8003a40:	40011400 	.word	0x40011400
 8003a44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a5a:	4642      	mov	r2, r8
 8003a5c:	464b      	mov	r3, r9
 8003a5e:	1891      	adds	r1, r2, r2
 8003a60:	6239      	str	r1, [r7, #32]
 8003a62:	415b      	adcs	r3, r3
 8003a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a6a:	4641      	mov	r1, r8
 8003a6c:	1854      	adds	r4, r2, r1
 8003a6e:	4649      	mov	r1, r9
 8003a70:	eb43 0501 	adc.w	r5, r3, r1
 8003a74:	f04f 0200 	mov.w	r2, #0
 8003a78:	f04f 0300 	mov.w	r3, #0
 8003a7c:	00eb      	lsls	r3, r5, #3
 8003a7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a82:	00e2      	lsls	r2, r4, #3
 8003a84:	4614      	mov	r4, r2
 8003a86:	461d      	mov	r5, r3
 8003a88:	4643      	mov	r3, r8
 8003a8a:	18e3      	adds	r3, r4, r3
 8003a8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a90:	464b      	mov	r3, r9
 8003a92:	eb45 0303 	adc.w	r3, r5, r3
 8003a96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003aa6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003aaa:	f04f 0200 	mov.w	r2, #0
 8003aae:	f04f 0300 	mov.w	r3, #0
 8003ab2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003ab6:	4629      	mov	r1, r5
 8003ab8:	008b      	lsls	r3, r1, #2
 8003aba:	4621      	mov	r1, r4
 8003abc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ac0:	4621      	mov	r1, r4
 8003ac2:	008a      	lsls	r2, r1, #2
 8003ac4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003ac8:	f7fc fbfa 	bl	80002c0 <__aeabi_uldivmod>
 8003acc:	4602      	mov	r2, r0
 8003ace:	460b      	mov	r3, r1
 8003ad0:	4b60      	ldr	r3, [pc, #384]	@ (8003c54 <UART_SetConfig+0x4e4>)
 8003ad2:	fba3 2302 	umull	r2, r3, r3, r2
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	011c      	lsls	r4, r3, #4
 8003ada:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ae4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003ae8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003aec:	4642      	mov	r2, r8
 8003aee:	464b      	mov	r3, r9
 8003af0:	1891      	adds	r1, r2, r2
 8003af2:	61b9      	str	r1, [r7, #24]
 8003af4:	415b      	adcs	r3, r3
 8003af6:	61fb      	str	r3, [r7, #28]
 8003af8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003afc:	4641      	mov	r1, r8
 8003afe:	1851      	adds	r1, r2, r1
 8003b00:	6139      	str	r1, [r7, #16]
 8003b02:	4649      	mov	r1, r9
 8003b04:	414b      	adcs	r3, r1
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	f04f 0200 	mov.w	r2, #0
 8003b0c:	f04f 0300 	mov.w	r3, #0
 8003b10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b14:	4659      	mov	r1, fp
 8003b16:	00cb      	lsls	r3, r1, #3
 8003b18:	4651      	mov	r1, sl
 8003b1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b1e:	4651      	mov	r1, sl
 8003b20:	00ca      	lsls	r2, r1, #3
 8003b22:	4610      	mov	r0, r2
 8003b24:	4619      	mov	r1, r3
 8003b26:	4603      	mov	r3, r0
 8003b28:	4642      	mov	r2, r8
 8003b2a:	189b      	adds	r3, r3, r2
 8003b2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b30:	464b      	mov	r3, r9
 8003b32:	460a      	mov	r2, r1
 8003b34:	eb42 0303 	adc.w	r3, r2, r3
 8003b38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b48:	f04f 0200 	mov.w	r2, #0
 8003b4c:	f04f 0300 	mov.w	r3, #0
 8003b50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b54:	4649      	mov	r1, r9
 8003b56:	008b      	lsls	r3, r1, #2
 8003b58:	4641      	mov	r1, r8
 8003b5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b5e:	4641      	mov	r1, r8
 8003b60:	008a      	lsls	r2, r1, #2
 8003b62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003b66:	f7fc fbab 	bl	80002c0 <__aeabi_uldivmod>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	4611      	mov	r1, r2
 8003b70:	4b38      	ldr	r3, [pc, #224]	@ (8003c54 <UART_SetConfig+0x4e4>)
 8003b72:	fba3 2301 	umull	r2, r3, r3, r1
 8003b76:	095b      	lsrs	r3, r3, #5
 8003b78:	2264      	movs	r2, #100	@ 0x64
 8003b7a:	fb02 f303 	mul.w	r3, r2, r3
 8003b7e:	1acb      	subs	r3, r1, r3
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	3332      	adds	r3, #50	@ 0x32
 8003b84:	4a33      	ldr	r2, [pc, #204]	@ (8003c54 <UART_SetConfig+0x4e4>)
 8003b86:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8a:	095b      	lsrs	r3, r3, #5
 8003b8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b90:	441c      	add	r4, r3
 8003b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b96:	2200      	movs	r2, #0
 8003b98:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b9a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b9c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	464b      	mov	r3, r9
 8003ba4:	1891      	adds	r1, r2, r2
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	415b      	adcs	r3, r3
 8003baa:	60fb      	str	r3, [r7, #12]
 8003bac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bb0:	4641      	mov	r1, r8
 8003bb2:	1851      	adds	r1, r2, r1
 8003bb4:	6039      	str	r1, [r7, #0]
 8003bb6:	4649      	mov	r1, r9
 8003bb8:	414b      	adcs	r3, r1
 8003bba:	607b      	str	r3, [r7, #4]
 8003bbc:	f04f 0200 	mov.w	r2, #0
 8003bc0:	f04f 0300 	mov.w	r3, #0
 8003bc4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003bc8:	4659      	mov	r1, fp
 8003bca:	00cb      	lsls	r3, r1, #3
 8003bcc:	4651      	mov	r1, sl
 8003bce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bd2:	4651      	mov	r1, sl
 8003bd4:	00ca      	lsls	r2, r1, #3
 8003bd6:	4610      	mov	r0, r2
 8003bd8:	4619      	mov	r1, r3
 8003bda:	4603      	mov	r3, r0
 8003bdc:	4642      	mov	r2, r8
 8003bde:	189b      	adds	r3, r3, r2
 8003be0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003be2:	464b      	mov	r3, r9
 8003be4:	460a      	mov	r2, r1
 8003be6:	eb42 0303 	adc.w	r3, r2, r3
 8003bea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bf6:	667a      	str	r2, [r7, #100]	@ 0x64
 8003bf8:	f04f 0200 	mov.w	r2, #0
 8003bfc:	f04f 0300 	mov.w	r3, #0
 8003c00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003c04:	4649      	mov	r1, r9
 8003c06:	008b      	lsls	r3, r1, #2
 8003c08:	4641      	mov	r1, r8
 8003c0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c0e:	4641      	mov	r1, r8
 8003c10:	008a      	lsls	r2, r1, #2
 8003c12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003c16:	f7fc fb53 	bl	80002c0 <__aeabi_uldivmod>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c54 <UART_SetConfig+0x4e4>)
 8003c20:	fba3 1302 	umull	r1, r3, r3, r2
 8003c24:	095b      	lsrs	r3, r3, #5
 8003c26:	2164      	movs	r1, #100	@ 0x64
 8003c28:	fb01 f303 	mul.w	r3, r1, r3
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	011b      	lsls	r3, r3, #4
 8003c30:	3332      	adds	r3, #50	@ 0x32
 8003c32:	4a08      	ldr	r2, [pc, #32]	@ (8003c54 <UART_SetConfig+0x4e4>)
 8003c34:	fba2 2303 	umull	r2, r3, r2, r3
 8003c38:	095b      	lsrs	r3, r3, #5
 8003c3a:	f003 020f 	and.w	r2, r3, #15
 8003c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4422      	add	r2, r4
 8003c46:	609a      	str	r2, [r3, #8]
}
 8003c48:	bf00      	nop
 8003c4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c54:	51eb851f 	.word	0x51eb851f

08003c58 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	4603      	mov	r3, r0
 8003c60:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003c62:	2300      	movs	r3, #0
 8003c64:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003c66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c6a:	2b84      	cmp	r3, #132	@ 0x84
 8003c6c:	d005      	beq.n	8003c7a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003c6e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	4413      	add	r3, r2
 8003c76:	3303      	adds	r3, #3
 8003c78:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003c8c:	f001 f88e 	bl	8004dac <vTaskStartScheduler>
  
  return osOK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003c96:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c98:	b089      	sub	sp, #36	@ 0x24
 8003c9a:	af04      	add	r7, sp, #16
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d020      	beq.n	8003cea <osThreadCreate+0x54>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d01c      	beq.n	8003cea <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685c      	ldr	r4, [r3, #4]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	691e      	ldr	r6, [r3, #16]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7ff ffc8 	bl	8003c58 <makeFreeRtosPriority>
 8003cc8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003cd2:	9202      	str	r2, [sp, #8]
 8003cd4:	9301      	str	r3, [sp, #4]
 8003cd6:	9100      	str	r1, [sp, #0]
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	4632      	mov	r2, r6
 8003cdc:	4629      	mov	r1, r5
 8003cde:	4620      	mov	r0, r4
 8003ce0:	f000 fe08 	bl	80048f4 <xTaskCreateStatic>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	e01c      	b.n	8003d24 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685c      	ldr	r4, [r3, #4]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003cf6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff ffaa 	bl	8003c58 <makeFreeRtosPriority>
 8003d04:	4602      	mov	r2, r0
 8003d06:	f107 030c 	add.w	r3, r7, #12
 8003d0a:	9301      	str	r3, [sp, #4]
 8003d0c:	9200      	str	r2, [sp, #0]
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	4632      	mov	r2, r6
 8003d12:	4629      	mov	r1, r5
 8003d14:	4620      	mov	r0, r4
 8003d16:	f000 fe4d 	bl	80049b4 <xTaskCreate>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d001      	beq.n	8003d24 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003d20:	2300      	movs	r3, #0
 8003d22:	e000      	b.n	8003d26 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003d24:	68fb      	ldr	r3, [r7, #12]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d2e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b084      	sub	sp, #16
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <osDelay+0x16>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	e000      	b.n	8003d46 <osDelay+0x18>
 8003d44:	2301      	movs	r3, #1
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 ff92 	bl	8004c70 <vTaskDelay>
  
  return osOK;
 8003d4c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f103 0208 	add.w	r2, r3, #8
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d6e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f103 0208 	add.w	r2, r3, #8
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f103 0208 	add.w	r2, r3, #8
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d8a:	bf00      	nop
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr

08003d96 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d96:	b480      	push	{r7}
 8003d98:	b083      	sub	sp, #12
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003db0:	b480      	push	{r7}
 8003db2:	b085      	sub	sp, #20
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	601a      	str	r2, [r3, #0]
}
 8003dec:	bf00      	nop
 8003dee:	3714      	adds	r7, #20
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0e:	d103      	bne.n	8003e18 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	60fb      	str	r3, [r7, #12]
 8003e16:	e00c      	b.n	8003e32 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3308      	adds	r3, #8
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	e002      	b.n	8003e26 <vListInsert+0x2e>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	68ba      	ldr	r2, [r7, #8]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d2f6      	bcs.n	8003e20 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	1c5a      	adds	r2, r3, #1
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	601a      	str	r2, [r3, #0]
}
 8003e5e:	bf00      	nop
 8003e60:	3714      	adds	r7, #20
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr

08003e6a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b085      	sub	sp, #20
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	6892      	ldr	r2, [r2, #8]
 8003e80:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6852      	ldr	r2, [r2, #4]
 8003e8a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d103      	bne.n	8003e9e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	689a      	ldr	r2, [r3, #8]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	1e5a      	subs	r2, r3, #1
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
	...

08003ec0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10b      	bne.n	8003eec <xQueueGenericReset+0x2c>
	__asm volatile
 8003ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed8:	f383 8811 	msr	BASEPRI, r3
 8003edc:	f3bf 8f6f 	isb	sy
 8003ee0:	f3bf 8f4f 	dsb	sy
 8003ee4:	60bb      	str	r3, [r7, #8]
}
 8003ee6:	bf00      	nop
 8003ee8:	bf00      	nop
 8003eea:	e7fd      	b.n	8003ee8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003eec:	f002 f864 	bl	8005fb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef8:	68f9      	ldr	r1, [r7, #12]
 8003efa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003efc:	fb01 f303 	mul.w	r3, r1, r3
 8003f00:	441a      	add	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f1c:	3b01      	subs	r3, #1
 8003f1e:	68f9      	ldr	r1, [r7, #12]
 8003f20:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003f22:	fb01 f303 	mul.w	r3, r1, r3
 8003f26:	441a      	add	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	22ff      	movs	r2, #255	@ 0xff
 8003f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	22ff      	movs	r2, #255	@ 0xff
 8003f38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d114      	bne.n	8003f6c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d01a      	beq.n	8003f80 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	3310      	adds	r3, #16
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f001 fa40 	bl	80053d4 <xTaskRemoveFromEventList>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d012      	beq.n	8003f80 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f90 <xQueueGenericReset+0xd0>)
 8003f5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	f3bf 8f4f 	dsb	sy
 8003f66:	f3bf 8f6f 	isb	sy
 8003f6a:	e009      	b.n	8003f80 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	3310      	adds	r3, #16
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff fef0 	bl	8003d56 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	3324      	adds	r3, #36	@ 0x24
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7ff feeb 	bl	8003d56 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003f80:	f002 f84c 	bl	800601c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003f84:	2301      	movs	r3, #1
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	e000ed04 	.word	0xe000ed04

08003f94 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b08a      	sub	sp, #40	@ 0x28
 8003f98:	af02      	add	r7, sp, #8
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d10b      	bne.n	8003fc0 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fac:	f383 8811 	msr	BASEPRI, r3
 8003fb0:	f3bf 8f6f 	isb	sy
 8003fb4:	f3bf 8f4f 	dsb	sy
 8003fb8:	613b      	str	r3, [r7, #16]
}
 8003fba:	bf00      	nop
 8003fbc:	bf00      	nop
 8003fbe:	e7fd      	b.n	8003fbc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	68ba      	ldr	r2, [r7, #8]
 8003fc4:	fb02 f303 	mul.w	r3, r2, r3
 8003fc8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	3350      	adds	r3, #80	@ 0x50
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f002 f8d2 	bl	8006178 <pvPortMalloc>
 8003fd4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d011      	beq.n	8004000 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	3350      	adds	r3, #80	@ 0x50
 8003fe4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003fee:	79fa      	ldrb	r2, [r7, #7]
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	68b9      	ldr	r1, [r7, #8]
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f000 f805 	bl	800400a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004000:	69bb      	ldr	r3, [r7, #24]
	}
 8004002:	4618      	mov	r0, r3
 8004004:	3720      	adds	r7, #32
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800400a:	b580      	push	{r7, lr}
 800400c:	b084      	sub	sp, #16
 800400e:	af00      	add	r7, sp, #0
 8004010:	60f8      	str	r0, [r7, #12]
 8004012:	60b9      	str	r1, [r7, #8]
 8004014:	607a      	str	r2, [r7, #4]
 8004016:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d103      	bne.n	8004026 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	e002      	b.n	800402c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	68fa      	ldr	r2, [r7, #12]
 8004030:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	68ba      	ldr	r2, [r7, #8]
 8004036:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004038:	2101      	movs	r1, #1
 800403a:	69b8      	ldr	r0, [r7, #24]
 800403c:	f7ff ff40 	bl	8003ec0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004048:	bf00      	nop
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d10b      	bne.n	8004078 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8004060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004064:	f383 8811 	msr	BASEPRI, r3
 8004068:	f3bf 8f6f 	isb	sy
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	613b      	str	r3, [r7, #16]
}
 8004072:	bf00      	nop
 8004074:	bf00      	nop
 8004076:	e7fd      	b.n	8004074 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	429a      	cmp	r2, r3
 800407e:	d90b      	bls.n	8004098 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8004080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004084:	f383 8811 	msr	BASEPRI, r3
 8004088:	f3bf 8f6f 	isb	sy
 800408c:	f3bf 8f4f 	dsb	sy
 8004090:	60fb      	str	r3, [r7, #12]
}
 8004092:	bf00      	nop
 8004094:	bf00      	nop
 8004096:	e7fd      	b.n	8004094 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004098:	2202      	movs	r2, #2
 800409a:	2100      	movs	r1, #0
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f7ff ff79 	bl	8003f94 <xQueueGenericCreate>
 80040a2:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d002      	beq.n	80040b0 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80040b0:	697b      	ldr	r3, [r7, #20]
	}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3718      	adds	r7, #24
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
	...

080040bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08e      	sub	sp, #56	@ 0x38
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
 80040c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80040ca:	2300      	movs	r3, #0
 80040cc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80040d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d10b      	bne.n	80040f0 <xQueueGenericSend+0x34>
	__asm volatile
 80040d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040dc:	f383 8811 	msr	BASEPRI, r3
 80040e0:	f3bf 8f6f 	isb	sy
 80040e4:	f3bf 8f4f 	dsb	sy
 80040e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80040ea:	bf00      	nop
 80040ec:	bf00      	nop
 80040ee:	e7fd      	b.n	80040ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d103      	bne.n	80040fe <xQueueGenericSend+0x42>
 80040f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <xQueueGenericSend+0x46>
 80040fe:	2301      	movs	r3, #1
 8004100:	e000      	b.n	8004104 <xQueueGenericSend+0x48>
 8004102:	2300      	movs	r3, #0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d10b      	bne.n	8004120 <xQueueGenericSend+0x64>
	__asm volatile
 8004108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800410c:	f383 8811 	msr	BASEPRI, r3
 8004110:	f3bf 8f6f 	isb	sy
 8004114:	f3bf 8f4f 	dsb	sy
 8004118:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800411a:	bf00      	nop
 800411c:	bf00      	nop
 800411e:	e7fd      	b.n	800411c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d103      	bne.n	800412e <xQueueGenericSend+0x72>
 8004126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412a:	2b01      	cmp	r3, #1
 800412c:	d101      	bne.n	8004132 <xQueueGenericSend+0x76>
 800412e:	2301      	movs	r3, #1
 8004130:	e000      	b.n	8004134 <xQueueGenericSend+0x78>
 8004132:	2300      	movs	r3, #0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d10b      	bne.n	8004150 <xQueueGenericSend+0x94>
	__asm volatile
 8004138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800413c:	f383 8811 	msr	BASEPRI, r3
 8004140:	f3bf 8f6f 	isb	sy
 8004144:	f3bf 8f4f 	dsb	sy
 8004148:	623b      	str	r3, [r7, #32]
}
 800414a:	bf00      	nop
 800414c:	bf00      	nop
 800414e:	e7fd      	b.n	800414c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004150:	f001 fbda 	bl	8005908 <xTaskGetSchedulerState>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d102      	bne.n	8004160 <xQueueGenericSend+0xa4>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d101      	bne.n	8004164 <xQueueGenericSend+0xa8>
 8004160:	2301      	movs	r3, #1
 8004162:	e000      	b.n	8004166 <xQueueGenericSend+0xaa>
 8004164:	2300      	movs	r3, #0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10b      	bne.n	8004182 <xQueueGenericSend+0xc6>
	__asm volatile
 800416a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800416e:	f383 8811 	msr	BASEPRI, r3
 8004172:	f3bf 8f6f 	isb	sy
 8004176:	f3bf 8f4f 	dsb	sy
 800417a:	61fb      	str	r3, [r7, #28]
}
 800417c:	bf00      	nop
 800417e:	bf00      	nop
 8004180:	e7fd      	b.n	800417e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004182:	f001 ff19 	bl	8005fb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004188:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800418a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800418e:	429a      	cmp	r2, r3
 8004190:	d302      	bcc.n	8004198 <xQueueGenericSend+0xdc>
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	2b02      	cmp	r3, #2
 8004196:	d129      	bne.n	80041ec <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	68b9      	ldr	r1, [r7, #8]
 800419c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800419e:	f000 fa99 	bl	80046d4 <prvCopyDataToQueue>
 80041a2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d010      	beq.n	80041ce <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ae:	3324      	adds	r3, #36	@ 0x24
 80041b0:	4618      	mov	r0, r3
 80041b2:	f001 f90f 	bl	80053d4 <xTaskRemoveFromEventList>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d013      	beq.n	80041e4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80041bc:	4b3f      	ldr	r3, [pc, #252]	@ (80042bc <xQueueGenericSend+0x200>)
 80041be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041c2:	601a      	str	r2, [r3, #0]
 80041c4:	f3bf 8f4f 	dsb	sy
 80041c8:	f3bf 8f6f 	isb	sy
 80041cc:	e00a      	b.n	80041e4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80041ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d007      	beq.n	80041e4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80041d4:	4b39      	ldr	r3, [pc, #228]	@ (80042bc <xQueueGenericSend+0x200>)
 80041d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	f3bf 8f4f 	dsb	sy
 80041e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80041e4:	f001 ff1a 	bl	800601c <vPortExitCritical>
				return pdPASS;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e063      	b.n	80042b4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d103      	bne.n	80041fa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80041f2:	f001 ff13 	bl	800601c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80041f6:	2300      	movs	r3, #0
 80041f8:	e05c      	b.n	80042b4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80041fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d106      	bne.n	800420e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004200:	f107 0314 	add.w	r3, r7, #20
 8004204:	4618      	mov	r0, r3
 8004206:	f001 f949 	bl	800549c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800420a:	2301      	movs	r3, #1
 800420c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800420e:	f001 ff05 	bl	800601c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004212:	f000 fe37 	bl	8004e84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004216:	f001 fecf 	bl	8005fb8 <vPortEnterCritical>
 800421a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800421c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004220:	b25b      	sxtb	r3, r3
 8004222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004226:	d103      	bne.n	8004230 <xQueueGenericSend+0x174>
 8004228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800422a:	2200      	movs	r2, #0
 800422c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004232:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004236:	b25b      	sxtb	r3, r3
 8004238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423c:	d103      	bne.n	8004246 <xQueueGenericSend+0x18a>
 800423e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004246:	f001 fee9 	bl	800601c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800424a:	1d3a      	adds	r2, r7, #4
 800424c:	f107 0314 	add.w	r3, r7, #20
 8004250:	4611      	mov	r1, r2
 8004252:	4618      	mov	r0, r3
 8004254:	f001 f938 	bl	80054c8 <xTaskCheckForTimeOut>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d124      	bne.n	80042a8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800425e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004260:	f000 fb30 	bl	80048c4 <prvIsQueueFull>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d018      	beq.n	800429c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800426a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800426c:	3310      	adds	r3, #16
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	4611      	mov	r1, r2
 8004272:	4618      	mov	r0, r3
 8004274:	f001 f888 	bl	8005388 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004278:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800427a:	f000 fabb 	bl	80047f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800427e:	f000 fe0f 	bl	8004ea0 <xTaskResumeAll>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	f47f af7c 	bne.w	8004182 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800428a:	4b0c      	ldr	r3, [pc, #48]	@ (80042bc <xQueueGenericSend+0x200>)
 800428c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	f3bf 8f4f 	dsb	sy
 8004296:	f3bf 8f6f 	isb	sy
 800429a:	e772      	b.n	8004182 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800429c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800429e:	f000 faa9 	bl	80047f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80042a2:	f000 fdfd 	bl	8004ea0 <xTaskResumeAll>
 80042a6:	e76c      	b.n	8004182 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80042a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042aa:	f000 faa3 	bl	80047f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80042ae:	f000 fdf7 	bl	8004ea0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80042b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3738      	adds	r7, #56	@ 0x38
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	e000ed04 	.word	0xe000ed04

080042c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08c      	sub	sp, #48	@ 0x30
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80042cc:	2300      	movs	r3, #0
 80042ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80042d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10b      	bne.n	80042f2 <xQueueReceive+0x32>
	__asm volatile
 80042da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042de:	f383 8811 	msr	BASEPRI, r3
 80042e2:	f3bf 8f6f 	isb	sy
 80042e6:	f3bf 8f4f 	dsb	sy
 80042ea:	623b      	str	r3, [r7, #32]
}
 80042ec:	bf00      	nop
 80042ee:	bf00      	nop
 80042f0:	e7fd      	b.n	80042ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d103      	bne.n	8004300 <xQueueReceive+0x40>
 80042f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <xQueueReceive+0x44>
 8004300:	2301      	movs	r3, #1
 8004302:	e000      	b.n	8004306 <xQueueReceive+0x46>
 8004304:	2300      	movs	r3, #0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10b      	bne.n	8004322 <xQueueReceive+0x62>
	__asm volatile
 800430a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800430e:	f383 8811 	msr	BASEPRI, r3
 8004312:	f3bf 8f6f 	isb	sy
 8004316:	f3bf 8f4f 	dsb	sy
 800431a:	61fb      	str	r3, [r7, #28]
}
 800431c:	bf00      	nop
 800431e:	bf00      	nop
 8004320:	e7fd      	b.n	800431e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004322:	f001 faf1 	bl	8005908 <xTaskGetSchedulerState>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d102      	bne.n	8004332 <xQueueReceive+0x72>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <xQueueReceive+0x76>
 8004332:	2301      	movs	r3, #1
 8004334:	e000      	b.n	8004338 <xQueueReceive+0x78>
 8004336:	2300      	movs	r3, #0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d10b      	bne.n	8004354 <xQueueReceive+0x94>
	__asm volatile
 800433c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004340:	f383 8811 	msr	BASEPRI, r3
 8004344:	f3bf 8f6f 	isb	sy
 8004348:	f3bf 8f4f 	dsb	sy
 800434c:	61bb      	str	r3, [r7, #24]
}
 800434e:	bf00      	nop
 8004350:	bf00      	nop
 8004352:	e7fd      	b.n	8004350 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004354:	f001 fe30 	bl	8005fb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800435c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800435e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004360:	2b00      	cmp	r3, #0
 8004362:	d01f      	beq.n	80043a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004364:	68b9      	ldr	r1, [r7, #8]
 8004366:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004368:	f000 fa1e 	bl	80047a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800436c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436e:	1e5a      	subs	r2, r3, #1
 8004370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004372:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00f      	beq.n	800439c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800437c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800437e:	3310      	adds	r3, #16
 8004380:	4618      	mov	r0, r3
 8004382:	f001 f827 	bl	80053d4 <xTaskRemoveFromEventList>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d007      	beq.n	800439c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800438c:	4b3c      	ldr	r3, [pc, #240]	@ (8004480 <xQueueReceive+0x1c0>)
 800438e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800439c:	f001 fe3e 	bl	800601c <vPortExitCritical>
				return pdPASS;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e069      	b.n	8004478 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d103      	bne.n	80043b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80043aa:	f001 fe37 	bl	800601c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80043ae:	2300      	movs	r3, #0
 80043b0:	e062      	b.n	8004478 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80043b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d106      	bne.n	80043c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043b8:	f107 0310 	add.w	r3, r7, #16
 80043bc:	4618      	mov	r0, r3
 80043be:	f001 f86d 	bl	800549c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043c2:	2301      	movs	r3, #1
 80043c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043c6:	f001 fe29 	bl	800601c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043ca:	f000 fd5b 	bl	8004e84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043ce:	f001 fdf3 	bl	8005fb8 <vPortEnterCritical>
 80043d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043d8:	b25b      	sxtb	r3, r3
 80043da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043de:	d103      	bne.n	80043e8 <xQueueReceive+0x128>
 80043e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043ee:	b25b      	sxtb	r3, r3
 80043f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f4:	d103      	bne.n	80043fe <xQueueReceive+0x13e>
 80043f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043fe:	f001 fe0d 	bl	800601c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004402:	1d3a      	adds	r2, r7, #4
 8004404:	f107 0310 	add.w	r3, r7, #16
 8004408:	4611      	mov	r1, r2
 800440a:	4618      	mov	r0, r3
 800440c:	f001 f85c 	bl	80054c8 <xTaskCheckForTimeOut>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d123      	bne.n	800445e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004416:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004418:	f000 fa3e 	bl	8004898 <prvIsQueueEmpty>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d017      	beq.n	8004452 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004424:	3324      	adds	r3, #36	@ 0x24
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	4611      	mov	r1, r2
 800442a:	4618      	mov	r0, r3
 800442c:	f000 ffac 	bl	8005388 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004430:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004432:	f000 f9df 	bl	80047f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004436:	f000 fd33 	bl	8004ea0 <xTaskResumeAll>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d189      	bne.n	8004354 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004440:	4b0f      	ldr	r3, [pc, #60]	@ (8004480 <xQueueReceive+0x1c0>)
 8004442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	f3bf 8f4f 	dsb	sy
 800444c:	f3bf 8f6f 	isb	sy
 8004450:	e780      	b.n	8004354 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004452:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004454:	f000 f9ce 	bl	80047f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004458:	f000 fd22 	bl	8004ea0 <xTaskResumeAll>
 800445c:	e77a      	b.n	8004354 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800445e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004460:	f000 f9c8 	bl	80047f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004464:	f000 fd1c 	bl	8004ea0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004468:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800446a:	f000 fa15 	bl	8004898 <prvIsQueueEmpty>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	f43f af6f 	beq.w	8004354 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004476:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004478:	4618      	mov	r0, r3
 800447a:	3730      	adds	r7, #48	@ 0x30
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	e000ed04 	.word	0xe000ed04

08004484 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b08e      	sub	sp, #56	@ 0x38
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800448e:	2300      	movs	r3, #0
 8004490:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004496:	2300      	movs	r3, #0
 8004498:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800449a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800449c:	2b00      	cmp	r3, #0
 800449e:	d10b      	bne.n	80044b8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80044a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a4:	f383 8811 	msr	BASEPRI, r3
 80044a8:	f3bf 8f6f 	isb	sy
 80044ac:	f3bf 8f4f 	dsb	sy
 80044b0:	623b      	str	r3, [r7, #32]
}
 80044b2:	bf00      	nop
 80044b4:	bf00      	nop
 80044b6:	e7fd      	b.n	80044b4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80044b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00b      	beq.n	80044d8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80044c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c4:	f383 8811 	msr	BASEPRI, r3
 80044c8:	f3bf 8f6f 	isb	sy
 80044cc:	f3bf 8f4f 	dsb	sy
 80044d0:	61fb      	str	r3, [r7, #28]
}
 80044d2:	bf00      	nop
 80044d4:	bf00      	nop
 80044d6:	e7fd      	b.n	80044d4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044d8:	f001 fa16 	bl	8005908 <xTaskGetSchedulerState>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d102      	bne.n	80044e8 <xQueueSemaphoreTake+0x64>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d101      	bne.n	80044ec <xQueueSemaphoreTake+0x68>
 80044e8:	2301      	movs	r3, #1
 80044ea:	e000      	b.n	80044ee <xQueueSemaphoreTake+0x6a>
 80044ec:	2300      	movs	r3, #0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10b      	bne.n	800450a <xQueueSemaphoreTake+0x86>
	__asm volatile
 80044f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f6:	f383 8811 	msr	BASEPRI, r3
 80044fa:	f3bf 8f6f 	isb	sy
 80044fe:	f3bf 8f4f 	dsb	sy
 8004502:	61bb      	str	r3, [r7, #24]
}
 8004504:	bf00      	nop
 8004506:	bf00      	nop
 8004508:	e7fd      	b.n	8004506 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800450a:	f001 fd55 	bl	8005fb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800450e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004512:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004516:	2b00      	cmp	r3, #0
 8004518:	d024      	beq.n	8004564 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800451a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451c:	1e5a      	subs	r2, r3, #1
 800451e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004520:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d104      	bne.n	8004534 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800452a:	f001 fb99 	bl	8005c60 <pvTaskIncrementMutexHeldCount>
 800452e:	4602      	mov	r2, r0
 8004530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004532:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00f      	beq.n	800455c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800453c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800453e:	3310      	adds	r3, #16
 8004540:	4618      	mov	r0, r3
 8004542:	f000 ff47 	bl	80053d4 <xTaskRemoveFromEventList>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d007      	beq.n	800455c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800454c:	4b54      	ldr	r3, [pc, #336]	@ (80046a0 <xQueueSemaphoreTake+0x21c>)
 800454e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004552:	601a      	str	r2, [r3, #0]
 8004554:	f3bf 8f4f 	dsb	sy
 8004558:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800455c:	f001 fd5e 	bl	800601c <vPortExitCritical>
				return pdPASS;
 8004560:	2301      	movs	r3, #1
 8004562:	e098      	b.n	8004696 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d112      	bne.n	8004590 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800456a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00b      	beq.n	8004588 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004574:	f383 8811 	msr	BASEPRI, r3
 8004578:	f3bf 8f6f 	isb	sy
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	617b      	str	r3, [r7, #20]
}
 8004582:	bf00      	nop
 8004584:	bf00      	nop
 8004586:	e7fd      	b.n	8004584 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004588:	f001 fd48 	bl	800601c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800458c:	2300      	movs	r3, #0
 800458e:	e082      	b.n	8004696 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004592:	2b00      	cmp	r3, #0
 8004594:	d106      	bne.n	80045a4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004596:	f107 030c 	add.w	r3, r7, #12
 800459a:	4618      	mov	r0, r3
 800459c:	f000 ff7e 	bl	800549c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045a0:	2301      	movs	r3, #1
 80045a2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045a4:	f001 fd3a 	bl	800601c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045a8:	f000 fc6c 	bl	8004e84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045ac:	f001 fd04 	bl	8005fb8 <vPortEnterCritical>
 80045b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045b6:	b25b      	sxtb	r3, r3
 80045b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045bc:	d103      	bne.n	80045c6 <xQueueSemaphoreTake+0x142>
 80045be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045cc:	b25b      	sxtb	r3, r3
 80045ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d2:	d103      	bne.n	80045dc <xQueueSemaphoreTake+0x158>
 80045d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045dc:	f001 fd1e 	bl	800601c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045e0:	463a      	mov	r2, r7
 80045e2:	f107 030c 	add.w	r3, r7, #12
 80045e6:	4611      	mov	r1, r2
 80045e8:	4618      	mov	r0, r3
 80045ea:	f000 ff6d 	bl	80054c8 <xTaskCheckForTimeOut>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d132      	bne.n	800465a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80045f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80045f6:	f000 f94f 	bl	8004898 <prvIsQueueEmpty>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d026      	beq.n	800464e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d109      	bne.n	800461c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004608:	f001 fcd6 	bl	8005fb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800460c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	4618      	mov	r0, r3
 8004612:	f001 f997 	bl	8005944 <xTaskPriorityInherit>
 8004616:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004618:	f001 fd00 	bl	800601c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800461c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800461e:	3324      	adds	r3, #36	@ 0x24
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	4611      	mov	r1, r2
 8004624:	4618      	mov	r0, r3
 8004626:	f000 feaf 	bl	8005388 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800462a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800462c:	f000 f8e2 	bl	80047f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004630:	f000 fc36 	bl	8004ea0 <xTaskResumeAll>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	f47f af67 	bne.w	800450a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800463c:	4b18      	ldr	r3, [pc, #96]	@ (80046a0 <xQueueSemaphoreTake+0x21c>)
 800463e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004642:	601a      	str	r2, [r3, #0]
 8004644:	f3bf 8f4f 	dsb	sy
 8004648:	f3bf 8f6f 	isb	sy
 800464c:	e75d      	b.n	800450a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800464e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004650:	f000 f8d0 	bl	80047f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004654:	f000 fc24 	bl	8004ea0 <xTaskResumeAll>
 8004658:	e757      	b.n	800450a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800465a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800465c:	f000 f8ca 	bl	80047f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004660:	f000 fc1e 	bl	8004ea0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004664:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004666:	f000 f917 	bl	8004898 <prvIsQueueEmpty>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	f43f af4c 	beq.w	800450a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00d      	beq.n	8004694 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004678:	f001 fc9e 	bl	8005fb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800467c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800467e:	f000 f811 	bl	80046a4 <prvGetDisinheritPriorityAfterTimeout>
 8004682:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800468a:	4618      	mov	r0, r3
 800468c:	f001 fa58 	bl	8005b40 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004690:	f001 fcc4 	bl	800601c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004694:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004696:	4618      	mov	r0, r3
 8004698:	3738      	adds	r7, #56	@ 0x38
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	e000ed04 	.word	0xe000ed04

080046a4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d006      	beq.n	80046c2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f1c3 0307 	rsb	r3, r3, #7
 80046be:	60fb      	str	r3, [r7, #12]
 80046c0:	e001      	b.n	80046c6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80046c2:	2300      	movs	r3, #0
 80046c4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80046c6:	68fb      	ldr	r3, [r7, #12]
	}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3714      	adds	r7, #20
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80046e0:	2300      	movs	r3, #0
 80046e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10d      	bne.n	800470e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d14d      	bne.n	8004796 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	4618      	mov	r0, r3
 8004700:	f001 f996 	bl	8005a30 <xTaskPriorityDisinherit>
 8004704:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	609a      	str	r2, [r3, #8]
 800470c:	e043      	b.n	8004796 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d119      	bne.n	8004748 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6858      	ldr	r0, [r3, #4]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471c:	461a      	mov	r2, r3
 800471e:	68b9      	ldr	r1, [r7, #8]
 8004720:	f002 fb37 	bl	8006d92 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472c:	441a      	add	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	685a      	ldr	r2, [r3, #4]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	429a      	cmp	r2, r3
 800473c:	d32b      	bcc.n	8004796 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	605a      	str	r2, [r3, #4]
 8004746:	e026      	b.n	8004796 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	68d8      	ldr	r0, [r3, #12]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004750:	461a      	mov	r2, r3
 8004752:	68b9      	ldr	r1, [r7, #8]
 8004754:	f002 fb1d 	bl	8006d92 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	68da      	ldr	r2, [r3, #12]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004760:	425b      	negs	r3, r3
 8004762:	441a      	add	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	68da      	ldr	r2, [r3, #12]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	429a      	cmp	r2, r3
 8004772:	d207      	bcs.n	8004784 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	689a      	ldr	r2, [r3, #8]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477c:	425b      	negs	r3, r3
 800477e:	441a      	add	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d105      	bne.n	8004796 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d002      	beq.n	8004796 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	3b01      	subs	r3, #1
 8004794:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800479e:	697b      	ldr	r3, [r7, #20]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3718      	adds	r7, #24
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d018      	beq.n	80047ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c2:	441a      	add	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68da      	ldr	r2, [r3, #12]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d303      	bcc.n	80047dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68d9      	ldr	r1, [r3, #12]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e4:	461a      	mov	r2, r3
 80047e6:	6838      	ldr	r0, [r7, #0]
 80047e8:	f002 fad3 	bl	8006d92 <memcpy>
	}
}
 80047ec:	bf00      	nop
 80047ee:	3708      	adds	r7, #8
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80047fc:	f001 fbdc 	bl	8005fb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004806:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004808:	e011      	b.n	800482e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480e:	2b00      	cmp	r3, #0
 8004810:	d012      	beq.n	8004838 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	3324      	adds	r3, #36	@ 0x24
 8004816:	4618      	mov	r0, r3
 8004818:	f000 fddc 	bl	80053d4 <xTaskRemoveFromEventList>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d001      	beq.n	8004826 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004822:	f000 feb5 	bl	8005590 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004826:	7bfb      	ldrb	r3, [r7, #15]
 8004828:	3b01      	subs	r3, #1
 800482a:	b2db      	uxtb	r3, r3
 800482c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800482e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004832:	2b00      	cmp	r3, #0
 8004834:	dce9      	bgt.n	800480a <prvUnlockQueue+0x16>
 8004836:	e000      	b.n	800483a <prvUnlockQueue+0x46>
					break;
 8004838:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	22ff      	movs	r2, #255	@ 0xff
 800483e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004842:	f001 fbeb 	bl	800601c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004846:	f001 fbb7 	bl	8005fb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004850:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004852:	e011      	b.n	8004878 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d012      	beq.n	8004882 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	3310      	adds	r3, #16
 8004860:	4618      	mov	r0, r3
 8004862:	f000 fdb7 	bl	80053d4 <xTaskRemoveFromEventList>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800486c:	f000 fe90 	bl	8005590 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004870:	7bbb      	ldrb	r3, [r7, #14]
 8004872:	3b01      	subs	r3, #1
 8004874:	b2db      	uxtb	r3, r3
 8004876:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004878:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800487c:	2b00      	cmp	r3, #0
 800487e:	dce9      	bgt.n	8004854 <prvUnlockQueue+0x60>
 8004880:	e000      	b.n	8004884 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004882:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	22ff      	movs	r2, #255	@ 0xff
 8004888:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800488c:	f001 fbc6 	bl	800601c <vPortExitCritical>
}
 8004890:	bf00      	nop
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80048a0:	f001 fb8a 	bl	8005fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d102      	bne.n	80048b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80048ac:	2301      	movs	r3, #1
 80048ae:	60fb      	str	r3, [r7, #12]
 80048b0:	e001      	b.n	80048b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80048b2:	2300      	movs	r3, #0
 80048b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80048b6:	f001 fbb1 	bl	800601c <vPortExitCritical>

	return xReturn;
 80048ba:	68fb      	ldr	r3, [r7, #12]
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3710      	adds	r7, #16
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80048cc:	f001 fb74 	bl	8005fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048d8:	429a      	cmp	r2, r3
 80048da:	d102      	bne.n	80048e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80048dc:	2301      	movs	r3, #1
 80048de:	60fb      	str	r3, [r7, #12]
 80048e0:	e001      	b.n	80048e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80048e2:	2300      	movs	r3, #0
 80048e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80048e6:	f001 fb99 	bl	800601c <vPortExitCritical>

	return xReturn;
 80048ea:	68fb      	ldr	r3, [r7, #12]
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b08e      	sub	sp, #56	@ 0x38
 80048f8:	af04      	add	r7, sp, #16
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
 8004900:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10b      	bne.n	8004920 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800490c:	f383 8811 	msr	BASEPRI, r3
 8004910:	f3bf 8f6f 	isb	sy
 8004914:	f3bf 8f4f 	dsb	sy
 8004918:	623b      	str	r3, [r7, #32]
}
 800491a:	bf00      	nop
 800491c:	bf00      	nop
 800491e:	e7fd      	b.n	800491c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10b      	bne.n	800493e <xTaskCreateStatic+0x4a>
	__asm volatile
 8004926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800492a:	f383 8811 	msr	BASEPRI, r3
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	f3bf 8f4f 	dsb	sy
 8004936:	61fb      	str	r3, [r7, #28]
}
 8004938:	bf00      	nop
 800493a:	bf00      	nop
 800493c:	e7fd      	b.n	800493a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800493e:	23ac      	movs	r3, #172	@ 0xac
 8004940:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	2bac      	cmp	r3, #172	@ 0xac
 8004946:	d00b      	beq.n	8004960 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800494c:	f383 8811 	msr	BASEPRI, r3
 8004950:	f3bf 8f6f 	isb	sy
 8004954:	f3bf 8f4f 	dsb	sy
 8004958:	61bb      	str	r3, [r7, #24]
}
 800495a:	bf00      	nop
 800495c:	bf00      	nop
 800495e:	e7fd      	b.n	800495c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004960:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004964:	2b00      	cmp	r3, #0
 8004966:	d01e      	beq.n	80049a6 <xTaskCreateStatic+0xb2>
 8004968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800496a:	2b00      	cmp	r3, #0
 800496c:	d01b      	beq.n	80049a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800496e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004970:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004974:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004976:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497a:	2202      	movs	r2, #2
 800497c:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004980:	2300      	movs	r3, #0
 8004982:	9303      	str	r3, [sp, #12]
 8004984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004986:	9302      	str	r3, [sp, #8]
 8004988:	f107 0314 	add.w	r3, r7, #20
 800498c:	9301      	str	r3, [sp, #4]
 800498e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	68b9      	ldr	r1, [r7, #8]
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f000 f851 	bl	8004a40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800499e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049a0:	f000 f8f8 	bl	8004b94 <prvAddNewTaskToReadyList>
 80049a4:	e001      	b.n	80049aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80049a6:	2300      	movs	r3, #0
 80049a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80049aa:	697b      	ldr	r3, [r7, #20]
	}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3728      	adds	r7, #40	@ 0x28
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b08c      	sub	sp, #48	@ 0x30
 80049b8:	af04      	add	r7, sp, #16
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	603b      	str	r3, [r7, #0]
 80049c0:	4613      	mov	r3, r2
 80049c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80049c4:	88fb      	ldrh	r3, [r7, #6]
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4618      	mov	r0, r3
 80049ca:	f001 fbd5 	bl	8006178 <pvPortMalloc>
 80049ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d00e      	beq.n	80049f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80049d6:	20ac      	movs	r0, #172	@ 0xac
 80049d8:	f001 fbce 	bl	8006178 <pvPortMalloc>
 80049dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d003      	beq.n	80049ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80049ea:	e005      	b.n	80049f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80049ec:	6978      	ldr	r0, [r7, #20]
 80049ee:	f001 fc91 	bl	8006314 <vPortFree>
 80049f2:	e001      	b.n	80049f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80049f4:	2300      	movs	r3, #0
 80049f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d017      	beq.n	8004a2e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a06:	88fa      	ldrh	r2, [r7, #6]
 8004a08:	2300      	movs	r3, #0
 8004a0a:	9303      	str	r3, [sp, #12]
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	9302      	str	r3, [sp, #8]
 8004a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a12:	9301      	str	r3, [sp, #4]
 8004a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	68b9      	ldr	r1, [r7, #8]
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 f80f 	bl	8004a40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a22:	69f8      	ldr	r0, [r7, #28]
 8004a24:	f000 f8b6 	bl	8004b94 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	61bb      	str	r3, [r7, #24]
 8004a2c:	e002      	b.n	8004a34 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a34:	69bb      	ldr	r3, [r7, #24]
	}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3720      	adds	r7, #32
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
	...

08004a40 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b088      	sub	sp, #32
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	607a      	str	r2, [r7, #4]
 8004a4c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a50:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	461a      	mov	r2, r3
 8004a58:	21a5      	movs	r1, #165	@ 0xa5
 8004a5a:	f002 f895 	bl	8006b88 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	f023 0307 	bic.w	r3, r3, #7
 8004a76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00b      	beq.n	8004a9a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a86:	f383 8811 	msr	BASEPRI, r3
 8004a8a:	f3bf 8f6f 	isb	sy
 8004a8e:	f3bf 8f4f 	dsb	sy
 8004a92:	617b      	str	r3, [r7, #20]
}
 8004a94:	bf00      	nop
 8004a96:	bf00      	nop
 8004a98:	e7fd      	b.n	8004a96 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d01f      	beq.n	8004ae0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	61fb      	str	r3, [r7, #28]
 8004aa4:	e012      	b.n	8004acc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	69fb      	ldr	r3, [r7, #28]
 8004aaa:	4413      	add	r3, r2
 8004aac:	7819      	ldrb	r1, [r3, #0]
 8004aae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	3334      	adds	r3, #52	@ 0x34
 8004ab6:	460a      	mov	r2, r1
 8004ab8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	4413      	add	r3, r2
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d006      	beq.n	8004ad4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	61fb      	str	r3, [r7, #28]
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	2b0f      	cmp	r3, #15
 8004ad0:	d9e9      	bls.n	8004aa6 <prvInitialiseNewTask+0x66>
 8004ad2:	e000      	b.n	8004ad6 <prvInitialiseNewTask+0x96>
			{
				break;
 8004ad4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ade:	e003      	b.n	8004ae8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aea:	2b06      	cmp	r3, #6
 8004aec:	d901      	bls.n	8004af2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004aee:	2306      	movs	r3, #6
 8004af0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004af6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004afc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b00:	2200      	movs	r2, #0
 8004b02:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b06:	3304      	adds	r3, #4
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7ff f944 	bl	8003d96 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b10:	3318      	adds	r3, #24
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7ff f93f 	bl	8003d96 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b20:	f1c3 0207 	rsb	r2, r3, #7
 8004b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b2c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8004b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b30:	2200      	movs	r2, #0
 8004b32:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b36:	2200      	movs	r2, #0
 8004b38:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b46:	3358      	adds	r3, #88	@ 0x58
 8004b48:	224c      	movs	r2, #76	@ 0x4c
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f002 f81b 	bl	8006b88 <memset>
 8004b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b54:	4a0c      	ldr	r2, [pc, #48]	@ (8004b88 <prvInitialiseNewTask+0x148>)
 8004b56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8004b8c <prvInitialiseNewTask+0x14c>)
 8004b5c:	661a      	str	r2, [r3, #96]	@ 0x60
 8004b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b60:	4a0b      	ldr	r2, [pc, #44]	@ (8004b90 <prvInitialiseNewTask+0x150>)
 8004b62:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004b64:	683a      	ldr	r2, [r7, #0]
 8004b66:	68f9      	ldr	r1, [r7, #12]
 8004b68:	69b8      	ldr	r0, [r7, #24]
 8004b6a:	f001 f8f3 	bl	8005d54 <pxPortInitialiseStack>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b72:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d002      	beq.n	8004b80 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b7e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b80:	bf00      	nop
 8004b82:	3720      	adds	r7, #32
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	200105bc 	.word	0x200105bc
 8004b8c:	20010624 	.word	0x20010624
 8004b90:	2001068c 	.word	0x2001068c

08004b94 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004b9c:	f001 fa0c 	bl	8005fb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004ba0:	4b2c      	ldr	r3, [pc, #176]	@ (8004c54 <prvAddNewTaskToReadyList+0xc0>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	4a2b      	ldr	r2, [pc, #172]	@ (8004c54 <prvAddNewTaskToReadyList+0xc0>)
 8004ba8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004baa:	4b2b      	ldr	r3, [pc, #172]	@ (8004c58 <prvAddNewTaskToReadyList+0xc4>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d109      	bne.n	8004bc6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004bb2:	4a29      	ldr	r2, [pc, #164]	@ (8004c58 <prvAddNewTaskToReadyList+0xc4>)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004bb8:	4b26      	ldr	r3, [pc, #152]	@ (8004c54 <prvAddNewTaskToReadyList+0xc0>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d110      	bne.n	8004be2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004bc0:	f000 fd0a 	bl	80055d8 <prvInitialiseTaskLists>
 8004bc4:	e00d      	b.n	8004be2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004bc6:	4b25      	ldr	r3, [pc, #148]	@ (8004c5c <prvAddNewTaskToReadyList+0xc8>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d109      	bne.n	8004be2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004bce:	4b22      	ldr	r3, [pc, #136]	@ (8004c58 <prvAddNewTaskToReadyList+0xc4>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d802      	bhi.n	8004be2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8004c58 <prvAddNewTaskToReadyList+0xc4>)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004be2:	4b1f      	ldr	r3, [pc, #124]	@ (8004c60 <prvAddNewTaskToReadyList+0xcc>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	3301      	adds	r3, #1
 8004be8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c60 <prvAddNewTaskToReadyList+0xcc>)
 8004bea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004bec:	4b1c      	ldr	r3, [pc, #112]	@ (8004c60 <prvAddNewTaskToReadyList+0xcc>)
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	409a      	lsls	r2, r3
 8004bfc:	4b19      	ldr	r3, [pc, #100]	@ (8004c64 <prvAddNewTaskToReadyList+0xd0>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	4a18      	ldr	r2, [pc, #96]	@ (8004c64 <prvAddNewTaskToReadyList+0xd0>)
 8004c04:	6013      	str	r3, [r2, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	4413      	add	r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4a15      	ldr	r2, [pc, #84]	@ (8004c68 <prvAddNewTaskToReadyList+0xd4>)
 8004c14:	441a      	add	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	3304      	adds	r3, #4
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	4610      	mov	r0, r2
 8004c1e:	f7ff f8c7 	bl	8003db0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004c22:	f001 f9fb 	bl	800601c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004c26:	4b0d      	ldr	r3, [pc, #52]	@ (8004c5c <prvAddNewTaskToReadyList+0xc8>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00e      	beq.n	8004c4c <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c58 <prvAddNewTaskToReadyList+0xc4>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d207      	bcs.n	8004c4c <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c6c <prvAddNewTaskToReadyList+0xd8>)
 8004c3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c42:	601a      	str	r2, [r3, #0]
 8004c44:	f3bf 8f4f 	dsb	sy
 8004c48:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c4c:	bf00      	nop
 8004c4e:	3708      	adds	r7, #8
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	20000558 	.word	0x20000558
 8004c58:	20000458 	.word	0x20000458
 8004c5c:	20000564 	.word	0x20000564
 8004c60:	20000574 	.word	0x20000574
 8004c64:	20000560 	.word	0x20000560
 8004c68:	2000045c 	.word	0x2000045c
 8004c6c:	e000ed04 	.word	0xe000ed04

08004c70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d018      	beq.n	8004cb4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004c82:	4b14      	ldr	r3, [pc, #80]	@ (8004cd4 <vTaskDelay+0x64>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00b      	beq.n	8004ca2 <vTaskDelay+0x32>
	__asm volatile
 8004c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c8e:	f383 8811 	msr	BASEPRI, r3
 8004c92:	f3bf 8f6f 	isb	sy
 8004c96:	f3bf 8f4f 	dsb	sy
 8004c9a:	60bb      	str	r3, [r7, #8]
}
 8004c9c:	bf00      	nop
 8004c9e:	bf00      	nop
 8004ca0:	e7fd      	b.n	8004c9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004ca2:	f000 f8ef 	bl	8004e84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004ca6:	2100      	movs	r1, #0
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 ffed 	bl	8005c88 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004cae:	f000 f8f7 	bl	8004ea0 <xTaskResumeAll>
 8004cb2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d107      	bne.n	8004cca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004cba:	4b07      	ldr	r3, [pc, #28]	@ (8004cd8 <vTaskDelay+0x68>)
 8004cbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	f3bf 8f4f 	dsb	sy
 8004cc6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004cca:	bf00      	nop
 8004ccc:	3710      	adds	r7, #16
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	20000580 	.word	0x20000580
 8004cd8:	e000ed04 	.word	0xe000ed04

08004cdc <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b088      	sub	sp, #32
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10b      	bne.n	8004d06 <eTaskGetState+0x2a>
	__asm volatile
 8004cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf2:	f383 8811 	msr	BASEPRI, r3
 8004cf6:	f3bf 8f6f 	isb	sy
 8004cfa:	f3bf 8f4f 	dsb	sy
 8004cfe:	60bb      	str	r3, [r7, #8]
}
 8004d00:	bf00      	nop
 8004d02:	bf00      	nop
 8004d04:	e7fd      	b.n	8004d02 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8004d06:	4b24      	ldr	r3, [pc, #144]	@ (8004d98 <eTaskGetState+0xbc>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	69ba      	ldr	r2, [r7, #24]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d102      	bne.n	8004d16 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8004d10:	2300      	movs	r3, #0
 8004d12:	77fb      	strb	r3, [r7, #31]
 8004d14:	e03a      	b.n	8004d8c <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8004d16:	f001 f94f 	bl	8005fb8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	695b      	ldr	r3, [r3, #20]
 8004d1e:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8004d20:	4b1e      	ldr	r3, [pc, #120]	@ (8004d9c <eTaskGetState+0xc0>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8004d26:	4b1e      	ldr	r3, [pc, #120]	@ (8004da0 <eTaskGetState+0xc4>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8004d2c:	f001 f976 	bl	800601c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d003      	beq.n	8004d40 <eTaskGetState+0x64>
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d102      	bne.n	8004d46 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8004d40:	2302      	movs	r3, #2
 8004d42:	77fb      	strb	r3, [r7, #31]
 8004d44:	e022      	b.n	8004d8c <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	4a16      	ldr	r2, [pc, #88]	@ (8004da4 <eTaskGetState+0xc8>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d112      	bne.n	8004d74 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10b      	bne.n	8004d6e <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d102      	bne.n	8004d68 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8004d62:	2302      	movs	r3, #2
 8004d64:	77fb      	strb	r3, [r7, #31]
 8004d66:	e011      	b.n	8004d8c <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	77fb      	strb	r3, [r7, #31]
 8004d6c:	e00e      	b.n	8004d8c <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8004d6e:	2302      	movs	r3, #2
 8004d70:	77fb      	strb	r3, [r7, #31]
 8004d72:	e00b      	b.n	8004d8c <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	4a0c      	ldr	r2, [pc, #48]	@ (8004da8 <eTaskGetState+0xcc>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d002      	beq.n	8004d82 <eTaskGetState+0xa6>
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d102      	bne.n	8004d88 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8004d82:	2304      	movs	r3, #4
 8004d84:	77fb      	strb	r3, [r7, #31]
 8004d86:	e001      	b.n	8004d8c <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8004d8c:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3720      	adds	r7, #32
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20000458 	.word	0x20000458
 8004d9c:	20000510 	.word	0x20000510
 8004da0:	20000514 	.word	0x20000514
 8004da4:	20000544 	.word	0x20000544
 8004da8:	2000052c 	.word	0x2000052c

08004dac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b08a      	sub	sp, #40	@ 0x28
 8004db0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004db2:	2300      	movs	r3, #0
 8004db4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004db6:	2300      	movs	r3, #0
 8004db8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004dba:	463a      	mov	r2, r7
 8004dbc:	1d39      	adds	r1, r7, #4
 8004dbe:	f107 0308 	add.w	r3, r7, #8
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7fc f842 	bl	8000e4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004dc8:	6839      	ldr	r1, [r7, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	9202      	str	r2, [sp, #8]
 8004dd0:	9301      	str	r3, [sp, #4]
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	460a      	mov	r2, r1
 8004dda:	4922      	ldr	r1, [pc, #136]	@ (8004e64 <vTaskStartScheduler+0xb8>)
 8004ddc:	4822      	ldr	r0, [pc, #136]	@ (8004e68 <vTaskStartScheduler+0xbc>)
 8004dde:	f7ff fd89 	bl	80048f4 <xTaskCreateStatic>
 8004de2:	4603      	mov	r3, r0
 8004de4:	4a21      	ldr	r2, [pc, #132]	@ (8004e6c <vTaskStartScheduler+0xc0>)
 8004de6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004de8:	4b20      	ldr	r3, [pc, #128]	@ (8004e6c <vTaskStartScheduler+0xc0>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d002      	beq.n	8004df6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004df0:	2301      	movs	r3, #1
 8004df2:	617b      	str	r3, [r7, #20]
 8004df4:	e001      	b.n	8004dfa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004df6:	2300      	movs	r3, #0
 8004df8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d11d      	bne.n	8004e3c <vTaskStartScheduler+0x90>
	__asm volatile
 8004e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e04:	f383 8811 	msr	BASEPRI, r3
 8004e08:	f3bf 8f6f 	isb	sy
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	613b      	str	r3, [r7, #16]
}
 8004e12:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004e14:	4b16      	ldr	r3, [pc, #88]	@ (8004e70 <vTaskStartScheduler+0xc4>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	3358      	adds	r3, #88	@ 0x58
 8004e1a:	4a16      	ldr	r2, [pc, #88]	@ (8004e74 <vTaskStartScheduler+0xc8>)
 8004e1c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004e1e:	4b16      	ldr	r3, [pc, #88]	@ (8004e78 <vTaskStartScheduler+0xcc>)
 8004e20:	f04f 32ff 	mov.w	r2, #4294967295
 8004e24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004e26:	4b15      	ldr	r3, [pc, #84]	@ (8004e7c <vTaskStartScheduler+0xd0>)
 8004e28:	2201      	movs	r2, #1
 8004e2a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004e2c:	4b14      	ldr	r3, [pc, #80]	@ (8004e80 <vTaskStartScheduler+0xd4>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8004e32:	f7fc fa15 	bl	8001260 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004e36:	f001 f81b 	bl	8005e70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004e3a:	e00f      	b.n	8004e5c <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e42:	d10b      	bne.n	8004e5c <vTaskStartScheduler+0xb0>
	__asm volatile
 8004e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e48:	f383 8811 	msr	BASEPRI, r3
 8004e4c:	f3bf 8f6f 	isb	sy
 8004e50:	f3bf 8f4f 	dsb	sy
 8004e54:	60fb      	str	r3, [r7, #12]
}
 8004e56:	bf00      	nop
 8004e58:	bf00      	nop
 8004e5a:	e7fd      	b.n	8004e58 <vTaskStartScheduler+0xac>
}
 8004e5c:	bf00      	nop
 8004e5e:	3718      	adds	r7, #24
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	08007940 	.word	0x08007940
 8004e68:	080055a9 	.word	0x080055a9
 8004e6c:	2000057c 	.word	0x2000057c
 8004e70:	20000458 	.word	0x20000458
 8004e74:	2000001c 	.word	0x2000001c
 8004e78:	20000578 	.word	0x20000578
 8004e7c:	20000564 	.word	0x20000564
 8004e80:	2000055c 	.word	0x2000055c

08004e84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004e88:	4b04      	ldr	r3, [pc, #16]	@ (8004e9c <vTaskSuspendAll+0x18>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	4a03      	ldr	r2, [pc, #12]	@ (8004e9c <vTaskSuspendAll+0x18>)
 8004e90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004e92:	bf00      	nop
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr
 8004e9c:	20000580 	.word	0x20000580

08004ea0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004eae:	4b42      	ldr	r3, [pc, #264]	@ (8004fb8 <xTaskResumeAll+0x118>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d10b      	bne.n	8004ece <xTaskResumeAll+0x2e>
	__asm volatile
 8004eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eba:	f383 8811 	msr	BASEPRI, r3
 8004ebe:	f3bf 8f6f 	isb	sy
 8004ec2:	f3bf 8f4f 	dsb	sy
 8004ec6:	603b      	str	r3, [r7, #0]
}
 8004ec8:	bf00      	nop
 8004eca:	bf00      	nop
 8004ecc:	e7fd      	b.n	8004eca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004ece:	f001 f873 	bl	8005fb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004ed2:	4b39      	ldr	r3, [pc, #228]	@ (8004fb8 <xTaskResumeAll+0x118>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	4a37      	ldr	r2, [pc, #220]	@ (8004fb8 <xTaskResumeAll+0x118>)
 8004eda:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004edc:	4b36      	ldr	r3, [pc, #216]	@ (8004fb8 <xTaskResumeAll+0x118>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d161      	bne.n	8004fa8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004ee4:	4b35      	ldr	r3, [pc, #212]	@ (8004fbc <xTaskResumeAll+0x11c>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d05d      	beq.n	8004fa8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004eec:	e02e      	b.n	8004f4c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eee:	4b34      	ldr	r3, [pc, #208]	@ (8004fc0 <xTaskResumeAll+0x120>)
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	3318      	adds	r3, #24
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7fe ffb5 	bl	8003e6a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	3304      	adds	r3, #4
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7fe ffb0 	bl	8003e6a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0e:	2201      	movs	r2, #1
 8004f10:	409a      	lsls	r2, r3
 8004f12:	4b2c      	ldr	r3, [pc, #176]	@ (8004fc4 <xTaskResumeAll+0x124>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	4a2a      	ldr	r2, [pc, #168]	@ (8004fc4 <xTaskResumeAll+0x124>)
 8004f1a:	6013      	str	r3, [r2, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f20:	4613      	mov	r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	4413      	add	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4a27      	ldr	r2, [pc, #156]	@ (8004fc8 <xTaskResumeAll+0x128>)
 8004f2a:	441a      	add	r2, r3
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	3304      	adds	r3, #4
 8004f30:	4619      	mov	r1, r3
 8004f32:	4610      	mov	r0, r2
 8004f34:	f7fe ff3c 	bl	8003db0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f3c:	4b23      	ldr	r3, [pc, #140]	@ (8004fcc <xTaskResumeAll+0x12c>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d302      	bcc.n	8004f4c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004f46:	4b22      	ldr	r3, [pc, #136]	@ (8004fd0 <xTaskResumeAll+0x130>)
 8004f48:	2201      	movs	r2, #1
 8004f4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8004fc0 <xTaskResumeAll+0x120>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1cc      	bne.n	8004eee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004f5a:	f000 fcb5 	bl	80058c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004f5e:	4b1d      	ldr	r3, [pc, #116]	@ (8004fd4 <xTaskResumeAll+0x134>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d010      	beq.n	8004f8c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004f6a:	f000 f8d3 	bl	8005114 <xTaskIncrementTick>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d002      	beq.n	8004f7a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004f74:	4b16      	ldr	r3, [pc, #88]	@ (8004fd0 <xTaskResumeAll+0x130>)
 8004f76:	2201      	movs	r2, #1
 8004f78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1f1      	bne.n	8004f6a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004f86:	4b13      	ldr	r3, [pc, #76]	@ (8004fd4 <xTaskResumeAll+0x134>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004f8c:	4b10      	ldr	r3, [pc, #64]	@ (8004fd0 <xTaskResumeAll+0x130>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d009      	beq.n	8004fa8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004f94:	2301      	movs	r3, #1
 8004f96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004f98:	4b0f      	ldr	r3, [pc, #60]	@ (8004fd8 <xTaskResumeAll+0x138>)
 8004f9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f9e:	601a      	str	r2, [r3, #0]
 8004fa0:	f3bf 8f4f 	dsb	sy
 8004fa4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004fa8:	f001 f838 	bl	800601c <vPortExitCritical>

	return xAlreadyYielded;
 8004fac:	68bb      	ldr	r3, [r7, #8]
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3710      	adds	r7, #16
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	20000580 	.word	0x20000580
 8004fbc:	20000558 	.word	0x20000558
 8004fc0:	20000518 	.word	0x20000518
 8004fc4:	20000560 	.word	0x20000560
 8004fc8:	2000045c 	.word	0x2000045c
 8004fcc:	20000458 	.word	0x20000458
 8004fd0:	2000056c 	.word	0x2000056c
 8004fd4:	20000568 	.word	0x20000568
 8004fd8:	e000ed04 	.word	0xe000ed04

08004fdc <uxTaskGetNumberOfTasks>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8004fdc:	b480      	push	{r7}
 8004fde:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
 8004fe0:	4b03      	ldr	r3, [pc, #12]	@ (8004ff0 <uxTaskGetNumberOfTasks+0x14>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	20000558 	.word	0x20000558

08004ff4 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8005000:	2300      	movs	r3, #0
 8005002:	617b      	str	r3, [r7, #20]
 8005004:	2307      	movs	r3, #7
 8005006:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8005008:	f7ff ff3c 	bl	8004e84 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 800500c:	4b3b      	ldr	r3, [pc, #236]	@ (80050fc <uxTaskGetSystemState+0x108>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	429a      	cmp	r2, r3
 8005014:	d36b      	bcc.n	80050ee <uxTaskGetSystemState+0xfa>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	3b01      	subs	r3, #1
 800501a:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	4613      	mov	r3, r2
 8005020:	00db      	lsls	r3, r3, #3
 8005022:	4413      	add	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	461a      	mov	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	1898      	adds	r0, r3, r2
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	4613      	mov	r3, r2
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4413      	add	r3, r2
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	4a32      	ldr	r2, [pc, #200]	@ (8005100 <uxTaskGetSystemState+0x10c>)
 8005038:	4413      	add	r3, r2
 800503a:	2201      	movs	r2, #1
 800503c:	4619      	mov	r1, r3
 800503e:	f000 fb9f 	bl	8005780 <prvListTasksWithinSingleList>
 8005042:	4602      	mov	r2, r0
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	4413      	add	r3, r2
 8005048:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1e2      	bne.n	8005016 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	4613      	mov	r3, r2
 8005054:	00db      	lsls	r3, r3, #3
 8005056:	4413      	add	r3, r2
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	461a      	mov	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4413      	add	r3, r2
 8005060:	4a28      	ldr	r2, [pc, #160]	@ (8005104 <uxTaskGetSystemState+0x110>)
 8005062:	6811      	ldr	r1, [r2, #0]
 8005064:	2202      	movs	r2, #2
 8005066:	4618      	mov	r0, r3
 8005068:	f000 fb8a 	bl	8005780 <prvListTasksWithinSingleList>
 800506c:	4602      	mov	r2, r0
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	4413      	add	r3, r2
 8005072:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	4613      	mov	r3, r2
 8005078:	00db      	lsls	r3, r3, #3
 800507a:	4413      	add	r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	461a      	mov	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	4413      	add	r3, r2
 8005084:	4a20      	ldr	r2, [pc, #128]	@ (8005108 <uxTaskGetSystemState+0x114>)
 8005086:	6811      	ldr	r1, [r2, #0]
 8005088:	2202      	movs	r2, #2
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fb78 	bl	8005780 <prvListTasksWithinSingleList>
 8005090:	4602      	mov	r2, r0
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	4413      	add	r3, r2
 8005096:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	4613      	mov	r3, r2
 800509c:	00db      	lsls	r3, r3, #3
 800509e:	4413      	add	r3, r2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	461a      	mov	r2, r3
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	4413      	add	r3, r2
 80050a8:	2204      	movs	r2, #4
 80050aa:	4918      	ldr	r1, [pc, #96]	@ (800510c <uxTaskGetSystemState+0x118>)
 80050ac:	4618      	mov	r0, r3
 80050ae:	f000 fb67 	bl	8005780 <prvListTasksWithinSingleList>
 80050b2:	4602      	mov	r2, r0
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	4413      	add	r3, r2
 80050b8:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	4613      	mov	r3, r2
 80050be:	00db      	lsls	r3, r3, #3
 80050c0:	4413      	add	r3, r2
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	461a      	mov	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	4413      	add	r3, r2
 80050ca:	2203      	movs	r2, #3
 80050cc:	4910      	ldr	r1, [pc, #64]	@ (8005110 <uxTaskGetSystemState+0x11c>)
 80050ce:	4618      	mov	r0, r3
 80050d0:	f000 fb56 	bl	8005780 <prvListTasksWithinSingleList>
 80050d4:	4602      	mov	r2, r0
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	4413      	add	r3, r2
 80050da:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d005      	beq.n	80050ee <uxTaskGetSystemState+0xfa>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80050e2:	f7fc f8c7 	bl	8001274 <getRunTimeCounterValue>
 80050e6:	4603      	mov	r3, r0
 80050e8:	461a      	mov	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 80050ee:	f7ff fed7 	bl	8004ea0 <xTaskResumeAll>

		return uxTask;
 80050f2:	697b      	ldr	r3, [r7, #20]
	}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3718      	adds	r7, #24
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	20000558 	.word	0x20000558
 8005100:	2000045c 	.word	0x2000045c
 8005104:	20000510 	.word	0x20000510
 8005108:	20000514 	.word	0x20000514
 800510c:	2000052c 	.word	0x2000052c
 8005110:	20000544 	.word	0x20000544

08005114 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b086      	sub	sp, #24
 8005118:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800511a:	2300      	movs	r3, #0
 800511c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800511e:	4b4f      	ldr	r3, [pc, #316]	@ (800525c <xTaskIncrementTick+0x148>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2b00      	cmp	r3, #0
 8005124:	f040 808f 	bne.w	8005246 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005128:	4b4d      	ldr	r3, [pc, #308]	@ (8005260 <xTaskIncrementTick+0x14c>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	3301      	adds	r3, #1
 800512e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005130:	4a4b      	ldr	r2, [pc, #300]	@ (8005260 <xTaskIncrementTick+0x14c>)
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d121      	bne.n	8005180 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800513c:	4b49      	ldr	r3, [pc, #292]	@ (8005264 <xTaskIncrementTick+0x150>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00b      	beq.n	800515e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800514a:	f383 8811 	msr	BASEPRI, r3
 800514e:	f3bf 8f6f 	isb	sy
 8005152:	f3bf 8f4f 	dsb	sy
 8005156:	603b      	str	r3, [r7, #0]
}
 8005158:	bf00      	nop
 800515a:	bf00      	nop
 800515c:	e7fd      	b.n	800515a <xTaskIncrementTick+0x46>
 800515e:	4b41      	ldr	r3, [pc, #260]	@ (8005264 <xTaskIncrementTick+0x150>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	60fb      	str	r3, [r7, #12]
 8005164:	4b40      	ldr	r3, [pc, #256]	@ (8005268 <xTaskIncrementTick+0x154>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a3e      	ldr	r2, [pc, #248]	@ (8005264 <xTaskIncrementTick+0x150>)
 800516a:	6013      	str	r3, [r2, #0]
 800516c:	4a3e      	ldr	r2, [pc, #248]	@ (8005268 <xTaskIncrementTick+0x154>)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6013      	str	r3, [r2, #0]
 8005172:	4b3e      	ldr	r3, [pc, #248]	@ (800526c <xTaskIncrementTick+0x158>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3301      	adds	r3, #1
 8005178:	4a3c      	ldr	r2, [pc, #240]	@ (800526c <xTaskIncrementTick+0x158>)
 800517a:	6013      	str	r3, [r2, #0]
 800517c:	f000 fba4 	bl	80058c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005180:	4b3b      	ldr	r3, [pc, #236]	@ (8005270 <xTaskIncrementTick+0x15c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	429a      	cmp	r2, r3
 8005188:	d348      	bcc.n	800521c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800518a:	4b36      	ldr	r3, [pc, #216]	@ (8005264 <xTaskIncrementTick+0x150>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d104      	bne.n	800519e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005194:	4b36      	ldr	r3, [pc, #216]	@ (8005270 <xTaskIncrementTick+0x15c>)
 8005196:	f04f 32ff 	mov.w	r2, #4294967295
 800519a:	601a      	str	r2, [r3, #0]
					break;
 800519c:	e03e      	b.n	800521c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800519e:	4b31      	ldr	r3, [pc, #196]	@ (8005264 <xTaskIncrementTick+0x150>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d203      	bcs.n	80051be <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80051b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005270 <xTaskIncrementTick+0x15c>)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80051bc:	e02e      	b.n	800521c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	3304      	adds	r3, #4
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7fe fe51 	bl	8003e6a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d004      	beq.n	80051da <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	3318      	adds	r3, #24
 80051d4:	4618      	mov	r0, r3
 80051d6:	f7fe fe48 	bl	8003e6a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051de:	2201      	movs	r2, #1
 80051e0:	409a      	lsls	r2, r3
 80051e2:	4b24      	ldr	r3, [pc, #144]	@ (8005274 <xTaskIncrementTick+0x160>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	4a22      	ldr	r2, [pc, #136]	@ (8005274 <xTaskIncrementTick+0x160>)
 80051ea:	6013      	str	r3, [r2, #0]
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051f0:	4613      	mov	r3, r2
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	4413      	add	r3, r2
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	4a1f      	ldr	r2, [pc, #124]	@ (8005278 <xTaskIncrementTick+0x164>)
 80051fa:	441a      	add	r2, r3
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	3304      	adds	r3, #4
 8005200:	4619      	mov	r1, r3
 8005202:	4610      	mov	r0, r2
 8005204:	f7fe fdd4 	bl	8003db0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800520c:	4b1b      	ldr	r3, [pc, #108]	@ (800527c <xTaskIncrementTick+0x168>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005212:	429a      	cmp	r2, r3
 8005214:	d3b9      	bcc.n	800518a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005216:	2301      	movs	r3, #1
 8005218:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800521a:	e7b6      	b.n	800518a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800521c:	4b17      	ldr	r3, [pc, #92]	@ (800527c <xTaskIncrementTick+0x168>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005222:	4915      	ldr	r1, [pc, #84]	@ (8005278 <xTaskIncrementTick+0x164>)
 8005224:	4613      	mov	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	440b      	add	r3, r1
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d901      	bls.n	8005238 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005234:	2301      	movs	r3, #1
 8005236:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005238:	4b11      	ldr	r3, [pc, #68]	@ (8005280 <xTaskIncrementTick+0x16c>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d007      	beq.n	8005250 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005240:	2301      	movs	r3, #1
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	e004      	b.n	8005250 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005246:	4b0f      	ldr	r3, [pc, #60]	@ (8005284 <xTaskIncrementTick+0x170>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	3301      	adds	r3, #1
 800524c:	4a0d      	ldr	r2, [pc, #52]	@ (8005284 <xTaskIncrementTick+0x170>)
 800524e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005250:	697b      	ldr	r3, [r7, #20]
}
 8005252:	4618      	mov	r0, r3
 8005254:	3718      	adds	r7, #24
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	20000580 	.word	0x20000580
 8005260:	2000055c 	.word	0x2000055c
 8005264:	20000510 	.word	0x20000510
 8005268:	20000514 	.word	0x20000514
 800526c:	20000570 	.word	0x20000570
 8005270:	20000578 	.word	0x20000578
 8005274:	20000560 	.word	0x20000560
 8005278:	2000045c 	.word	0x2000045c
 800527c:	20000458 	.word	0x20000458
 8005280:	2000056c 	.word	0x2000056c
 8005284:	20000568 	.word	0x20000568

08005288 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800528e:	4b36      	ldr	r3, [pc, #216]	@ (8005368 <vTaskSwitchContext+0xe0>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d003      	beq.n	800529e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005296:	4b35      	ldr	r3, [pc, #212]	@ (800536c <vTaskSwitchContext+0xe4>)
 8005298:	2201      	movs	r2, #1
 800529a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800529c:	e05f      	b.n	800535e <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 800529e:	4b33      	ldr	r3, [pc, #204]	@ (800536c <vTaskSwitchContext+0xe4>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80052a4:	f7fb ffe6 	bl	8001274 <getRunTimeCounterValue>
 80052a8:	4603      	mov	r3, r0
 80052aa:	461a      	mov	r2, r3
 80052ac:	4b30      	ldr	r3, [pc, #192]	@ (8005370 <vTaskSwitchContext+0xe8>)
 80052ae:	601a      	str	r2, [r3, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80052b0:	4b2f      	ldr	r3, [pc, #188]	@ (8005370 <vTaskSwitchContext+0xe8>)
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	4b2f      	ldr	r3, [pc, #188]	@ (8005374 <vTaskSwitchContext+0xec>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d909      	bls.n	80052d0 <vTaskSwitchContext+0x48>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80052bc:	4b2e      	ldr	r3, [pc, #184]	@ (8005378 <vTaskSwitchContext+0xf0>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80052c2:	4a2b      	ldr	r2, [pc, #172]	@ (8005370 <vTaskSwitchContext+0xe8>)
 80052c4:	6810      	ldr	r0, [r2, #0]
 80052c6:	4a2b      	ldr	r2, [pc, #172]	@ (8005374 <vTaskSwitchContext+0xec>)
 80052c8:	6812      	ldr	r2, [r2, #0]
 80052ca:	1a82      	subs	r2, r0, r2
 80052cc:	440a      	add	r2, r1
 80052ce:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 80052d0:	4b27      	ldr	r3, [pc, #156]	@ (8005370 <vTaskSwitchContext+0xe8>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a27      	ldr	r2, [pc, #156]	@ (8005374 <vTaskSwitchContext+0xec>)
 80052d6:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052d8:	4b28      	ldr	r3, [pc, #160]	@ (800537c <vTaskSwitchContext+0xf4>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	fab3 f383 	clz	r3, r3
 80052e4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80052e6:	7afb      	ldrb	r3, [r7, #11]
 80052e8:	f1c3 031f 	rsb	r3, r3, #31
 80052ec:	617b      	str	r3, [r7, #20]
 80052ee:	4924      	ldr	r1, [pc, #144]	@ (8005380 <vTaskSwitchContext+0xf8>)
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	4613      	mov	r3, r2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	4413      	add	r3, r2
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	440b      	add	r3, r1
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10b      	bne.n	800531a <vTaskSwitchContext+0x92>
	__asm volatile
 8005302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005306:	f383 8811 	msr	BASEPRI, r3
 800530a:	f3bf 8f6f 	isb	sy
 800530e:	f3bf 8f4f 	dsb	sy
 8005312:	607b      	str	r3, [r7, #4]
}
 8005314:	bf00      	nop
 8005316:	bf00      	nop
 8005318:	e7fd      	b.n	8005316 <vTaskSwitchContext+0x8e>
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	4613      	mov	r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	4413      	add	r3, r2
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	4a16      	ldr	r2, [pc, #88]	@ (8005380 <vTaskSwitchContext+0xf8>)
 8005326:	4413      	add	r3, r2
 8005328:	613b      	str	r3, [r7, #16]
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	685a      	ldr	r2, [r3, #4]
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	605a      	str	r2, [r3, #4]
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	685a      	ldr	r2, [r3, #4]
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	3308      	adds	r3, #8
 800533c:	429a      	cmp	r2, r3
 800533e:	d104      	bne.n	800534a <vTaskSwitchContext+0xc2>
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	605a      	str	r2, [r3, #4]
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	4a09      	ldr	r2, [pc, #36]	@ (8005378 <vTaskSwitchContext+0xf0>)
 8005352:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005354:	4b08      	ldr	r3, [pc, #32]	@ (8005378 <vTaskSwitchContext+0xf0>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	3358      	adds	r3, #88	@ 0x58
 800535a:	4a0a      	ldr	r2, [pc, #40]	@ (8005384 <vTaskSwitchContext+0xfc>)
 800535c:	6013      	str	r3, [r2, #0]
}
 800535e:	bf00      	nop
 8005360:	3718      	adds	r7, #24
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	20000580 	.word	0x20000580
 800536c:	2000056c 	.word	0x2000056c
 8005370:	20000588 	.word	0x20000588
 8005374:	20000584 	.word	0x20000584
 8005378:	20000458 	.word	0x20000458
 800537c:	20000560 	.word	0x20000560
 8005380:	2000045c 	.word	0x2000045c
 8005384:	2000001c 	.word	0x2000001c

08005388 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d10b      	bne.n	80053b0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800539c:	f383 8811 	msr	BASEPRI, r3
 80053a0:	f3bf 8f6f 	isb	sy
 80053a4:	f3bf 8f4f 	dsb	sy
 80053a8:	60fb      	str	r3, [r7, #12]
}
 80053aa:	bf00      	nop
 80053ac:	bf00      	nop
 80053ae:	e7fd      	b.n	80053ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80053b0:	4b07      	ldr	r3, [pc, #28]	@ (80053d0 <vTaskPlaceOnEventList+0x48>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	3318      	adds	r3, #24
 80053b6:	4619      	mov	r1, r3
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7fe fd1d 	bl	8003df8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80053be:	2101      	movs	r1, #1
 80053c0:	6838      	ldr	r0, [r7, #0]
 80053c2:	f000 fc61 	bl	8005c88 <prvAddCurrentTaskToDelayedList>
}
 80053c6:	bf00      	nop
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	20000458 	.word	0x20000458

080053d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b086      	sub	sp, #24
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10b      	bne.n	8005402 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80053ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ee:	f383 8811 	msr	BASEPRI, r3
 80053f2:	f3bf 8f6f 	isb	sy
 80053f6:	f3bf 8f4f 	dsb	sy
 80053fa:	60fb      	str	r3, [r7, #12]
}
 80053fc:	bf00      	nop
 80053fe:	bf00      	nop
 8005400:	e7fd      	b.n	80053fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	3318      	adds	r3, #24
 8005406:	4618      	mov	r0, r3
 8005408:	f7fe fd2f 	bl	8003e6a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800540c:	4b1d      	ldr	r3, [pc, #116]	@ (8005484 <xTaskRemoveFromEventList+0xb0>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d11c      	bne.n	800544e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	3304      	adds	r3, #4
 8005418:	4618      	mov	r0, r3
 800541a:	f7fe fd26 	bl	8003e6a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005422:	2201      	movs	r2, #1
 8005424:	409a      	lsls	r2, r3
 8005426:	4b18      	ldr	r3, [pc, #96]	@ (8005488 <xTaskRemoveFromEventList+0xb4>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4313      	orrs	r3, r2
 800542c:	4a16      	ldr	r2, [pc, #88]	@ (8005488 <xTaskRemoveFromEventList+0xb4>)
 800542e:	6013      	str	r3, [r2, #0]
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005434:	4613      	mov	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4413      	add	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4a13      	ldr	r2, [pc, #76]	@ (800548c <xTaskRemoveFromEventList+0xb8>)
 800543e:	441a      	add	r2, r3
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	3304      	adds	r3, #4
 8005444:	4619      	mov	r1, r3
 8005446:	4610      	mov	r0, r2
 8005448:	f7fe fcb2 	bl	8003db0 <vListInsertEnd>
 800544c:	e005      	b.n	800545a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	3318      	adds	r3, #24
 8005452:	4619      	mov	r1, r3
 8005454:	480e      	ldr	r0, [pc, #56]	@ (8005490 <xTaskRemoveFromEventList+0xbc>)
 8005456:	f7fe fcab 	bl	8003db0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800545e:	4b0d      	ldr	r3, [pc, #52]	@ (8005494 <xTaskRemoveFromEventList+0xc0>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005464:	429a      	cmp	r2, r3
 8005466:	d905      	bls.n	8005474 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005468:	2301      	movs	r3, #1
 800546a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800546c:	4b0a      	ldr	r3, [pc, #40]	@ (8005498 <xTaskRemoveFromEventList+0xc4>)
 800546e:	2201      	movs	r2, #1
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	e001      	b.n	8005478 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005474:	2300      	movs	r3, #0
 8005476:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005478:	697b      	ldr	r3, [r7, #20]
}
 800547a:	4618      	mov	r0, r3
 800547c:	3718      	adds	r7, #24
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	20000580 	.word	0x20000580
 8005488:	20000560 	.word	0x20000560
 800548c:	2000045c 	.word	0x2000045c
 8005490:	20000518 	.word	0x20000518
 8005494:	20000458 	.word	0x20000458
 8005498:	2000056c 	.word	0x2000056c

0800549c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80054a4:	4b06      	ldr	r3, [pc, #24]	@ (80054c0 <vTaskInternalSetTimeOutState+0x24>)
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80054ac:	4b05      	ldr	r3, [pc, #20]	@ (80054c4 <vTaskInternalSetTimeOutState+0x28>)
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	605a      	str	r2, [r3, #4]
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr
 80054c0:	20000570 	.word	0x20000570
 80054c4:	2000055c 	.word	0x2000055c

080054c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b088      	sub	sp, #32
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d10b      	bne.n	80054f0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80054d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054dc:	f383 8811 	msr	BASEPRI, r3
 80054e0:	f3bf 8f6f 	isb	sy
 80054e4:	f3bf 8f4f 	dsb	sy
 80054e8:	613b      	str	r3, [r7, #16]
}
 80054ea:	bf00      	nop
 80054ec:	bf00      	nop
 80054ee:	e7fd      	b.n	80054ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10b      	bne.n	800550e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80054f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054fa:	f383 8811 	msr	BASEPRI, r3
 80054fe:	f3bf 8f6f 	isb	sy
 8005502:	f3bf 8f4f 	dsb	sy
 8005506:	60fb      	str	r3, [r7, #12]
}
 8005508:	bf00      	nop
 800550a:	bf00      	nop
 800550c:	e7fd      	b.n	800550a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800550e:	f000 fd53 	bl	8005fb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005512:	4b1d      	ldr	r3, [pc, #116]	@ (8005588 <xTaskCheckForTimeOut+0xc0>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	69ba      	ldr	r2, [r7, #24]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552a:	d102      	bne.n	8005532 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800552c:	2300      	movs	r3, #0
 800552e:	61fb      	str	r3, [r7, #28]
 8005530:	e023      	b.n	800557a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	4b15      	ldr	r3, [pc, #84]	@ (800558c <xTaskCheckForTimeOut+0xc4>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	429a      	cmp	r2, r3
 800553c:	d007      	beq.n	800554e <xTaskCheckForTimeOut+0x86>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	429a      	cmp	r2, r3
 8005546:	d302      	bcc.n	800554e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005548:	2301      	movs	r3, #1
 800554a:	61fb      	str	r3, [r7, #28]
 800554c:	e015      	b.n	800557a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	697a      	ldr	r2, [r7, #20]
 8005554:	429a      	cmp	r2, r3
 8005556:	d20b      	bcs.n	8005570 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	1ad2      	subs	r2, r2, r3
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f7ff ff99 	bl	800549c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800556a:	2300      	movs	r3, #0
 800556c:	61fb      	str	r3, [r7, #28]
 800556e:	e004      	b.n	800557a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	2200      	movs	r2, #0
 8005574:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005576:	2301      	movs	r3, #1
 8005578:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800557a:	f000 fd4f 	bl	800601c <vPortExitCritical>

	return xReturn;
 800557e:	69fb      	ldr	r3, [r7, #28]
}
 8005580:	4618      	mov	r0, r3
 8005582:	3720      	adds	r7, #32
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	2000055c 	.word	0x2000055c
 800558c:	20000570 	.word	0x20000570

08005590 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005590:	b480      	push	{r7}
 8005592:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005594:	4b03      	ldr	r3, [pc, #12]	@ (80055a4 <vTaskMissedYield+0x14>)
 8005596:	2201      	movs	r2, #1
 8005598:	601a      	str	r2, [r3, #0]
}
 800559a:	bf00      	nop
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr
 80055a4:	2000056c 	.word	0x2000056c

080055a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80055b0:	f000 f852 	bl	8005658 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80055b4:	4b06      	ldr	r3, [pc, #24]	@ (80055d0 <prvIdleTask+0x28>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d9f9      	bls.n	80055b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80055bc:	4b05      	ldr	r3, [pc, #20]	@ (80055d4 <prvIdleTask+0x2c>)
 80055be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055c2:	601a      	str	r2, [r3, #0]
 80055c4:	f3bf 8f4f 	dsb	sy
 80055c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80055cc:	e7f0      	b.n	80055b0 <prvIdleTask+0x8>
 80055ce:	bf00      	nop
 80055d0:	2000045c 	.word	0x2000045c
 80055d4:	e000ed04 	.word	0xe000ed04

080055d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055de:	2300      	movs	r3, #0
 80055e0:	607b      	str	r3, [r7, #4]
 80055e2:	e00c      	b.n	80055fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	4613      	mov	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	4a12      	ldr	r2, [pc, #72]	@ (8005638 <prvInitialiseTaskLists+0x60>)
 80055f0:	4413      	add	r3, r2
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fe fbaf 	bl	8003d56 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	3301      	adds	r3, #1
 80055fc:	607b      	str	r3, [r7, #4]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b06      	cmp	r3, #6
 8005602:	d9ef      	bls.n	80055e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005604:	480d      	ldr	r0, [pc, #52]	@ (800563c <prvInitialiseTaskLists+0x64>)
 8005606:	f7fe fba6 	bl	8003d56 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800560a:	480d      	ldr	r0, [pc, #52]	@ (8005640 <prvInitialiseTaskLists+0x68>)
 800560c:	f7fe fba3 	bl	8003d56 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005610:	480c      	ldr	r0, [pc, #48]	@ (8005644 <prvInitialiseTaskLists+0x6c>)
 8005612:	f7fe fba0 	bl	8003d56 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005616:	480c      	ldr	r0, [pc, #48]	@ (8005648 <prvInitialiseTaskLists+0x70>)
 8005618:	f7fe fb9d 	bl	8003d56 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800561c:	480b      	ldr	r0, [pc, #44]	@ (800564c <prvInitialiseTaskLists+0x74>)
 800561e:	f7fe fb9a 	bl	8003d56 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005622:	4b0b      	ldr	r3, [pc, #44]	@ (8005650 <prvInitialiseTaskLists+0x78>)
 8005624:	4a05      	ldr	r2, [pc, #20]	@ (800563c <prvInitialiseTaskLists+0x64>)
 8005626:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005628:	4b0a      	ldr	r3, [pc, #40]	@ (8005654 <prvInitialiseTaskLists+0x7c>)
 800562a:	4a05      	ldr	r2, [pc, #20]	@ (8005640 <prvInitialiseTaskLists+0x68>)
 800562c:	601a      	str	r2, [r3, #0]
}
 800562e:	bf00      	nop
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	2000045c 	.word	0x2000045c
 800563c:	200004e8 	.word	0x200004e8
 8005640:	200004fc 	.word	0x200004fc
 8005644:	20000518 	.word	0x20000518
 8005648:	2000052c 	.word	0x2000052c
 800564c:	20000544 	.word	0x20000544
 8005650:	20000510 	.word	0x20000510
 8005654:	20000514 	.word	0x20000514

08005658 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800565e:	e019      	b.n	8005694 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005660:	f000 fcaa 	bl	8005fb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005664:	4b10      	ldr	r3, [pc, #64]	@ (80056a8 <prvCheckTasksWaitingTermination+0x50>)
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	3304      	adds	r3, #4
 8005670:	4618      	mov	r0, r3
 8005672:	f7fe fbfa 	bl	8003e6a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005676:	4b0d      	ldr	r3, [pc, #52]	@ (80056ac <prvCheckTasksWaitingTermination+0x54>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3b01      	subs	r3, #1
 800567c:	4a0b      	ldr	r2, [pc, #44]	@ (80056ac <prvCheckTasksWaitingTermination+0x54>)
 800567e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005680:	4b0b      	ldr	r3, [pc, #44]	@ (80056b0 <prvCheckTasksWaitingTermination+0x58>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	3b01      	subs	r3, #1
 8005686:	4a0a      	ldr	r2, [pc, #40]	@ (80056b0 <prvCheckTasksWaitingTermination+0x58>)
 8005688:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800568a:	f000 fcc7 	bl	800601c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f8e4 	bl	800585c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005694:	4b06      	ldr	r3, [pc, #24]	@ (80056b0 <prvCheckTasksWaitingTermination+0x58>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1e1      	bne.n	8005660 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800569c:	bf00      	nop
 800569e:	bf00      	nop
 80056a0:	3708      	adds	r7, #8
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	2000052c 	.word	0x2000052c
 80056ac:	20000558 	.word	0x20000558
 80056b0:	20000540 	.word	0x20000540

080056b4 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b086      	sub	sp, #24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
 80056c0:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d102      	bne.n	80056ce <vTaskGetInfo+0x1a>
 80056c8:	4b2c      	ldr	r3, [pc, #176]	@ (800577c <vTaskGetInfo+0xc8>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	e000      	b.n	80056d0 <vTaskGetInfo+0x1c>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	697a      	ldr	r2, [r7, #20]
 80056d6:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800570a:	78fb      	ldrb	r3, [r7, #3]
 800570c:	2b05      	cmp	r3, #5
 800570e:	d01a      	beq.n	8005746 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 8005710:	4b1a      	ldr	r3, [pc, #104]	@ (800577c <vTaskGetInfo+0xc8>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	429a      	cmp	r2, r3
 8005718:	d103      	bne.n	8005722 <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	2200      	movs	r2, #0
 800571e:	731a      	strb	r2, [r3, #12]
 8005720:	e018      	b.n	8005754 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	78fa      	ldrb	r2, [r7, #3]
 8005726:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8005728:	78fb      	ldrb	r3, [r7, #3]
 800572a:	2b03      	cmp	r3, #3
 800572c:	d112      	bne.n	8005754 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 800572e:	f7ff fba9 	bl	8004e84 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005736:	2b00      	cmp	r3, #0
 8005738:	d002      	beq.n	8005740 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	2202      	movs	r2, #2
 800573e:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 8005740:	f7ff fbae 	bl	8004ea0 <xTaskResumeAll>
 8005744:	e006      	b.n	8005754 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8005746:	6978      	ldr	r0, [r7, #20]
 8005748:	f7ff fac8 	bl	8004cdc <eTaskGetState>
 800574c:	4603      	mov	r3, r0
 800574e:	461a      	mov	r2, r3
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d009      	beq.n	800576e <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800575e:	4618      	mov	r0, r3
 8005760:	f000 f860 	bl	8005824 <prvTaskCheckFreeStackSpace>
 8005764:	4603      	mov	r3, r0
 8005766:	461a      	mov	r2, r3
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800576c:	e002      	b.n	8005774 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	2200      	movs	r2, #0
 8005772:	841a      	strh	r2, [r3, #32]
	}
 8005774:	bf00      	nop
 8005776:	3718      	adds	r7, #24
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	20000458 	.word	0x20000458

08005780 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8005780:	b580      	push	{r7, lr}
 8005782:	b08a      	sub	sp, #40	@ 0x28
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	4613      	mov	r3, r2
 800578c:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800578e:	2300      	movs	r3, #0
 8005790:	627b      	str	r3, [r7, #36]	@ 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d03f      	beq.n	800581a <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	623b      	str	r3, [r7, #32]
 800579e:	6a3b      	ldr	r3, [r7, #32]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	6a3b      	ldr	r3, [r7, #32]
 80057a6:	605a      	str	r2, [r3, #4]
 80057a8:	6a3b      	ldr	r3, [r7, #32]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	6a3b      	ldr	r3, [r7, #32]
 80057ae:	3308      	adds	r3, #8
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d104      	bne.n	80057be <prvListTasksWithinSingleList+0x3e>
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	6a3b      	ldr	r3, [r7, #32]
 80057bc:	605a      	str	r2, [r3, #4]
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	61bb      	str	r3, [r7, #24]
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	605a      	str	r2, [r3, #4]
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	3308      	adds	r3, #8
 80057dc:	429a      	cmp	r2, r3
 80057de:	d104      	bne.n	80057ea <prvListTasksWithinSingleList+0x6a>
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	605a      	str	r2, [r3, #4]
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 80057f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057f4:	4613      	mov	r3, r2
 80057f6:	00db      	lsls	r3, r3, #3
 80057f8:	4413      	add	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	461a      	mov	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	1899      	adds	r1, r3, r2
 8005802:	79fb      	ldrb	r3, [r7, #7]
 8005804:	2201      	movs	r2, #1
 8005806:	6978      	ldr	r0, [r7, #20]
 8005808:	f7ff ff54 	bl	80056b4 <vTaskGetInfo>
				uxTask++;
 800580c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580e:	3301      	adds	r3, #1
 8005810:	627b      	str	r3, [r7, #36]	@ 0x24
			} while( pxNextTCB != pxFirstTCB );
 8005812:	697a      	ldr	r2, [r7, #20]
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	429a      	cmp	r2, r3
 8005818:	d1d5      	bne.n	80057c6 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800581a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800581c:	4618      	mov	r0, r3
 800581e:	3728      	adds	r7, #40	@ 0x28
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800582c:	2300      	movs	r3, #0
 800582e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8005830:	e005      	b.n	800583e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	3301      	adds	r3, #1
 8005836:	607b      	str	r3, [r7, #4]
			ulCount++;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	3301      	adds	r3, #1
 800583c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	2ba5      	cmp	r3, #165	@ 0xa5
 8005844:	d0f5      	beq.n	8005832 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	089b      	lsrs	r3, r3, #2
 800584a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	b29b      	uxth	r3, r3
	}
 8005850:	4618      	mov	r0, r3
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	3358      	adds	r3, #88	@ 0x58
 8005868:	4618      	mov	r0, r3
 800586a:	f001 f9c1 	bl	8006bf0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8005874:	2b00      	cmp	r3, #0
 8005876:	d108      	bne.n	800588a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587c:	4618      	mov	r0, r3
 800587e:	f000 fd49 	bl	8006314 <vPortFree>
				vPortFree( pxTCB );
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fd46 	bl	8006314 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005888:	e019      	b.n	80058be <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8005890:	2b01      	cmp	r3, #1
 8005892:	d103      	bne.n	800589c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fd3d 	bl	8006314 <vPortFree>
	}
 800589a:	e010      	b.n	80058be <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d00b      	beq.n	80058be <prvDeleteTCB+0x62>
	__asm volatile
 80058a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058aa:	f383 8811 	msr	BASEPRI, r3
 80058ae:	f3bf 8f6f 	isb	sy
 80058b2:	f3bf 8f4f 	dsb	sy
 80058b6:	60fb      	str	r3, [r7, #12]
}
 80058b8:	bf00      	nop
 80058ba:	bf00      	nop
 80058bc:	e7fd      	b.n	80058ba <prvDeleteTCB+0x5e>
	}
 80058be:	bf00      	nop
 80058c0:	3710      	adds	r7, #16
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
	...

080058c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005900 <prvResetNextTaskUnblockTime+0x38>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d104      	bne.n	80058e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80058d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005904 <prvResetNextTaskUnblockTime+0x3c>)
 80058da:	f04f 32ff 	mov.w	r2, #4294967295
 80058de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80058e0:	e008      	b.n	80058f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058e2:	4b07      	ldr	r3, [pc, #28]	@ (8005900 <prvResetNextTaskUnblockTime+0x38>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	4a04      	ldr	r2, [pc, #16]	@ (8005904 <prvResetNextTaskUnblockTime+0x3c>)
 80058f2:	6013      	str	r3, [r2, #0]
}
 80058f4:	bf00      	nop
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	20000510 	.word	0x20000510
 8005904:	20000578 	.word	0x20000578

08005908 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800590e:	4b0b      	ldr	r3, [pc, #44]	@ (800593c <xTaskGetSchedulerState+0x34>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d102      	bne.n	800591c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005916:	2301      	movs	r3, #1
 8005918:	607b      	str	r3, [r7, #4]
 800591a:	e008      	b.n	800592e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800591c:	4b08      	ldr	r3, [pc, #32]	@ (8005940 <xTaskGetSchedulerState+0x38>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d102      	bne.n	800592a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005924:	2302      	movs	r3, #2
 8005926:	607b      	str	r3, [r7, #4]
 8005928:	e001      	b.n	800592e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800592a:	2300      	movs	r3, #0
 800592c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800592e:	687b      	ldr	r3, [r7, #4]
	}
 8005930:	4618      	mov	r0, r3
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	20000564 	.word	0x20000564
 8005940:	20000580 	.word	0x20000580

08005944 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005950:	2300      	movs	r3, #0
 8005952:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d05e      	beq.n	8005a18 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800595e:	4b31      	ldr	r3, [pc, #196]	@ (8005a24 <xTaskPriorityInherit+0xe0>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005964:	429a      	cmp	r2, r3
 8005966:	d24e      	bcs.n	8005a06 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	2b00      	cmp	r3, #0
 800596e:	db06      	blt.n	800597e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005970:	4b2c      	ldr	r3, [pc, #176]	@ (8005a24 <xTaskPriorityInherit+0xe0>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005976:	f1c3 0207 	rsb	r2, r3, #7
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	6959      	ldr	r1, [r3, #20]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005986:	4613      	mov	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4413      	add	r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	4a26      	ldr	r2, [pc, #152]	@ (8005a28 <xTaskPriorityInherit+0xe4>)
 8005990:	4413      	add	r3, r2
 8005992:	4299      	cmp	r1, r3
 8005994:	d12f      	bne.n	80059f6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	3304      	adds	r3, #4
 800599a:	4618      	mov	r0, r3
 800599c:	f7fe fa65 	bl	8003e6a <uxListRemove>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10a      	bne.n	80059bc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059aa:	2201      	movs	r2, #1
 80059ac:	fa02 f303 	lsl.w	r3, r2, r3
 80059b0:	43da      	mvns	r2, r3
 80059b2:	4b1e      	ldr	r3, [pc, #120]	@ (8005a2c <xTaskPriorityInherit+0xe8>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4013      	ands	r3, r2
 80059b8:	4a1c      	ldr	r2, [pc, #112]	@ (8005a2c <xTaskPriorityInherit+0xe8>)
 80059ba:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80059bc:	4b19      	ldr	r3, [pc, #100]	@ (8005a24 <xTaskPriorityInherit+0xe0>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ca:	2201      	movs	r2, #1
 80059cc:	409a      	lsls	r2, r3
 80059ce:	4b17      	ldr	r3, [pc, #92]	@ (8005a2c <xTaskPriorityInherit+0xe8>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	4a15      	ldr	r2, [pc, #84]	@ (8005a2c <xTaskPriorityInherit+0xe8>)
 80059d6:	6013      	str	r3, [r2, #0]
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059dc:	4613      	mov	r3, r2
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	4413      	add	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4a10      	ldr	r2, [pc, #64]	@ (8005a28 <xTaskPriorityInherit+0xe4>)
 80059e6:	441a      	add	r2, r3
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	3304      	adds	r3, #4
 80059ec:	4619      	mov	r1, r3
 80059ee:	4610      	mov	r0, r2
 80059f0:	f7fe f9de 	bl	8003db0 <vListInsertEnd>
 80059f4:	e004      	b.n	8005a00 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80059f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005a24 <xTaskPriorityInherit+0xe0>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005a00:	2301      	movs	r3, #1
 8005a02:	60fb      	str	r3, [r7, #12]
 8005a04:	e008      	b.n	8005a18 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a0a:	4b06      	ldr	r3, [pc, #24]	@ (8005a24 <xTaskPriorityInherit+0xe0>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d201      	bcs.n	8005a18 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005a14:	2301      	movs	r3, #1
 8005a16:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a18:	68fb      	ldr	r3, [r7, #12]
	}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	20000458 	.word	0x20000458
 8005a28:	2000045c 	.word	0x2000045c
 8005a2c:	20000560 	.word	0x20000560

08005a30 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d070      	beq.n	8005b28 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005a46:	4b3b      	ldr	r3, [pc, #236]	@ (8005b34 <xTaskPriorityDisinherit+0x104>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d00b      	beq.n	8005a68 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a54:	f383 8811 	msr	BASEPRI, r3
 8005a58:	f3bf 8f6f 	isb	sy
 8005a5c:	f3bf 8f4f 	dsb	sy
 8005a60:	60fb      	str	r3, [r7, #12]
}
 8005a62:	bf00      	nop
 8005a64:	bf00      	nop
 8005a66:	e7fd      	b.n	8005a64 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d10b      	bne.n	8005a88 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a74:	f383 8811 	msr	BASEPRI, r3
 8005a78:	f3bf 8f6f 	isb	sy
 8005a7c:	f3bf 8f4f 	dsb	sy
 8005a80:	60bb      	str	r3, [r7, #8]
}
 8005a82:	bf00      	nop
 8005a84:	bf00      	nop
 8005a86:	e7fd      	b.n	8005a84 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a8c:	1e5a      	subs	r2, r3, #1
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d044      	beq.n	8005b28 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d140      	bne.n	8005b28 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	3304      	adds	r3, #4
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7fe f9dd 	bl	8003e6a <uxListRemove>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d115      	bne.n	8005ae2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aba:	491f      	ldr	r1, [pc, #124]	@ (8005b38 <xTaskPriorityDisinherit+0x108>)
 8005abc:	4613      	mov	r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	4413      	add	r3, r2
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	440b      	add	r3, r1
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d10a      	bne.n	8005ae2 <xTaskPriorityDisinherit+0xb2>
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad6:	43da      	mvns	r2, r3
 8005ad8:	4b18      	ldr	r3, [pc, #96]	@ (8005b3c <xTaskPriorityDisinherit+0x10c>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4013      	ands	r3, r2
 8005ade:	4a17      	ldr	r2, [pc, #92]	@ (8005b3c <xTaskPriorityDisinherit+0x10c>)
 8005ae0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aee:	f1c3 0207 	rsb	r2, r3, #7
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005afa:	2201      	movs	r2, #1
 8005afc:	409a      	lsls	r2, r3
 8005afe:	4b0f      	ldr	r3, [pc, #60]	@ (8005b3c <xTaskPriorityDisinherit+0x10c>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	4a0d      	ldr	r2, [pc, #52]	@ (8005b3c <xTaskPriorityDisinherit+0x10c>)
 8005b06:	6013      	str	r3, [r2, #0]
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b0c:	4613      	mov	r3, r2
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	4413      	add	r3, r2
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	4a08      	ldr	r2, [pc, #32]	@ (8005b38 <xTaskPriorityDisinherit+0x108>)
 8005b16:	441a      	add	r2, r3
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	3304      	adds	r3, #4
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	4610      	mov	r0, r2
 8005b20:	f7fe f946 	bl	8003db0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005b24:	2301      	movs	r3, #1
 8005b26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b28:	697b      	ldr	r3, [r7, #20]
	}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3718      	adds	r7, #24
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	20000458 	.word	0x20000458
 8005b38:	2000045c 	.word	0x2000045c
 8005b3c:	20000560 	.word	0x20000560

08005b40 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b088      	sub	sp, #32
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d079      	beq.n	8005c4c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10b      	bne.n	8005b78 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	60fb      	str	r3, [r7, #12]
}
 8005b72:	bf00      	nop
 8005b74:	bf00      	nop
 8005b76:	e7fd      	b.n	8005b74 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005b78:	69bb      	ldr	r3, [r7, #24]
 8005b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b7c:	683a      	ldr	r2, [r7, #0]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d902      	bls.n	8005b88 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	61fb      	str	r3, [r7, #28]
 8005b86:	e002      	b.n	8005b8e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b8c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b92:	69fa      	ldr	r2, [r7, #28]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d059      	beq.n	8005c4c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d154      	bne.n	8005c4c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005ba2:	4b2c      	ldr	r3, [pc, #176]	@ (8005c54 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	69ba      	ldr	r2, [r7, #24]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d10b      	bne.n	8005bc4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb0:	f383 8811 	msr	BASEPRI, r3
 8005bb4:	f3bf 8f6f 	isb	sy
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	60bb      	str	r3, [r7, #8]
}
 8005bbe:	bf00      	nop
 8005bc0:	bf00      	nop
 8005bc2:	e7fd      	b.n	8005bc0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	69fa      	ldr	r2, [r7, #28]
 8005bce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	db04      	blt.n	8005be2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	f1c3 0207 	rsb	r2, r3, #7
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	6959      	ldr	r1, [r3, #20]
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4613      	mov	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	4413      	add	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4a19      	ldr	r2, [pc, #100]	@ (8005c58 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005bf2:	4413      	add	r3, r2
 8005bf4:	4299      	cmp	r1, r3
 8005bf6:	d129      	bne.n	8005c4c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	3304      	adds	r3, #4
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f7fe f934 	bl	8003e6a <uxListRemove>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d10a      	bne.n	8005c1e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c12:	43da      	mvns	r2, r3
 8005c14:	4b11      	ldr	r3, [pc, #68]	@ (8005c5c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4013      	ands	r3, r2
 8005c1a:	4a10      	ldr	r2, [pc, #64]	@ (8005c5c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005c1c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c22:	2201      	movs	r2, #1
 8005c24:	409a      	lsls	r2, r3
 8005c26:	4b0d      	ldr	r3, [pc, #52]	@ (8005c5c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	4a0b      	ldr	r2, [pc, #44]	@ (8005c5c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005c2e:	6013      	str	r3, [r2, #0]
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c34:	4613      	mov	r3, r2
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4413      	add	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4a06      	ldr	r2, [pc, #24]	@ (8005c58 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005c3e:	441a      	add	r2, r3
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	3304      	adds	r3, #4
 8005c44:	4619      	mov	r1, r3
 8005c46:	4610      	mov	r0, r2
 8005c48:	f7fe f8b2 	bl	8003db0 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c4c:	bf00      	nop
 8005c4e:	3720      	adds	r7, #32
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	20000458 	.word	0x20000458
 8005c58:	2000045c 	.word	0x2000045c
 8005c5c:	20000560 	.word	0x20000560

08005c60 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005c60:	b480      	push	{r7}
 8005c62:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005c64:	4b07      	ldr	r3, [pc, #28]	@ (8005c84 <pvTaskIncrementMutexHeldCount+0x24>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d004      	beq.n	8005c76 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005c6c:	4b05      	ldr	r3, [pc, #20]	@ (8005c84 <pvTaskIncrementMutexHeldCount+0x24>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005c72:	3201      	adds	r2, #1
 8005c74:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8005c76:	4b03      	ldr	r3, [pc, #12]	@ (8005c84 <pvTaskIncrementMutexHeldCount+0x24>)
 8005c78:	681b      	ldr	r3, [r3, #0]
	}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr
 8005c84:	20000458 	.word	0x20000458

08005c88 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c92:	4b29      	ldr	r3, [pc, #164]	@ (8005d38 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c98:	4b28      	ldr	r3, [pc, #160]	@ (8005d3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	3304      	adds	r3, #4
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7fe f8e3 	bl	8003e6a <uxListRemove>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d10b      	bne.n	8005cc2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005caa:	4b24      	ldr	r3, [pc, #144]	@ (8005d3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb6:	43da      	mvns	r2, r3
 8005cb8:	4b21      	ldr	r3, [pc, #132]	@ (8005d40 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	4a20      	ldr	r2, [pc, #128]	@ (8005d40 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005cc0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc8:	d10a      	bne.n	8005ce0 <prvAddCurrentTaskToDelayedList+0x58>
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d007      	beq.n	8005ce0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8005d3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	3304      	adds	r3, #4
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	481a      	ldr	r0, [pc, #104]	@ (8005d44 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005cda:	f7fe f869 	bl	8003db0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005cde:	e026      	b.n	8005d2e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ce8:	4b14      	ldr	r3, [pc, #80]	@ (8005d3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d209      	bcs.n	8005d0c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cf8:	4b13      	ldr	r3, [pc, #76]	@ (8005d48 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8005d3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3304      	adds	r3, #4
 8005d02:	4619      	mov	r1, r3
 8005d04:	4610      	mov	r0, r2
 8005d06:	f7fe f877 	bl	8003df8 <vListInsert>
}
 8005d0a:	e010      	b.n	8005d2e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005d4c <prvAddCurrentTaskToDelayedList+0xc4>)
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	4b0a      	ldr	r3, [pc, #40]	@ (8005d3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3304      	adds	r3, #4
 8005d16:	4619      	mov	r1, r3
 8005d18:	4610      	mov	r0, r2
 8005d1a:	f7fe f86d 	bl	8003df8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d50 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d202      	bcs.n	8005d2e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005d28:	4a09      	ldr	r2, [pc, #36]	@ (8005d50 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	6013      	str	r3, [r2, #0]
}
 8005d2e:	bf00      	nop
 8005d30:	3710      	adds	r7, #16
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	2000055c 	.word	0x2000055c
 8005d3c:	20000458 	.word	0x20000458
 8005d40:	20000560 	.word	0x20000560
 8005d44:	20000544 	.word	0x20000544
 8005d48:	20000514 	.word	0x20000514
 8005d4c:	20000510 	.word	0x20000510
 8005d50:	20000578 	.word	0x20000578

08005d54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	3b04      	subs	r3, #4
 8005d64:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005d6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	3b04      	subs	r3, #4
 8005d72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	f023 0201 	bic.w	r2, r3, #1
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	3b04      	subs	r3, #4
 8005d82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005d84:	4a0c      	ldr	r2, [pc, #48]	@ (8005db8 <pxPortInitialiseStack+0x64>)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	3b14      	subs	r3, #20
 8005d8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	3b04      	subs	r3, #4
 8005d9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f06f 0202 	mvn.w	r2, #2
 8005da2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	3b20      	subs	r3, #32
 8005da8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005daa:	68fb      	ldr	r3, [r7, #12]
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3714      	adds	r7, #20
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr
 8005db8:	08005dbd 	.word	0x08005dbd

08005dbc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005dc6:	4b13      	ldr	r3, [pc, #76]	@ (8005e14 <prvTaskExitError+0x58>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dce:	d00b      	beq.n	8005de8 <prvTaskExitError+0x2c>
	__asm volatile
 8005dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd4:	f383 8811 	msr	BASEPRI, r3
 8005dd8:	f3bf 8f6f 	isb	sy
 8005ddc:	f3bf 8f4f 	dsb	sy
 8005de0:	60fb      	str	r3, [r7, #12]
}
 8005de2:	bf00      	nop
 8005de4:	bf00      	nop
 8005de6:	e7fd      	b.n	8005de4 <prvTaskExitError+0x28>
	__asm volatile
 8005de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dec:	f383 8811 	msr	BASEPRI, r3
 8005df0:	f3bf 8f6f 	isb	sy
 8005df4:	f3bf 8f4f 	dsb	sy
 8005df8:	60bb      	str	r3, [r7, #8]
}
 8005dfa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005dfc:	bf00      	nop
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d0fc      	beq.n	8005dfe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005e04:	bf00      	nop
 8005e06:	bf00      	nop
 8005e08:	3714      	adds	r7, #20
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	2000000c 	.word	0x2000000c
	...

08005e20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005e20:	4b07      	ldr	r3, [pc, #28]	@ (8005e40 <pxCurrentTCBConst2>)
 8005e22:	6819      	ldr	r1, [r3, #0]
 8005e24:	6808      	ldr	r0, [r1, #0]
 8005e26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e2a:	f380 8809 	msr	PSP, r0
 8005e2e:	f3bf 8f6f 	isb	sy
 8005e32:	f04f 0000 	mov.w	r0, #0
 8005e36:	f380 8811 	msr	BASEPRI, r0
 8005e3a:	4770      	bx	lr
 8005e3c:	f3af 8000 	nop.w

08005e40 <pxCurrentTCBConst2>:
 8005e40:	20000458 	.word	0x20000458
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005e44:	bf00      	nop
 8005e46:	bf00      	nop

08005e48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005e48:	4808      	ldr	r0, [pc, #32]	@ (8005e6c <prvPortStartFirstTask+0x24>)
 8005e4a:	6800      	ldr	r0, [r0, #0]
 8005e4c:	6800      	ldr	r0, [r0, #0]
 8005e4e:	f380 8808 	msr	MSP, r0
 8005e52:	f04f 0000 	mov.w	r0, #0
 8005e56:	f380 8814 	msr	CONTROL, r0
 8005e5a:	b662      	cpsie	i
 8005e5c:	b661      	cpsie	f
 8005e5e:	f3bf 8f4f 	dsb	sy
 8005e62:	f3bf 8f6f 	isb	sy
 8005e66:	df00      	svc	0
 8005e68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005e6a:	bf00      	nop
 8005e6c:	e000ed08 	.word	0xe000ed08

08005e70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b086      	sub	sp, #24
 8005e74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005e76:	4b47      	ldr	r3, [pc, #284]	@ (8005f94 <xPortStartScheduler+0x124>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a47      	ldr	r2, [pc, #284]	@ (8005f98 <xPortStartScheduler+0x128>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d10b      	bne.n	8005e98 <xPortStartScheduler+0x28>
	__asm volatile
 8005e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e84:	f383 8811 	msr	BASEPRI, r3
 8005e88:	f3bf 8f6f 	isb	sy
 8005e8c:	f3bf 8f4f 	dsb	sy
 8005e90:	60fb      	str	r3, [r7, #12]
}
 8005e92:	bf00      	nop
 8005e94:	bf00      	nop
 8005e96:	e7fd      	b.n	8005e94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005e98:	4b3e      	ldr	r3, [pc, #248]	@ (8005f94 <xPortStartScheduler+0x124>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a3f      	ldr	r2, [pc, #252]	@ (8005f9c <xPortStartScheduler+0x12c>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d10b      	bne.n	8005eba <xPortStartScheduler+0x4a>
	__asm volatile
 8005ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	613b      	str	r3, [r7, #16]
}
 8005eb4:	bf00      	nop
 8005eb6:	bf00      	nop
 8005eb8:	e7fd      	b.n	8005eb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005eba:	4b39      	ldr	r3, [pc, #228]	@ (8005fa0 <xPortStartScheduler+0x130>)
 8005ebc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	22ff      	movs	r2, #255	@ 0xff
 8005eca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005ed4:	78fb      	ldrb	r3, [r7, #3]
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005edc:	b2da      	uxtb	r2, r3
 8005ede:	4b31      	ldr	r3, [pc, #196]	@ (8005fa4 <xPortStartScheduler+0x134>)
 8005ee0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ee2:	4b31      	ldr	r3, [pc, #196]	@ (8005fa8 <xPortStartScheduler+0x138>)
 8005ee4:	2207      	movs	r2, #7
 8005ee6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ee8:	e009      	b.n	8005efe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005eea:	4b2f      	ldr	r3, [pc, #188]	@ (8005fa8 <xPortStartScheduler+0x138>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	4a2d      	ldr	r2, [pc, #180]	@ (8005fa8 <xPortStartScheduler+0x138>)
 8005ef2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005ef4:	78fb      	ldrb	r3, [r7, #3]
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	005b      	lsls	r3, r3, #1
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005efe:	78fb      	ldrb	r3, [r7, #3]
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f06:	2b80      	cmp	r3, #128	@ 0x80
 8005f08:	d0ef      	beq.n	8005eea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005f0a:	4b27      	ldr	r3, [pc, #156]	@ (8005fa8 <xPortStartScheduler+0x138>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f1c3 0307 	rsb	r3, r3, #7
 8005f12:	2b04      	cmp	r3, #4
 8005f14:	d00b      	beq.n	8005f2e <xPortStartScheduler+0xbe>
	__asm volatile
 8005f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f1a:	f383 8811 	msr	BASEPRI, r3
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f3bf 8f4f 	dsb	sy
 8005f26:	60bb      	str	r3, [r7, #8]
}
 8005f28:	bf00      	nop
 8005f2a:	bf00      	nop
 8005f2c:	e7fd      	b.n	8005f2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8005fa8 <xPortStartScheduler+0x138>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	021b      	lsls	r3, r3, #8
 8005f34:	4a1c      	ldr	r2, [pc, #112]	@ (8005fa8 <xPortStartScheduler+0x138>)
 8005f36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005f38:	4b1b      	ldr	r3, [pc, #108]	@ (8005fa8 <xPortStartScheduler+0x138>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f40:	4a19      	ldr	r2, [pc, #100]	@ (8005fa8 <xPortStartScheduler+0x138>)
 8005f42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	b2da      	uxtb	r2, r3
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005f4c:	4b17      	ldr	r3, [pc, #92]	@ (8005fac <xPortStartScheduler+0x13c>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a16      	ldr	r2, [pc, #88]	@ (8005fac <xPortStartScheduler+0x13c>)
 8005f52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005f56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005f58:	4b14      	ldr	r3, [pc, #80]	@ (8005fac <xPortStartScheduler+0x13c>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a13      	ldr	r2, [pc, #76]	@ (8005fac <xPortStartScheduler+0x13c>)
 8005f5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005f62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005f64:	f000 f8da 	bl	800611c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005f68:	4b11      	ldr	r3, [pc, #68]	@ (8005fb0 <xPortStartScheduler+0x140>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005f6e:	f000 f8f9 	bl	8006164 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005f72:	4b10      	ldr	r3, [pc, #64]	@ (8005fb4 <xPortStartScheduler+0x144>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a0f      	ldr	r2, [pc, #60]	@ (8005fb4 <xPortStartScheduler+0x144>)
 8005f78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005f7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005f7e:	f7ff ff63 	bl	8005e48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005f82:	f7ff f981 	bl	8005288 <vTaskSwitchContext>
	prvTaskExitError();
 8005f86:	f7ff ff19 	bl	8005dbc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3718      	adds	r7, #24
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	e000ed00 	.word	0xe000ed00
 8005f98:	410fc271 	.word	0x410fc271
 8005f9c:	410fc270 	.word	0x410fc270
 8005fa0:	e000e400 	.word	0xe000e400
 8005fa4:	2000058c 	.word	0x2000058c
 8005fa8:	20000590 	.word	0x20000590
 8005fac:	e000ed20 	.word	0xe000ed20
 8005fb0:	2000000c 	.word	0x2000000c
 8005fb4:	e000ef34 	.word	0xe000ef34

08005fb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8005fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc2:	f383 8811 	msr	BASEPRI, r3
 8005fc6:	f3bf 8f6f 	isb	sy
 8005fca:	f3bf 8f4f 	dsb	sy
 8005fce:	607b      	str	r3, [r7, #4]
}
 8005fd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005fd2:	4b10      	ldr	r3, [pc, #64]	@ (8006014 <vPortEnterCritical+0x5c>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	4a0e      	ldr	r2, [pc, #56]	@ (8006014 <vPortEnterCritical+0x5c>)
 8005fda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8006014 <vPortEnterCritical+0x5c>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d110      	bne.n	8006006 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8006018 <vPortEnterCritical+0x60>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00b      	beq.n	8006006 <vPortEnterCritical+0x4e>
	__asm volatile
 8005fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff2:	f383 8811 	msr	BASEPRI, r3
 8005ff6:	f3bf 8f6f 	isb	sy
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	603b      	str	r3, [r7, #0]
}
 8006000:	bf00      	nop
 8006002:	bf00      	nop
 8006004:	e7fd      	b.n	8006002 <vPortEnterCritical+0x4a>
	}
}
 8006006:	bf00      	nop
 8006008:	370c      	adds	r7, #12
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	2000000c 	.word	0x2000000c
 8006018:	e000ed04 	.word	0xe000ed04

0800601c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006022:	4b12      	ldr	r3, [pc, #72]	@ (800606c <vPortExitCritical+0x50>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d10b      	bne.n	8006042 <vPortExitCritical+0x26>
	__asm volatile
 800602a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602e:	f383 8811 	msr	BASEPRI, r3
 8006032:	f3bf 8f6f 	isb	sy
 8006036:	f3bf 8f4f 	dsb	sy
 800603a:	607b      	str	r3, [r7, #4]
}
 800603c:	bf00      	nop
 800603e:	bf00      	nop
 8006040:	e7fd      	b.n	800603e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006042:	4b0a      	ldr	r3, [pc, #40]	@ (800606c <vPortExitCritical+0x50>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	3b01      	subs	r3, #1
 8006048:	4a08      	ldr	r2, [pc, #32]	@ (800606c <vPortExitCritical+0x50>)
 800604a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800604c:	4b07      	ldr	r3, [pc, #28]	@ (800606c <vPortExitCritical+0x50>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d105      	bne.n	8006060 <vPortExitCritical+0x44>
 8006054:	2300      	movs	r3, #0
 8006056:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800605e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	2000000c 	.word	0x2000000c

08006070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006070:	f3ef 8009 	mrs	r0, PSP
 8006074:	f3bf 8f6f 	isb	sy
 8006078:	4b15      	ldr	r3, [pc, #84]	@ (80060d0 <pxCurrentTCBConst>)
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	f01e 0f10 	tst.w	lr, #16
 8006080:	bf08      	it	eq
 8006082:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006086:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800608a:	6010      	str	r0, [r2, #0]
 800608c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006090:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006094:	f380 8811 	msr	BASEPRI, r0
 8006098:	f3bf 8f4f 	dsb	sy
 800609c:	f3bf 8f6f 	isb	sy
 80060a0:	f7ff f8f2 	bl	8005288 <vTaskSwitchContext>
 80060a4:	f04f 0000 	mov.w	r0, #0
 80060a8:	f380 8811 	msr	BASEPRI, r0
 80060ac:	bc09      	pop	{r0, r3}
 80060ae:	6819      	ldr	r1, [r3, #0]
 80060b0:	6808      	ldr	r0, [r1, #0]
 80060b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060b6:	f01e 0f10 	tst.w	lr, #16
 80060ba:	bf08      	it	eq
 80060bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80060c0:	f380 8809 	msr	PSP, r0
 80060c4:	f3bf 8f6f 	isb	sy
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	f3af 8000 	nop.w

080060d0 <pxCurrentTCBConst>:
 80060d0:	20000458 	.word	0x20000458
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80060d4:	bf00      	nop
 80060d6:	bf00      	nop

080060d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
	__asm volatile
 80060de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e2:	f383 8811 	msr	BASEPRI, r3
 80060e6:	f3bf 8f6f 	isb	sy
 80060ea:	f3bf 8f4f 	dsb	sy
 80060ee:	607b      	str	r3, [r7, #4]
}
 80060f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80060f2:	f7ff f80f 	bl	8005114 <xTaskIncrementTick>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d003      	beq.n	8006104 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80060fc:	4b06      	ldr	r3, [pc, #24]	@ (8006118 <SysTick_Handler+0x40>)
 80060fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006102:	601a      	str	r2, [r3, #0]
 8006104:	2300      	movs	r3, #0
 8006106:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	f383 8811 	msr	BASEPRI, r3
}
 800610e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006110:	bf00      	nop
 8006112:	3708      	adds	r7, #8
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	e000ed04 	.word	0xe000ed04

0800611c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800611c:	b480      	push	{r7}
 800611e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006120:	4b0b      	ldr	r3, [pc, #44]	@ (8006150 <vPortSetupTimerInterrupt+0x34>)
 8006122:	2200      	movs	r2, #0
 8006124:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006126:	4b0b      	ldr	r3, [pc, #44]	@ (8006154 <vPortSetupTimerInterrupt+0x38>)
 8006128:	2200      	movs	r2, #0
 800612a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800612c:	4b0a      	ldr	r3, [pc, #40]	@ (8006158 <vPortSetupTimerInterrupt+0x3c>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a0a      	ldr	r2, [pc, #40]	@ (800615c <vPortSetupTimerInterrupt+0x40>)
 8006132:	fba2 2303 	umull	r2, r3, r2, r3
 8006136:	099b      	lsrs	r3, r3, #6
 8006138:	4a09      	ldr	r2, [pc, #36]	@ (8006160 <vPortSetupTimerInterrupt+0x44>)
 800613a:	3b01      	subs	r3, #1
 800613c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800613e:	4b04      	ldr	r3, [pc, #16]	@ (8006150 <vPortSetupTimerInterrupt+0x34>)
 8006140:	2207      	movs	r2, #7
 8006142:	601a      	str	r2, [r3, #0]
}
 8006144:	bf00      	nop
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	e000e010 	.word	0xe000e010
 8006154:	e000e018 	.word	0xe000e018
 8006158:	20000000 	.word	0x20000000
 800615c:	10624dd3 	.word	0x10624dd3
 8006160:	e000e014 	.word	0xe000e014

08006164 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006164:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006174 <vPortEnableVFP+0x10>
 8006168:	6801      	ldr	r1, [r0, #0]
 800616a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800616e:	6001      	str	r1, [r0, #0]
 8006170:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006172:	bf00      	nop
 8006174:	e000ed88 	.word	0xe000ed88

08006178 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b08a      	sub	sp, #40	@ 0x28
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006180:	2300      	movs	r3, #0
 8006182:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006184:	f7fe fe7e 	bl	8004e84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006188:	4b5c      	ldr	r3, [pc, #368]	@ (80062fc <pvPortMalloc+0x184>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006190:	f000 f930 	bl	80063f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006194:	4b5a      	ldr	r3, [pc, #360]	@ (8006300 <pvPortMalloc+0x188>)
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4013      	ands	r3, r2
 800619c:	2b00      	cmp	r3, #0
 800619e:	f040 8095 	bne.w	80062cc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d01e      	beq.n	80061e6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80061a8:	2208      	movs	r2, #8
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4413      	add	r3, r2
 80061ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f003 0307 	and.w	r3, r3, #7
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d015      	beq.n	80061e6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f023 0307 	bic.w	r3, r3, #7
 80061c0:	3308      	adds	r3, #8
 80061c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f003 0307 	and.w	r3, r3, #7
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00b      	beq.n	80061e6 <pvPortMalloc+0x6e>
	__asm volatile
 80061ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d2:	f383 8811 	msr	BASEPRI, r3
 80061d6:	f3bf 8f6f 	isb	sy
 80061da:	f3bf 8f4f 	dsb	sy
 80061de:	617b      	str	r3, [r7, #20]
}
 80061e0:	bf00      	nop
 80061e2:	bf00      	nop
 80061e4:	e7fd      	b.n	80061e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d06f      	beq.n	80062cc <pvPortMalloc+0x154>
 80061ec:	4b45      	ldr	r3, [pc, #276]	@ (8006304 <pvPortMalloc+0x18c>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d86a      	bhi.n	80062cc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80061f6:	4b44      	ldr	r3, [pc, #272]	@ (8006308 <pvPortMalloc+0x190>)
 80061f8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80061fa:	4b43      	ldr	r3, [pc, #268]	@ (8006308 <pvPortMalloc+0x190>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006200:	e004      	b.n	800620c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006204:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800620c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	429a      	cmp	r2, r3
 8006214:	d903      	bls.n	800621e <pvPortMalloc+0xa6>
 8006216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1f1      	bne.n	8006202 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800621e:	4b37      	ldr	r3, [pc, #220]	@ (80062fc <pvPortMalloc+0x184>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006224:	429a      	cmp	r2, r3
 8006226:	d051      	beq.n	80062cc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006228:	6a3b      	ldr	r3, [r7, #32]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2208      	movs	r2, #8
 800622e:	4413      	add	r3, r2
 8006230:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	6a3b      	ldr	r3, [r7, #32]
 8006238:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800623a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	1ad2      	subs	r2, r2, r3
 8006242:	2308      	movs	r3, #8
 8006244:	005b      	lsls	r3, r3, #1
 8006246:	429a      	cmp	r2, r3
 8006248:	d920      	bls.n	800628c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800624a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	4413      	add	r3, r2
 8006250:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	f003 0307 	and.w	r3, r3, #7
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00b      	beq.n	8006274 <pvPortMalloc+0xfc>
	__asm volatile
 800625c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006260:	f383 8811 	msr	BASEPRI, r3
 8006264:	f3bf 8f6f 	isb	sy
 8006268:	f3bf 8f4f 	dsb	sy
 800626c:	613b      	str	r3, [r7, #16]
}
 800626e:	bf00      	nop
 8006270:	bf00      	nop
 8006272:	e7fd      	b.n	8006270 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	1ad2      	subs	r2, r2, r3
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006286:	69b8      	ldr	r0, [r7, #24]
 8006288:	f000 f916 	bl	80064b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800628c:	4b1d      	ldr	r3, [pc, #116]	@ (8006304 <pvPortMalloc+0x18c>)
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	4a1b      	ldr	r2, [pc, #108]	@ (8006304 <pvPortMalloc+0x18c>)
 8006298:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800629a:	4b1a      	ldr	r3, [pc, #104]	@ (8006304 <pvPortMalloc+0x18c>)
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	4b1b      	ldr	r3, [pc, #108]	@ (800630c <pvPortMalloc+0x194>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d203      	bcs.n	80062ae <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80062a6:	4b17      	ldr	r3, [pc, #92]	@ (8006304 <pvPortMalloc+0x18c>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a18      	ldr	r2, [pc, #96]	@ (800630c <pvPortMalloc+0x194>)
 80062ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80062ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b0:	685a      	ldr	r2, [r3, #4]
 80062b2:	4b13      	ldr	r3, [pc, #76]	@ (8006300 <pvPortMalloc+0x188>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	431a      	orrs	r2, r3
 80062b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80062bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062be:	2200      	movs	r2, #0
 80062c0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80062c2:	4b13      	ldr	r3, [pc, #76]	@ (8006310 <pvPortMalloc+0x198>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	3301      	adds	r3, #1
 80062c8:	4a11      	ldr	r2, [pc, #68]	@ (8006310 <pvPortMalloc+0x198>)
 80062ca:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80062cc:	f7fe fde8 	bl	8004ea0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	f003 0307 	and.w	r3, r3, #7
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00b      	beq.n	80062f2 <pvPortMalloc+0x17a>
	__asm volatile
 80062da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062de:	f383 8811 	msr	BASEPRI, r3
 80062e2:	f3bf 8f6f 	isb	sy
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	60fb      	str	r3, [r7, #12]
}
 80062ec:	bf00      	nop
 80062ee:	bf00      	nop
 80062f0:	e7fd      	b.n	80062ee <pvPortMalloc+0x176>
	return pvReturn;
 80062f2:	69fb      	ldr	r3, [r7, #28]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3728      	adds	r7, #40	@ 0x28
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	2001059c 	.word	0x2001059c
 8006300:	200105b0 	.word	0x200105b0
 8006304:	200105a0 	.word	0x200105a0
 8006308:	20010594 	.word	0x20010594
 800630c:	200105a4 	.word	0x200105a4
 8006310:	200105a8 	.word	0x200105a8

08006314 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b086      	sub	sp, #24
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d04f      	beq.n	80063c6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006326:	2308      	movs	r3, #8
 8006328:	425b      	negs	r3, r3
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	4413      	add	r3, r2
 800632e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	685a      	ldr	r2, [r3, #4]
 8006338:	4b25      	ldr	r3, [pc, #148]	@ (80063d0 <vPortFree+0xbc>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4013      	ands	r3, r2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10b      	bne.n	800635a <vPortFree+0x46>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	60fb      	str	r3, [r7, #12]
}
 8006354:	bf00      	nop
 8006356:	bf00      	nop
 8006358:	e7fd      	b.n	8006356 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d00b      	beq.n	800637a <vPortFree+0x66>
	__asm volatile
 8006362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006366:	f383 8811 	msr	BASEPRI, r3
 800636a:	f3bf 8f6f 	isb	sy
 800636e:	f3bf 8f4f 	dsb	sy
 8006372:	60bb      	str	r3, [r7, #8]
}
 8006374:	bf00      	nop
 8006376:	bf00      	nop
 8006378:	e7fd      	b.n	8006376 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	685a      	ldr	r2, [r3, #4]
 800637e:	4b14      	ldr	r3, [pc, #80]	@ (80063d0 <vPortFree+0xbc>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4013      	ands	r3, r2
 8006384:	2b00      	cmp	r3, #0
 8006386:	d01e      	beq.n	80063c6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d11a      	bne.n	80063c6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	4b0e      	ldr	r3, [pc, #56]	@ (80063d0 <vPortFree+0xbc>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	43db      	mvns	r3, r3
 800639a:	401a      	ands	r2, r3
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80063a0:	f7fe fd70 	bl	8004e84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	4b0a      	ldr	r3, [pc, #40]	@ (80063d4 <vPortFree+0xc0>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4413      	add	r3, r2
 80063ae:	4a09      	ldr	r2, [pc, #36]	@ (80063d4 <vPortFree+0xc0>)
 80063b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80063b2:	6938      	ldr	r0, [r7, #16]
 80063b4:	f000 f880 	bl	80064b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80063b8:	4b07      	ldr	r3, [pc, #28]	@ (80063d8 <vPortFree+0xc4>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	3301      	adds	r3, #1
 80063be:	4a06      	ldr	r2, [pc, #24]	@ (80063d8 <vPortFree+0xc4>)
 80063c0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80063c2:	f7fe fd6d 	bl	8004ea0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80063c6:	bf00      	nop
 80063c8:	3718      	adds	r7, #24
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	200105b0 	.word	0x200105b0
 80063d4:	200105a0 	.word	0x200105a0
 80063d8:	200105ac 	.word	0x200105ac

080063dc <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 80063e0:	4b03      	ldr	r3, [pc, #12]	@ (80063f0 <xPortGetFreeHeapSize+0x14>)
 80063e2:	681b      	ldr	r3, [r3, #0]
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	200105a0 	.word	0x200105a0

080063f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80063f4:	b480      	push	{r7}
 80063f6:	b085      	sub	sp, #20
 80063f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80063fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80063fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006400:	4b27      	ldr	r3, [pc, #156]	@ (80064a0 <prvHeapInit+0xac>)
 8006402:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f003 0307 	and.w	r3, r3, #7
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00c      	beq.n	8006428 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	3307      	adds	r3, #7
 8006412:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f023 0307 	bic.w	r3, r3, #7
 800641a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800641c:	68ba      	ldr	r2, [r7, #8]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	4a1f      	ldr	r2, [pc, #124]	@ (80064a0 <prvHeapInit+0xac>)
 8006424:	4413      	add	r3, r2
 8006426:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800642c:	4a1d      	ldr	r2, [pc, #116]	@ (80064a4 <prvHeapInit+0xb0>)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006432:	4b1c      	ldr	r3, [pc, #112]	@ (80064a4 <prvHeapInit+0xb0>)
 8006434:	2200      	movs	r2, #0
 8006436:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	4413      	add	r3, r2
 800643e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006440:	2208      	movs	r2, #8
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	1a9b      	subs	r3, r3, r2
 8006446:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f023 0307 	bic.w	r3, r3, #7
 800644e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	4a15      	ldr	r2, [pc, #84]	@ (80064a8 <prvHeapInit+0xb4>)
 8006454:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006456:	4b14      	ldr	r3, [pc, #80]	@ (80064a8 <prvHeapInit+0xb4>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2200      	movs	r2, #0
 800645c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800645e:	4b12      	ldr	r3, [pc, #72]	@ (80064a8 <prvHeapInit+0xb4>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2200      	movs	r2, #0
 8006464:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	1ad2      	subs	r2, r2, r3
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006474:	4b0c      	ldr	r3, [pc, #48]	@ (80064a8 <prvHeapInit+0xb4>)
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	4a0a      	ldr	r2, [pc, #40]	@ (80064ac <prvHeapInit+0xb8>)
 8006482:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	4a09      	ldr	r2, [pc, #36]	@ (80064b0 <prvHeapInit+0xbc>)
 800648a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800648c:	4b09      	ldr	r3, [pc, #36]	@ (80064b4 <prvHeapInit+0xc0>)
 800648e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006492:	601a      	str	r2, [r3, #0]
}
 8006494:	bf00      	nop
 8006496:	3714      	adds	r7, #20
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	20000594 	.word	0x20000594
 80064a4:	20010594 	.word	0x20010594
 80064a8:	2001059c 	.word	0x2001059c
 80064ac:	200105a4 	.word	0x200105a4
 80064b0:	200105a0 	.word	0x200105a0
 80064b4:	200105b0 	.word	0x200105b0

080064b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80064b8:	b480      	push	{r7}
 80064ba:	b085      	sub	sp, #20
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80064c0:	4b28      	ldr	r3, [pc, #160]	@ (8006564 <prvInsertBlockIntoFreeList+0xac>)
 80064c2:	60fb      	str	r3, [r7, #12]
 80064c4:	e002      	b.n	80064cc <prvInsertBlockIntoFreeList+0x14>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60fb      	str	r3, [r7, #12]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d8f7      	bhi.n	80064c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	4413      	add	r3, r2
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d108      	bne.n	80064fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	441a      	add	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	68ba      	ldr	r2, [r7, #8]
 8006504:	441a      	add	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	429a      	cmp	r2, r3
 800650c:	d118      	bne.n	8006540 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	4b15      	ldr	r3, [pc, #84]	@ (8006568 <prvInsertBlockIntoFreeList+0xb0>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	429a      	cmp	r2, r3
 8006518:	d00d      	beq.n	8006536 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	685a      	ldr	r2, [r3, #4]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	441a      	add	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	601a      	str	r2, [r3, #0]
 8006534:	e008      	b.n	8006548 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006536:	4b0c      	ldr	r3, [pc, #48]	@ (8006568 <prvInsertBlockIntoFreeList+0xb0>)
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	601a      	str	r2, [r3, #0]
 800653e:	e003      	b.n	8006548 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	429a      	cmp	r2, r3
 800654e:	d002      	beq.n	8006556 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006556:	bf00      	nop
 8006558:	3714      	adds	r7, #20
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	20010594 	.word	0x20010594
 8006568:	2001059c 	.word	0x2001059c

0800656c <malloc>:
 800656c:	4b02      	ldr	r3, [pc, #8]	@ (8006578 <malloc+0xc>)
 800656e:	4601      	mov	r1, r0
 8006570:	6818      	ldr	r0, [r3, #0]
 8006572:	f000 b82d 	b.w	80065d0 <_malloc_r>
 8006576:	bf00      	nop
 8006578:	2000001c 	.word	0x2000001c

0800657c <free>:
 800657c:	4b02      	ldr	r3, [pc, #8]	@ (8006588 <free+0xc>)
 800657e:	4601      	mov	r1, r0
 8006580:	6818      	ldr	r0, [r3, #0]
 8006582:	f000 bc15 	b.w	8006db0 <_free_r>
 8006586:	bf00      	nop
 8006588:	2000001c 	.word	0x2000001c

0800658c <sbrk_aligned>:
 800658c:	b570      	push	{r4, r5, r6, lr}
 800658e:	4e0f      	ldr	r6, [pc, #60]	@ (80065cc <sbrk_aligned+0x40>)
 8006590:	460c      	mov	r4, r1
 8006592:	6831      	ldr	r1, [r6, #0]
 8006594:	4605      	mov	r5, r0
 8006596:	b911      	cbnz	r1, 800659e <sbrk_aligned+0x12>
 8006598:	f000 fbac 	bl	8006cf4 <_sbrk_r>
 800659c:	6030      	str	r0, [r6, #0]
 800659e:	4621      	mov	r1, r4
 80065a0:	4628      	mov	r0, r5
 80065a2:	f000 fba7 	bl	8006cf4 <_sbrk_r>
 80065a6:	1c43      	adds	r3, r0, #1
 80065a8:	d103      	bne.n	80065b2 <sbrk_aligned+0x26>
 80065aa:	f04f 34ff 	mov.w	r4, #4294967295
 80065ae:	4620      	mov	r0, r4
 80065b0:	bd70      	pop	{r4, r5, r6, pc}
 80065b2:	1cc4      	adds	r4, r0, #3
 80065b4:	f024 0403 	bic.w	r4, r4, #3
 80065b8:	42a0      	cmp	r0, r4
 80065ba:	d0f8      	beq.n	80065ae <sbrk_aligned+0x22>
 80065bc:	1a21      	subs	r1, r4, r0
 80065be:	4628      	mov	r0, r5
 80065c0:	f000 fb98 	bl	8006cf4 <_sbrk_r>
 80065c4:	3001      	adds	r0, #1
 80065c6:	d1f2      	bne.n	80065ae <sbrk_aligned+0x22>
 80065c8:	e7ef      	b.n	80065aa <sbrk_aligned+0x1e>
 80065ca:	bf00      	nop
 80065cc:	200105b4 	.word	0x200105b4

080065d0 <_malloc_r>:
 80065d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065d4:	1ccd      	adds	r5, r1, #3
 80065d6:	f025 0503 	bic.w	r5, r5, #3
 80065da:	3508      	adds	r5, #8
 80065dc:	2d0c      	cmp	r5, #12
 80065de:	bf38      	it	cc
 80065e0:	250c      	movcc	r5, #12
 80065e2:	2d00      	cmp	r5, #0
 80065e4:	4606      	mov	r6, r0
 80065e6:	db01      	blt.n	80065ec <_malloc_r+0x1c>
 80065e8:	42a9      	cmp	r1, r5
 80065ea:	d904      	bls.n	80065f6 <_malloc_r+0x26>
 80065ec:	230c      	movs	r3, #12
 80065ee:	6033      	str	r3, [r6, #0]
 80065f0:	2000      	movs	r0, #0
 80065f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066cc <_malloc_r+0xfc>
 80065fa:	f000 f869 	bl	80066d0 <__malloc_lock>
 80065fe:	f8d8 3000 	ldr.w	r3, [r8]
 8006602:	461c      	mov	r4, r3
 8006604:	bb44      	cbnz	r4, 8006658 <_malloc_r+0x88>
 8006606:	4629      	mov	r1, r5
 8006608:	4630      	mov	r0, r6
 800660a:	f7ff ffbf 	bl	800658c <sbrk_aligned>
 800660e:	1c43      	adds	r3, r0, #1
 8006610:	4604      	mov	r4, r0
 8006612:	d158      	bne.n	80066c6 <_malloc_r+0xf6>
 8006614:	f8d8 4000 	ldr.w	r4, [r8]
 8006618:	4627      	mov	r7, r4
 800661a:	2f00      	cmp	r7, #0
 800661c:	d143      	bne.n	80066a6 <_malloc_r+0xd6>
 800661e:	2c00      	cmp	r4, #0
 8006620:	d04b      	beq.n	80066ba <_malloc_r+0xea>
 8006622:	6823      	ldr	r3, [r4, #0]
 8006624:	4639      	mov	r1, r7
 8006626:	4630      	mov	r0, r6
 8006628:	eb04 0903 	add.w	r9, r4, r3
 800662c:	f000 fb62 	bl	8006cf4 <_sbrk_r>
 8006630:	4581      	cmp	r9, r0
 8006632:	d142      	bne.n	80066ba <_malloc_r+0xea>
 8006634:	6821      	ldr	r1, [r4, #0]
 8006636:	1a6d      	subs	r5, r5, r1
 8006638:	4629      	mov	r1, r5
 800663a:	4630      	mov	r0, r6
 800663c:	f7ff ffa6 	bl	800658c <sbrk_aligned>
 8006640:	3001      	adds	r0, #1
 8006642:	d03a      	beq.n	80066ba <_malloc_r+0xea>
 8006644:	6823      	ldr	r3, [r4, #0]
 8006646:	442b      	add	r3, r5
 8006648:	6023      	str	r3, [r4, #0]
 800664a:	f8d8 3000 	ldr.w	r3, [r8]
 800664e:	685a      	ldr	r2, [r3, #4]
 8006650:	bb62      	cbnz	r2, 80066ac <_malloc_r+0xdc>
 8006652:	f8c8 7000 	str.w	r7, [r8]
 8006656:	e00f      	b.n	8006678 <_malloc_r+0xa8>
 8006658:	6822      	ldr	r2, [r4, #0]
 800665a:	1b52      	subs	r2, r2, r5
 800665c:	d420      	bmi.n	80066a0 <_malloc_r+0xd0>
 800665e:	2a0b      	cmp	r2, #11
 8006660:	d917      	bls.n	8006692 <_malloc_r+0xc2>
 8006662:	1961      	adds	r1, r4, r5
 8006664:	42a3      	cmp	r3, r4
 8006666:	6025      	str	r5, [r4, #0]
 8006668:	bf18      	it	ne
 800666a:	6059      	strne	r1, [r3, #4]
 800666c:	6863      	ldr	r3, [r4, #4]
 800666e:	bf08      	it	eq
 8006670:	f8c8 1000 	streq.w	r1, [r8]
 8006674:	5162      	str	r2, [r4, r5]
 8006676:	604b      	str	r3, [r1, #4]
 8006678:	4630      	mov	r0, r6
 800667a:	f000 f82f 	bl	80066dc <__malloc_unlock>
 800667e:	f104 000b 	add.w	r0, r4, #11
 8006682:	1d23      	adds	r3, r4, #4
 8006684:	f020 0007 	bic.w	r0, r0, #7
 8006688:	1ac2      	subs	r2, r0, r3
 800668a:	bf1c      	itt	ne
 800668c:	1a1b      	subne	r3, r3, r0
 800668e:	50a3      	strne	r3, [r4, r2]
 8006690:	e7af      	b.n	80065f2 <_malloc_r+0x22>
 8006692:	6862      	ldr	r2, [r4, #4]
 8006694:	42a3      	cmp	r3, r4
 8006696:	bf0c      	ite	eq
 8006698:	f8c8 2000 	streq.w	r2, [r8]
 800669c:	605a      	strne	r2, [r3, #4]
 800669e:	e7eb      	b.n	8006678 <_malloc_r+0xa8>
 80066a0:	4623      	mov	r3, r4
 80066a2:	6864      	ldr	r4, [r4, #4]
 80066a4:	e7ae      	b.n	8006604 <_malloc_r+0x34>
 80066a6:	463c      	mov	r4, r7
 80066a8:	687f      	ldr	r7, [r7, #4]
 80066aa:	e7b6      	b.n	800661a <_malloc_r+0x4a>
 80066ac:	461a      	mov	r2, r3
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	42a3      	cmp	r3, r4
 80066b2:	d1fb      	bne.n	80066ac <_malloc_r+0xdc>
 80066b4:	2300      	movs	r3, #0
 80066b6:	6053      	str	r3, [r2, #4]
 80066b8:	e7de      	b.n	8006678 <_malloc_r+0xa8>
 80066ba:	230c      	movs	r3, #12
 80066bc:	6033      	str	r3, [r6, #0]
 80066be:	4630      	mov	r0, r6
 80066c0:	f000 f80c 	bl	80066dc <__malloc_unlock>
 80066c4:	e794      	b.n	80065f0 <_malloc_r+0x20>
 80066c6:	6005      	str	r5, [r0, #0]
 80066c8:	e7d6      	b.n	8006678 <_malloc_r+0xa8>
 80066ca:	bf00      	nop
 80066cc:	200105b8 	.word	0x200105b8

080066d0 <__malloc_lock>:
 80066d0:	4801      	ldr	r0, [pc, #4]	@ (80066d8 <__malloc_lock+0x8>)
 80066d2:	f000 bb5c 	b.w	8006d8e <__retarget_lock_acquire_recursive>
 80066d6:	bf00      	nop
 80066d8:	200106fc 	.word	0x200106fc

080066dc <__malloc_unlock>:
 80066dc:	4801      	ldr	r0, [pc, #4]	@ (80066e4 <__malloc_unlock+0x8>)
 80066de:	f000 bb57 	b.w	8006d90 <__retarget_lock_release_recursive>
 80066e2:	bf00      	nop
 80066e4:	200106fc 	.word	0x200106fc

080066e8 <std>:
 80066e8:	2300      	movs	r3, #0
 80066ea:	b510      	push	{r4, lr}
 80066ec:	4604      	mov	r4, r0
 80066ee:	e9c0 3300 	strd	r3, r3, [r0]
 80066f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066f6:	6083      	str	r3, [r0, #8]
 80066f8:	8181      	strh	r1, [r0, #12]
 80066fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80066fc:	81c2      	strh	r2, [r0, #14]
 80066fe:	6183      	str	r3, [r0, #24]
 8006700:	4619      	mov	r1, r3
 8006702:	2208      	movs	r2, #8
 8006704:	305c      	adds	r0, #92	@ 0x5c
 8006706:	f000 fa3f 	bl	8006b88 <memset>
 800670a:	4b0d      	ldr	r3, [pc, #52]	@ (8006740 <std+0x58>)
 800670c:	6263      	str	r3, [r4, #36]	@ 0x24
 800670e:	4b0d      	ldr	r3, [pc, #52]	@ (8006744 <std+0x5c>)
 8006710:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006712:	4b0d      	ldr	r3, [pc, #52]	@ (8006748 <std+0x60>)
 8006714:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006716:	4b0d      	ldr	r3, [pc, #52]	@ (800674c <std+0x64>)
 8006718:	6323      	str	r3, [r4, #48]	@ 0x30
 800671a:	4b0d      	ldr	r3, [pc, #52]	@ (8006750 <std+0x68>)
 800671c:	6224      	str	r4, [r4, #32]
 800671e:	429c      	cmp	r4, r3
 8006720:	d006      	beq.n	8006730 <std+0x48>
 8006722:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006726:	4294      	cmp	r4, r2
 8006728:	d002      	beq.n	8006730 <std+0x48>
 800672a:	33d0      	adds	r3, #208	@ 0xd0
 800672c:	429c      	cmp	r4, r3
 800672e:	d105      	bne.n	800673c <std+0x54>
 8006730:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006738:	f000 bb28 	b.w	8006d8c <__retarget_lock_init_recursive>
 800673c:	bd10      	pop	{r4, pc}
 800673e:	bf00      	nop
 8006740:	080069d9 	.word	0x080069d9
 8006744:	080069fb 	.word	0x080069fb
 8006748:	08006a33 	.word	0x08006a33
 800674c:	08006a57 	.word	0x08006a57
 8006750:	200105bc 	.word	0x200105bc

08006754 <stdio_exit_handler>:
 8006754:	4a02      	ldr	r2, [pc, #8]	@ (8006760 <stdio_exit_handler+0xc>)
 8006756:	4903      	ldr	r1, [pc, #12]	@ (8006764 <stdio_exit_handler+0x10>)
 8006758:	4803      	ldr	r0, [pc, #12]	@ (8006768 <stdio_exit_handler+0x14>)
 800675a:	f000 b869 	b.w	8006830 <_fwalk_sglue>
 800675e:	bf00      	nop
 8006760:	20000010 	.word	0x20000010
 8006764:	08007515 	.word	0x08007515
 8006768:	20000020 	.word	0x20000020

0800676c <cleanup_stdio>:
 800676c:	6841      	ldr	r1, [r0, #4]
 800676e:	4b0c      	ldr	r3, [pc, #48]	@ (80067a0 <cleanup_stdio+0x34>)
 8006770:	4299      	cmp	r1, r3
 8006772:	b510      	push	{r4, lr}
 8006774:	4604      	mov	r4, r0
 8006776:	d001      	beq.n	800677c <cleanup_stdio+0x10>
 8006778:	f000 fecc 	bl	8007514 <_fflush_r>
 800677c:	68a1      	ldr	r1, [r4, #8]
 800677e:	4b09      	ldr	r3, [pc, #36]	@ (80067a4 <cleanup_stdio+0x38>)
 8006780:	4299      	cmp	r1, r3
 8006782:	d002      	beq.n	800678a <cleanup_stdio+0x1e>
 8006784:	4620      	mov	r0, r4
 8006786:	f000 fec5 	bl	8007514 <_fflush_r>
 800678a:	68e1      	ldr	r1, [r4, #12]
 800678c:	4b06      	ldr	r3, [pc, #24]	@ (80067a8 <cleanup_stdio+0x3c>)
 800678e:	4299      	cmp	r1, r3
 8006790:	d004      	beq.n	800679c <cleanup_stdio+0x30>
 8006792:	4620      	mov	r0, r4
 8006794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006798:	f000 bebc 	b.w	8007514 <_fflush_r>
 800679c:	bd10      	pop	{r4, pc}
 800679e:	bf00      	nop
 80067a0:	200105bc 	.word	0x200105bc
 80067a4:	20010624 	.word	0x20010624
 80067a8:	2001068c 	.word	0x2001068c

080067ac <global_stdio_init.part.0>:
 80067ac:	b510      	push	{r4, lr}
 80067ae:	4b0b      	ldr	r3, [pc, #44]	@ (80067dc <global_stdio_init.part.0+0x30>)
 80067b0:	4c0b      	ldr	r4, [pc, #44]	@ (80067e0 <global_stdio_init.part.0+0x34>)
 80067b2:	4a0c      	ldr	r2, [pc, #48]	@ (80067e4 <global_stdio_init.part.0+0x38>)
 80067b4:	601a      	str	r2, [r3, #0]
 80067b6:	4620      	mov	r0, r4
 80067b8:	2200      	movs	r2, #0
 80067ba:	2104      	movs	r1, #4
 80067bc:	f7ff ff94 	bl	80066e8 <std>
 80067c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067c4:	2201      	movs	r2, #1
 80067c6:	2109      	movs	r1, #9
 80067c8:	f7ff ff8e 	bl	80066e8 <std>
 80067cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067d0:	2202      	movs	r2, #2
 80067d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067d6:	2112      	movs	r1, #18
 80067d8:	f7ff bf86 	b.w	80066e8 <std>
 80067dc:	200106f4 	.word	0x200106f4
 80067e0:	200105bc 	.word	0x200105bc
 80067e4:	08006755 	.word	0x08006755

080067e8 <__sfp_lock_acquire>:
 80067e8:	4801      	ldr	r0, [pc, #4]	@ (80067f0 <__sfp_lock_acquire+0x8>)
 80067ea:	f000 bad0 	b.w	8006d8e <__retarget_lock_acquire_recursive>
 80067ee:	bf00      	nop
 80067f0:	200106fd 	.word	0x200106fd

080067f4 <__sfp_lock_release>:
 80067f4:	4801      	ldr	r0, [pc, #4]	@ (80067fc <__sfp_lock_release+0x8>)
 80067f6:	f000 bacb 	b.w	8006d90 <__retarget_lock_release_recursive>
 80067fa:	bf00      	nop
 80067fc:	200106fd 	.word	0x200106fd

08006800 <__sinit>:
 8006800:	b510      	push	{r4, lr}
 8006802:	4604      	mov	r4, r0
 8006804:	f7ff fff0 	bl	80067e8 <__sfp_lock_acquire>
 8006808:	6a23      	ldr	r3, [r4, #32]
 800680a:	b11b      	cbz	r3, 8006814 <__sinit+0x14>
 800680c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006810:	f7ff bff0 	b.w	80067f4 <__sfp_lock_release>
 8006814:	4b04      	ldr	r3, [pc, #16]	@ (8006828 <__sinit+0x28>)
 8006816:	6223      	str	r3, [r4, #32]
 8006818:	4b04      	ldr	r3, [pc, #16]	@ (800682c <__sinit+0x2c>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d1f5      	bne.n	800680c <__sinit+0xc>
 8006820:	f7ff ffc4 	bl	80067ac <global_stdio_init.part.0>
 8006824:	e7f2      	b.n	800680c <__sinit+0xc>
 8006826:	bf00      	nop
 8006828:	0800676d 	.word	0x0800676d
 800682c:	200106f4 	.word	0x200106f4

08006830 <_fwalk_sglue>:
 8006830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006834:	4607      	mov	r7, r0
 8006836:	4688      	mov	r8, r1
 8006838:	4614      	mov	r4, r2
 800683a:	2600      	movs	r6, #0
 800683c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006840:	f1b9 0901 	subs.w	r9, r9, #1
 8006844:	d505      	bpl.n	8006852 <_fwalk_sglue+0x22>
 8006846:	6824      	ldr	r4, [r4, #0]
 8006848:	2c00      	cmp	r4, #0
 800684a:	d1f7      	bne.n	800683c <_fwalk_sglue+0xc>
 800684c:	4630      	mov	r0, r6
 800684e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006852:	89ab      	ldrh	r3, [r5, #12]
 8006854:	2b01      	cmp	r3, #1
 8006856:	d907      	bls.n	8006868 <_fwalk_sglue+0x38>
 8006858:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800685c:	3301      	adds	r3, #1
 800685e:	d003      	beq.n	8006868 <_fwalk_sglue+0x38>
 8006860:	4629      	mov	r1, r5
 8006862:	4638      	mov	r0, r7
 8006864:	47c0      	blx	r8
 8006866:	4306      	orrs	r6, r0
 8006868:	3568      	adds	r5, #104	@ 0x68
 800686a:	e7e9      	b.n	8006840 <_fwalk_sglue+0x10>

0800686c <_puts_r>:
 800686c:	6a03      	ldr	r3, [r0, #32]
 800686e:	b570      	push	{r4, r5, r6, lr}
 8006870:	6884      	ldr	r4, [r0, #8]
 8006872:	4605      	mov	r5, r0
 8006874:	460e      	mov	r6, r1
 8006876:	b90b      	cbnz	r3, 800687c <_puts_r+0x10>
 8006878:	f7ff ffc2 	bl	8006800 <__sinit>
 800687c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800687e:	07db      	lsls	r3, r3, #31
 8006880:	d405      	bmi.n	800688e <_puts_r+0x22>
 8006882:	89a3      	ldrh	r3, [r4, #12]
 8006884:	0598      	lsls	r0, r3, #22
 8006886:	d402      	bmi.n	800688e <_puts_r+0x22>
 8006888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800688a:	f000 fa80 	bl	8006d8e <__retarget_lock_acquire_recursive>
 800688e:	89a3      	ldrh	r3, [r4, #12]
 8006890:	0719      	lsls	r1, r3, #28
 8006892:	d502      	bpl.n	800689a <_puts_r+0x2e>
 8006894:	6923      	ldr	r3, [r4, #16]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d135      	bne.n	8006906 <_puts_r+0x9a>
 800689a:	4621      	mov	r1, r4
 800689c:	4628      	mov	r0, r5
 800689e:	f000 f91d 	bl	8006adc <__swsetup_r>
 80068a2:	b380      	cbz	r0, 8006906 <_puts_r+0x9a>
 80068a4:	f04f 35ff 	mov.w	r5, #4294967295
 80068a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068aa:	07da      	lsls	r2, r3, #31
 80068ac:	d405      	bmi.n	80068ba <_puts_r+0x4e>
 80068ae:	89a3      	ldrh	r3, [r4, #12]
 80068b0:	059b      	lsls	r3, r3, #22
 80068b2:	d402      	bmi.n	80068ba <_puts_r+0x4e>
 80068b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068b6:	f000 fa6b 	bl	8006d90 <__retarget_lock_release_recursive>
 80068ba:	4628      	mov	r0, r5
 80068bc:	bd70      	pop	{r4, r5, r6, pc}
 80068be:	2b00      	cmp	r3, #0
 80068c0:	da04      	bge.n	80068cc <_puts_r+0x60>
 80068c2:	69a2      	ldr	r2, [r4, #24]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	dc17      	bgt.n	80068f8 <_puts_r+0x8c>
 80068c8:	290a      	cmp	r1, #10
 80068ca:	d015      	beq.n	80068f8 <_puts_r+0x8c>
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	1c5a      	adds	r2, r3, #1
 80068d0:	6022      	str	r2, [r4, #0]
 80068d2:	7019      	strb	r1, [r3, #0]
 80068d4:	68a3      	ldr	r3, [r4, #8]
 80068d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80068da:	3b01      	subs	r3, #1
 80068dc:	60a3      	str	r3, [r4, #8]
 80068de:	2900      	cmp	r1, #0
 80068e0:	d1ed      	bne.n	80068be <_puts_r+0x52>
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	da11      	bge.n	800690a <_puts_r+0x9e>
 80068e6:	4622      	mov	r2, r4
 80068e8:	210a      	movs	r1, #10
 80068ea:	4628      	mov	r0, r5
 80068ec:	f000 f8b7 	bl	8006a5e <__swbuf_r>
 80068f0:	3001      	adds	r0, #1
 80068f2:	d0d7      	beq.n	80068a4 <_puts_r+0x38>
 80068f4:	250a      	movs	r5, #10
 80068f6:	e7d7      	b.n	80068a8 <_puts_r+0x3c>
 80068f8:	4622      	mov	r2, r4
 80068fa:	4628      	mov	r0, r5
 80068fc:	f000 f8af 	bl	8006a5e <__swbuf_r>
 8006900:	3001      	adds	r0, #1
 8006902:	d1e7      	bne.n	80068d4 <_puts_r+0x68>
 8006904:	e7ce      	b.n	80068a4 <_puts_r+0x38>
 8006906:	3e01      	subs	r6, #1
 8006908:	e7e4      	b.n	80068d4 <_puts_r+0x68>
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	1c5a      	adds	r2, r3, #1
 800690e:	6022      	str	r2, [r4, #0]
 8006910:	220a      	movs	r2, #10
 8006912:	701a      	strb	r2, [r3, #0]
 8006914:	e7ee      	b.n	80068f4 <_puts_r+0x88>
	...

08006918 <puts>:
 8006918:	4b02      	ldr	r3, [pc, #8]	@ (8006924 <puts+0xc>)
 800691a:	4601      	mov	r1, r0
 800691c:	6818      	ldr	r0, [r3, #0]
 800691e:	f7ff bfa5 	b.w	800686c <_puts_r>
 8006922:	bf00      	nop
 8006924:	2000001c 	.word	0x2000001c

08006928 <sniprintf>:
 8006928:	b40c      	push	{r2, r3}
 800692a:	b530      	push	{r4, r5, lr}
 800692c:	4b18      	ldr	r3, [pc, #96]	@ (8006990 <sniprintf+0x68>)
 800692e:	1e0c      	subs	r4, r1, #0
 8006930:	681d      	ldr	r5, [r3, #0]
 8006932:	b09d      	sub	sp, #116	@ 0x74
 8006934:	da08      	bge.n	8006948 <sniprintf+0x20>
 8006936:	238b      	movs	r3, #139	@ 0x8b
 8006938:	602b      	str	r3, [r5, #0]
 800693a:	f04f 30ff 	mov.w	r0, #4294967295
 800693e:	b01d      	add	sp, #116	@ 0x74
 8006940:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006944:	b002      	add	sp, #8
 8006946:	4770      	bx	lr
 8006948:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800694c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006950:	f04f 0300 	mov.w	r3, #0
 8006954:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006956:	bf14      	ite	ne
 8006958:	f104 33ff 	addne.w	r3, r4, #4294967295
 800695c:	4623      	moveq	r3, r4
 800695e:	9304      	str	r3, [sp, #16]
 8006960:	9307      	str	r3, [sp, #28]
 8006962:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006966:	9002      	str	r0, [sp, #8]
 8006968:	9006      	str	r0, [sp, #24]
 800696a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800696e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006970:	ab21      	add	r3, sp, #132	@ 0x84
 8006972:	a902      	add	r1, sp, #8
 8006974:	4628      	mov	r0, r5
 8006976:	9301      	str	r3, [sp, #4]
 8006978:	f000 fac0 	bl	8006efc <_svfiprintf_r>
 800697c:	1c43      	adds	r3, r0, #1
 800697e:	bfbc      	itt	lt
 8006980:	238b      	movlt	r3, #139	@ 0x8b
 8006982:	602b      	strlt	r3, [r5, #0]
 8006984:	2c00      	cmp	r4, #0
 8006986:	d0da      	beq.n	800693e <sniprintf+0x16>
 8006988:	9b02      	ldr	r3, [sp, #8]
 800698a:	2200      	movs	r2, #0
 800698c:	701a      	strb	r2, [r3, #0]
 800698e:	e7d6      	b.n	800693e <sniprintf+0x16>
 8006990:	2000001c 	.word	0x2000001c

08006994 <siprintf>:
 8006994:	b40e      	push	{r1, r2, r3}
 8006996:	b510      	push	{r4, lr}
 8006998:	b09d      	sub	sp, #116	@ 0x74
 800699a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800699c:	9002      	str	r0, [sp, #8]
 800699e:	9006      	str	r0, [sp, #24]
 80069a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80069a4:	480a      	ldr	r0, [pc, #40]	@ (80069d0 <siprintf+0x3c>)
 80069a6:	9107      	str	r1, [sp, #28]
 80069a8:	9104      	str	r1, [sp, #16]
 80069aa:	490a      	ldr	r1, [pc, #40]	@ (80069d4 <siprintf+0x40>)
 80069ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80069b0:	9105      	str	r1, [sp, #20]
 80069b2:	2400      	movs	r4, #0
 80069b4:	a902      	add	r1, sp, #8
 80069b6:	6800      	ldr	r0, [r0, #0]
 80069b8:	9301      	str	r3, [sp, #4]
 80069ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80069bc:	f000 fa9e 	bl	8006efc <_svfiprintf_r>
 80069c0:	9b02      	ldr	r3, [sp, #8]
 80069c2:	701c      	strb	r4, [r3, #0]
 80069c4:	b01d      	add	sp, #116	@ 0x74
 80069c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ca:	b003      	add	sp, #12
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	2000001c 	.word	0x2000001c
 80069d4:	ffff0208 	.word	0xffff0208

080069d8 <__sread>:
 80069d8:	b510      	push	{r4, lr}
 80069da:	460c      	mov	r4, r1
 80069dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069e0:	f000 f976 	bl	8006cd0 <_read_r>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	bfab      	itete	ge
 80069e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069ea:	89a3      	ldrhlt	r3, [r4, #12]
 80069ec:	181b      	addge	r3, r3, r0
 80069ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80069f2:	bfac      	ite	ge
 80069f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80069f6:	81a3      	strhlt	r3, [r4, #12]
 80069f8:	bd10      	pop	{r4, pc}

080069fa <__swrite>:
 80069fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069fe:	461f      	mov	r7, r3
 8006a00:	898b      	ldrh	r3, [r1, #12]
 8006a02:	05db      	lsls	r3, r3, #23
 8006a04:	4605      	mov	r5, r0
 8006a06:	460c      	mov	r4, r1
 8006a08:	4616      	mov	r6, r2
 8006a0a:	d505      	bpl.n	8006a18 <__swrite+0x1e>
 8006a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a10:	2302      	movs	r3, #2
 8006a12:	2200      	movs	r2, #0
 8006a14:	f000 f94a 	bl	8006cac <_lseek_r>
 8006a18:	89a3      	ldrh	r3, [r4, #12]
 8006a1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a22:	81a3      	strh	r3, [r4, #12]
 8006a24:	4632      	mov	r2, r6
 8006a26:	463b      	mov	r3, r7
 8006a28:	4628      	mov	r0, r5
 8006a2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a2e:	f000 b971 	b.w	8006d14 <_write_r>

08006a32 <__sseek>:
 8006a32:	b510      	push	{r4, lr}
 8006a34:	460c      	mov	r4, r1
 8006a36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a3a:	f000 f937 	bl	8006cac <_lseek_r>
 8006a3e:	1c43      	adds	r3, r0, #1
 8006a40:	89a3      	ldrh	r3, [r4, #12]
 8006a42:	bf15      	itete	ne
 8006a44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a4e:	81a3      	strheq	r3, [r4, #12]
 8006a50:	bf18      	it	ne
 8006a52:	81a3      	strhne	r3, [r4, #12]
 8006a54:	bd10      	pop	{r4, pc}

08006a56 <__sclose>:
 8006a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a5a:	f000 b8b9 	b.w	8006bd0 <_close_r>

08006a5e <__swbuf_r>:
 8006a5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a60:	460e      	mov	r6, r1
 8006a62:	4614      	mov	r4, r2
 8006a64:	4605      	mov	r5, r0
 8006a66:	b118      	cbz	r0, 8006a70 <__swbuf_r+0x12>
 8006a68:	6a03      	ldr	r3, [r0, #32]
 8006a6a:	b90b      	cbnz	r3, 8006a70 <__swbuf_r+0x12>
 8006a6c:	f7ff fec8 	bl	8006800 <__sinit>
 8006a70:	69a3      	ldr	r3, [r4, #24]
 8006a72:	60a3      	str	r3, [r4, #8]
 8006a74:	89a3      	ldrh	r3, [r4, #12]
 8006a76:	071a      	lsls	r2, r3, #28
 8006a78:	d501      	bpl.n	8006a7e <__swbuf_r+0x20>
 8006a7a:	6923      	ldr	r3, [r4, #16]
 8006a7c:	b943      	cbnz	r3, 8006a90 <__swbuf_r+0x32>
 8006a7e:	4621      	mov	r1, r4
 8006a80:	4628      	mov	r0, r5
 8006a82:	f000 f82b 	bl	8006adc <__swsetup_r>
 8006a86:	b118      	cbz	r0, 8006a90 <__swbuf_r+0x32>
 8006a88:	f04f 37ff 	mov.w	r7, #4294967295
 8006a8c:	4638      	mov	r0, r7
 8006a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a90:	6823      	ldr	r3, [r4, #0]
 8006a92:	6922      	ldr	r2, [r4, #16]
 8006a94:	1a98      	subs	r0, r3, r2
 8006a96:	6963      	ldr	r3, [r4, #20]
 8006a98:	b2f6      	uxtb	r6, r6
 8006a9a:	4283      	cmp	r3, r0
 8006a9c:	4637      	mov	r7, r6
 8006a9e:	dc05      	bgt.n	8006aac <__swbuf_r+0x4e>
 8006aa0:	4621      	mov	r1, r4
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	f000 fd36 	bl	8007514 <_fflush_r>
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	d1ed      	bne.n	8006a88 <__swbuf_r+0x2a>
 8006aac:	68a3      	ldr	r3, [r4, #8]
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	60a3      	str	r3, [r4, #8]
 8006ab2:	6823      	ldr	r3, [r4, #0]
 8006ab4:	1c5a      	adds	r2, r3, #1
 8006ab6:	6022      	str	r2, [r4, #0]
 8006ab8:	701e      	strb	r6, [r3, #0]
 8006aba:	6962      	ldr	r2, [r4, #20]
 8006abc:	1c43      	adds	r3, r0, #1
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d004      	beq.n	8006acc <__swbuf_r+0x6e>
 8006ac2:	89a3      	ldrh	r3, [r4, #12]
 8006ac4:	07db      	lsls	r3, r3, #31
 8006ac6:	d5e1      	bpl.n	8006a8c <__swbuf_r+0x2e>
 8006ac8:	2e0a      	cmp	r6, #10
 8006aca:	d1df      	bne.n	8006a8c <__swbuf_r+0x2e>
 8006acc:	4621      	mov	r1, r4
 8006ace:	4628      	mov	r0, r5
 8006ad0:	f000 fd20 	bl	8007514 <_fflush_r>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	d0d9      	beq.n	8006a8c <__swbuf_r+0x2e>
 8006ad8:	e7d6      	b.n	8006a88 <__swbuf_r+0x2a>
	...

08006adc <__swsetup_r>:
 8006adc:	b538      	push	{r3, r4, r5, lr}
 8006ade:	4b29      	ldr	r3, [pc, #164]	@ (8006b84 <__swsetup_r+0xa8>)
 8006ae0:	4605      	mov	r5, r0
 8006ae2:	6818      	ldr	r0, [r3, #0]
 8006ae4:	460c      	mov	r4, r1
 8006ae6:	b118      	cbz	r0, 8006af0 <__swsetup_r+0x14>
 8006ae8:	6a03      	ldr	r3, [r0, #32]
 8006aea:	b90b      	cbnz	r3, 8006af0 <__swsetup_r+0x14>
 8006aec:	f7ff fe88 	bl	8006800 <__sinit>
 8006af0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006af4:	0719      	lsls	r1, r3, #28
 8006af6:	d422      	bmi.n	8006b3e <__swsetup_r+0x62>
 8006af8:	06da      	lsls	r2, r3, #27
 8006afa:	d407      	bmi.n	8006b0c <__swsetup_r+0x30>
 8006afc:	2209      	movs	r2, #9
 8006afe:	602a      	str	r2, [r5, #0]
 8006b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b04:	81a3      	strh	r3, [r4, #12]
 8006b06:	f04f 30ff 	mov.w	r0, #4294967295
 8006b0a:	e033      	b.n	8006b74 <__swsetup_r+0x98>
 8006b0c:	0758      	lsls	r0, r3, #29
 8006b0e:	d512      	bpl.n	8006b36 <__swsetup_r+0x5a>
 8006b10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b12:	b141      	cbz	r1, 8006b26 <__swsetup_r+0x4a>
 8006b14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b18:	4299      	cmp	r1, r3
 8006b1a:	d002      	beq.n	8006b22 <__swsetup_r+0x46>
 8006b1c:	4628      	mov	r0, r5
 8006b1e:	f000 f947 	bl	8006db0 <_free_r>
 8006b22:	2300      	movs	r3, #0
 8006b24:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b26:	89a3      	ldrh	r3, [r4, #12]
 8006b28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006b2c:	81a3      	strh	r3, [r4, #12]
 8006b2e:	2300      	movs	r3, #0
 8006b30:	6063      	str	r3, [r4, #4]
 8006b32:	6923      	ldr	r3, [r4, #16]
 8006b34:	6023      	str	r3, [r4, #0]
 8006b36:	89a3      	ldrh	r3, [r4, #12]
 8006b38:	f043 0308 	orr.w	r3, r3, #8
 8006b3c:	81a3      	strh	r3, [r4, #12]
 8006b3e:	6923      	ldr	r3, [r4, #16]
 8006b40:	b94b      	cbnz	r3, 8006b56 <__swsetup_r+0x7a>
 8006b42:	89a3      	ldrh	r3, [r4, #12]
 8006b44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b4c:	d003      	beq.n	8006b56 <__swsetup_r+0x7a>
 8006b4e:	4621      	mov	r1, r4
 8006b50:	4628      	mov	r0, r5
 8006b52:	f000 fd2d 	bl	80075b0 <__smakebuf_r>
 8006b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b5a:	f013 0201 	ands.w	r2, r3, #1
 8006b5e:	d00a      	beq.n	8006b76 <__swsetup_r+0x9a>
 8006b60:	2200      	movs	r2, #0
 8006b62:	60a2      	str	r2, [r4, #8]
 8006b64:	6962      	ldr	r2, [r4, #20]
 8006b66:	4252      	negs	r2, r2
 8006b68:	61a2      	str	r2, [r4, #24]
 8006b6a:	6922      	ldr	r2, [r4, #16]
 8006b6c:	b942      	cbnz	r2, 8006b80 <__swsetup_r+0xa4>
 8006b6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b72:	d1c5      	bne.n	8006b00 <__swsetup_r+0x24>
 8006b74:	bd38      	pop	{r3, r4, r5, pc}
 8006b76:	0799      	lsls	r1, r3, #30
 8006b78:	bf58      	it	pl
 8006b7a:	6962      	ldrpl	r2, [r4, #20]
 8006b7c:	60a2      	str	r2, [r4, #8]
 8006b7e:	e7f4      	b.n	8006b6a <__swsetup_r+0x8e>
 8006b80:	2000      	movs	r0, #0
 8006b82:	e7f7      	b.n	8006b74 <__swsetup_r+0x98>
 8006b84:	2000001c 	.word	0x2000001c

08006b88 <memset>:
 8006b88:	4402      	add	r2, r0
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d100      	bne.n	8006b92 <memset+0xa>
 8006b90:	4770      	bx	lr
 8006b92:	f803 1b01 	strb.w	r1, [r3], #1
 8006b96:	e7f9      	b.n	8006b8c <memset+0x4>

08006b98 <strdup>:
 8006b98:	4b02      	ldr	r3, [pc, #8]	@ (8006ba4 <strdup+0xc>)
 8006b9a:	4601      	mov	r1, r0
 8006b9c:	6818      	ldr	r0, [r3, #0]
 8006b9e:	f000 b803 	b.w	8006ba8 <_strdup_r>
 8006ba2:	bf00      	nop
 8006ba4:	2000001c 	.word	0x2000001c

08006ba8 <_strdup_r>:
 8006ba8:	b570      	push	{r4, r5, r6, lr}
 8006baa:	4604      	mov	r4, r0
 8006bac:	4608      	mov	r0, r1
 8006bae:	460d      	mov	r5, r1
 8006bb0:	f7f9 fb2e 	bl	8000210 <strlen>
 8006bb4:	1c46      	adds	r6, r0, #1
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	4620      	mov	r0, r4
 8006bba:	f7ff fd09 	bl	80065d0 <_malloc_r>
 8006bbe:	4604      	mov	r4, r0
 8006bc0:	b118      	cbz	r0, 8006bca <_strdup_r+0x22>
 8006bc2:	4632      	mov	r2, r6
 8006bc4:	4629      	mov	r1, r5
 8006bc6:	f000 f8e4 	bl	8006d92 <memcpy>
 8006bca:	4620      	mov	r0, r4
 8006bcc:	bd70      	pop	{r4, r5, r6, pc}
	...

08006bd0 <_close_r>:
 8006bd0:	b538      	push	{r3, r4, r5, lr}
 8006bd2:	4d06      	ldr	r5, [pc, #24]	@ (8006bec <_close_r+0x1c>)
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	4604      	mov	r4, r0
 8006bd8:	4608      	mov	r0, r1
 8006bda:	602b      	str	r3, [r5, #0]
 8006bdc:	f7fa fd29 	bl	8001632 <_close>
 8006be0:	1c43      	adds	r3, r0, #1
 8006be2:	d102      	bne.n	8006bea <_close_r+0x1a>
 8006be4:	682b      	ldr	r3, [r5, #0]
 8006be6:	b103      	cbz	r3, 8006bea <_close_r+0x1a>
 8006be8:	6023      	str	r3, [r4, #0]
 8006bea:	bd38      	pop	{r3, r4, r5, pc}
 8006bec:	200106f8 	.word	0x200106f8

08006bf0 <_reclaim_reent>:
 8006bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8006ca8 <_reclaim_reent+0xb8>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4283      	cmp	r3, r0
 8006bf6:	b570      	push	{r4, r5, r6, lr}
 8006bf8:	4604      	mov	r4, r0
 8006bfa:	d053      	beq.n	8006ca4 <_reclaim_reent+0xb4>
 8006bfc:	69c3      	ldr	r3, [r0, #28]
 8006bfe:	b31b      	cbz	r3, 8006c48 <_reclaim_reent+0x58>
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	b163      	cbz	r3, 8006c1e <_reclaim_reent+0x2e>
 8006c04:	2500      	movs	r5, #0
 8006c06:	69e3      	ldr	r3, [r4, #28]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	5959      	ldr	r1, [r3, r5]
 8006c0c:	b9b1      	cbnz	r1, 8006c3c <_reclaim_reent+0x4c>
 8006c0e:	3504      	adds	r5, #4
 8006c10:	2d80      	cmp	r5, #128	@ 0x80
 8006c12:	d1f8      	bne.n	8006c06 <_reclaim_reent+0x16>
 8006c14:	69e3      	ldr	r3, [r4, #28]
 8006c16:	4620      	mov	r0, r4
 8006c18:	68d9      	ldr	r1, [r3, #12]
 8006c1a:	f000 f8c9 	bl	8006db0 <_free_r>
 8006c1e:	69e3      	ldr	r3, [r4, #28]
 8006c20:	6819      	ldr	r1, [r3, #0]
 8006c22:	b111      	cbz	r1, 8006c2a <_reclaim_reent+0x3a>
 8006c24:	4620      	mov	r0, r4
 8006c26:	f000 f8c3 	bl	8006db0 <_free_r>
 8006c2a:	69e3      	ldr	r3, [r4, #28]
 8006c2c:	689d      	ldr	r5, [r3, #8]
 8006c2e:	b15d      	cbz	r5, 8006c48 <_reclaim_reent+0x58>
 8006c30:	4629      	mov	r1, r5
 8006c32:	4620      	mov	r0, r4
 8006c34:	682d      	ldr	r5, [r5, #0]
 8006c36:	f000 f8bb 	bl	8006db0 <_free_r>
 8006c3a:	e7f8      	b.n	8006c2e <_reclaim_reent+0x3e>
 8006c3c:	680e      	ldr	r6, [r1, #0]
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f000 f8b6 	bl	8006db0 <_free_r>
 8006c44:	4631      	mov	r1, r6
 8006c46:	e7e1      	b.n	8006c0c <_reclaim_reent+0x1c>
 8006c48:	6961      	ldr	r1, [r4, #20]
 8006c4a:	b111      	cbz	r1, 8006c52 <_reclaim_reent+0x62>
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f000 f8af 	bl	8006db0 <_free_r>
 8006c52:	69e1      	ldr	r1, [r4, #28]
 8006c54:	b111      	cbz	r1, 8006c5c <_reclaim_reent+0x6c>
 8006c56:	4620      	mov	r0, r4
 8006c58:	f000 f8aa 	bl	8006db0 <_free_r>
 8006c5c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006c5e:	b111      	cbz	r1, 8006c66 <_reclaim_reent+0x76>
 8006c60:	4620      	mov	r0, r4
 8006c62:	f000 f8a5 	bl	8006db0 <_free_r>
 8006c66:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c68:	b111      	cbz	r1, 8006c70 <_reclaim_reent+0x80>
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	f000 f8a0 	bl	8006db0 <_free_r>
 8006c70:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006c72:	b111      	cbz	r1, 8006c7a <_reclaim_reent+0x8a>
 8006c74:	4620      	mov	r0, r4
 8006c76:	f000 f89b 	bl	8006db0 <_free_r>
 8006c7a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006c7c:	b111      	cbz	r1, 8006c84 <_reclaim_reent+0x94>
 8006c7e:	4620      	mov	r0, r4
 8006c80:	f000 f896 	bl	8006db0 <_free_r>
 8006c84:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006c86:	b111      	cbz	r1, 8006c8e <_reclaim_reent+0x9e>
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f000 f891 	bl	8006db0 <_free_r>
 8006c8e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006c90:	b111      	cbz	r1, 8006c98 <_reclaim_reent+0xa8>
 8006c92:	4620      	mov	r0, r4
 8006c94:	f000 f88c 	bl	8006db0 <_free_r>
 8006c98:	6a23      	ldr	r3, [r4, #32]
 8006c9a:	b11b      	cbz	r3, 8006ca4 <_reclaim_reent+0xb4>
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006ca2:	4718      	bx	r3
 8006ca4:	bd70      	pop	{r4, r5, r6, pc}
 8006ca6:	bf00      	nop
 8006ca8:	2000001c 	.word	0x2000001c

08006cac <_lseek_r>:
 8006cac:	b538      	push	{r3, r4, r5, lr}
 8006cae:	4d07      	ldr	r5, [pc, #28]	@ (8006ccc <_lseek_r+0x20>)
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	4608      	mov	r0, r1
 8006cb4:	4611      	mov	r1, r2
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	602a      	str	r2, [r5, #0]
 8006cba:	461a      	mov	r2, r3
 8006cbc:	f7fa fce0 	bl	8001680 <_lseek>
 8006cc0:	1c43      	adds	r3, r0, #1
 8006cc2:	d102      	bne.n	8006cca <_lseek_r+0x1e>
 8006cc4:	682b      	ldr	r3, [r5, #0]
 8006cc6:	b103      	cbz	r3, 8006cca <_lseek_r+0x1e>
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	bd38      	pop	{r3, r4, r5, pc}
 8006ccc:	200106f8 	.word	0x200106f8

08006cd0 <_read_r>:
 8006cd0:	b538      	push	{r3, r4, r5, lr}
 8006cd2:	4d07      	ldr	r5, [pc, #28]	@ (8006cf0 <_read_r+0x20>)
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	4608      	mov	r0, r1
 8006cd8:	4611      	mov	r1, r2
 8006cda:	2200      	movs	r2, #0
 8006cdc:	602a      	str	r2, [r5, #0]
 8006cde:	461a      	mov	r2, r3
 8006ce0:	f7fa fc6e 	bl	80015c0 <_read>
 8006ce4:	1c43      	adds	r3, r0, #1
 8006ce6:	d102      	bne.n	8006cee <_read_r+0x1e>
 8006ce8:	682b      	ldr	r3, [r5, #0]
 8006cea:	b103      	cbz	r3, 8006cee <_read_r+0x1e>
 8006cec:	6023      	str	r3, [r4, #0]
 8006cee:	bd38      	pop	{r3, r4, r5, pc}
 8006cf0:	200106f8 	.word	0x200106f8

08006cf4 <_sbrk_r>:
 8006cf4:	b538      	push	{r3, r4, r5, lr}
 8006cf6:	4d06      	ldr	r5, [pc, #24]	@ (8006d10 <_sbrk_r+0x1c>)
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	4604      	mov	r4, r0
 8006cfc:	4608      	mov	r0, r1
 8006cfe:	602b      	str	r3, [r5, #0]
 8006d00:	f7fa fccc 	bl	800169c <_sbrk>
 8006d04:	1c43      	adds	r3, r0, #1
 8006d06:	d102      	bne.n	8006d0e <_sbrk_r+0x1a>
 8006d08:	682b      	ldr	r3, [r5, #0]
 8006d0a:	b103      	cbz	r3, 8006d0e <_sbrk_r+0x1a>
 8006d0c:	6023      	str	r3, [r4, #0]
 8006d0e:	bd38      	pop	{r3, r4, r5, pc}
 8006d10:	200106f8 	.word	0x200106f8

08006d14 <_write_r>:
 8006d14:	b538      	push	{r3, r4, r5, lr}
 8006d16:	4d07      	ldr	r5, [pc, #28]	@ (8006d34 <_write_r+0x20>)
 8006d18:	4604      	mov	r4, r0
 8006d1a:	4608      	mov	r0, r1
 8006d1c:	4611      	mov	r1, r2
 8006d1e:	2200      	movs	r2, #0
 8006d20:	602a      	str	r2, [r5, #0]
 8006d22:	461a      	mov	r2, r3
 8006d24:	f7fa fc69 	bl	80015fa <_write>
 8006d28:	1c43      	adds	r3, r0, #1
 8006d2a:	d102      	bne.n	8006d32 <_write_r+0x1e>
 8006d2c:	682b      	ldr	r3, [r5, #0]
 8006d2e:	b103      	cbz	r3, 8006d32 <_write_r+0x1e>
 8006d30:	6023      	str	r3, [r4, #0]
 8006d32:	bd38      	pop	{r3, r4, r5, pc}
 8006d34:	200106f8 	.word	0x200106f8

08006d38 <__errno>:
 8006d38:	4b01      	ldr	r3, [pc, #4]	@ (8006d40 <__errno+0x8>)
 8006d3a:	6818      	ldr	r0, [r3, #0]
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	2000001c 	.word	0x2000001c

08006d44 <__libc_init_array>:
 8006d44:	b570      	push	{r4, r5, r6, lr}
 8006d46:	4d0d      	ldr	r5, [pc, #52]	@ (8006d7c <__libc_init_array+0x38>)
 8006d48:	4c0d      	ldr	r4, [pc, #52]	@ (8006d80 <__libc_init_array+0x3c>)
 8006d4a:	1b64      	subs	r4, r4, r5
 8006d4c:	10a4      	asrs	r4, r4, #2
 8006d4e:	2600      	movs	r6, #0
 8006d50:	42a6      	cmp	r6, r4
 8006d52:	d109      	bne.n	8006d68 <__libc_init_array+0x24>
 8006d54:	4d0b      	ldr	r5, [pc, #44]	@ (8006d84 <__libc_init_array+0x40>)
 8006d56:	4c0c      	ldr	r4, [pc, #48]	@ (8006d88 <__libc_init_array+0x44>)
 8006d58:	f000 fcd8 	bl	800770c <_init>
 8006d5c:	1b64      	subs	r4, r4, r5
 8006d5e:	10a4      	asrs	r4, r4, #2
 8006d60:	2600      	movs	r6, #0
 8006d62:	42a6      	cmp	r6, r4
 8006d64:	d105      	bne.n	8006d72 <__libc_init_array+0x2e>
 8006d66:	bd70      	pop	{r4, r5, r6, pc}
 8006d68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d6c:	4798      	blx	r3
 8006d6e:	3601      	adds	r6, #1
 8006d70:	e7ee      	b.n	8006d50 <__libc_init_array+0xc>
 8006d72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d76:	4798      	blx	r3
 8006d78:	3601      	adds	r6, #1
 8006d7a:	e7f2      	b.n	8006d62 <__libc_init_array+0x1e>
 8006d7c:	080079c4 	.word	0x080079c4
 8006d80:	080079c4 	.word	0x080079c4
 8006d84:	080079c4 	.word	0x080079c4
 8006d88:	080079c8 	.word	0x080079c8

08006d8c <__retarget_lock_init_recursive>:
 8006d8c:	4770      	bx	lr

08006d8e <__retarget_lock_acquire_recursive>:
 8006d8e:	4770      	bx	lr

08006d90 <__retarget_lock_release_recursive>:
 8006d90:	4770      	bx	lr

08006d92 <memcpy>:
 8006d92:	440a      	add	r2, r1
 8006d94:	4291      	cmp	r1, r2
 8006d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d9a:	d100      	bne.n	8006d9e <memcpy+0xc>
 8006d9c:	4770      	bx	lr
 8006d9e:	b510      	push	{r4, lr}
 8006da0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006da4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006da8:	4291      	cmp	r1, r2
 8006daa:	d1f9      	bne.n	8006da0 <memcpy+0xe>
 8006dac:	bd10      	pop	{r4, pc}
	...

08006db0 <_free_r>:
 8006db0:	b538      	push	{r3, r4, r5, lr}
 8006db2:	4605      	mov	r5, r0
 8006db4:	2900      	cmp	r1, #0
 8006db6:	d041      	beq.n	8006e3c <_free_r+0x8c>
 8006db8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dbc:	1f0c      	subs	r4, r1, #4
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	bfb8      	it	lt
 8006dc2:	18e4      	addlt	r4, r4, r3
 8006dc4:	f7ff fc84 	bl	80066d0 <__malloc_lock>
 8006dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8006e40 <_free_r+0x90>)
 8006dca:	6813      	ldr	r3, [r2, #0]
 8006dcc:	b933      	cbnz	r3, 8006ddc <_free_r+0x2c>
 8006dce:	6063      	str	r3, [r4, #4]
 8006dd0:	6014      	str	r4, [r2, #0]
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dd8:	f7ff bc80 	b.w	80066dc <__malloc_unlock>
 8006ddc:	42a3      	cmp	r3, r4
 8006dde:	d908      	bls.n	8006df2 <_free_r+0x42>
 8006de0:	6820      	ldr	r0, [r4, #0]
 8006de2:	1821      	adds	r1, r4, r0
 8006de4:	428b      	cmp	r3, r1
 8006de6:	bf01      	itttt	eq
 8006de8:	6819      	ldreq	r1, [r3, #0]
 8006dea:	685b      	ldreq	r3, [r3, #4]
 8006dec:	1809      	addeq	r1, r1, r0
 8006dee:	6021      	streq	r1, [r4, #0]
 8006df0:	e7ed      	b.n	8006dce <_free_r+0x1e>
 8006df2:	461a      	mov	r2, r3
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	b10b      	cbz	r3, 8006dfc <_free_r+0x4c>
 8006df8:	42a3      	cmp	r3, r4
 8006dfa:	d9fa      	bls.n	8006df2 <_free_r+0x42>
 8006dfc:	6811      	ldr	r1, [r2, #0]
 8006dfe:	1850      	adds	r0, r2, r1
 8006e00:	42a0      	cmp	r0, r4
 8006e02:	d10b      	bne.n	8006e1c <_free_r+0x6c>
 8006e04:	6820      	ldr	r0, [r4, #0]
 8006e06:	4401      	add	r1, r0
 8006e08:	1850      	adds	r0, r2, r1
 8006e0a:	4283      	cmp	r3, r0
 8006e0c:	6011      	str	r1, [r2, #0]
 8006e0e:	d1e0      	bne.n	8006dd2 <_free_r+0x22>
 8006e10:	6818      	ldr	r0, [r3, #0]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	6053      	str	r3, [r2, #4]
 8006e16:	4408      	add	r0, r1
 8006e18:	6010      	str	r0, [r2, #0]
 8006e1a:	e7da      	b.n	8006dd2 <_free_r+0x22>
 8006e1c:	d902      	bls.n	8006e24 <_free_r+0x74>
 8006e1e:	230c      	movs	r3, #12
 8006e20:	602b      	str	r3, [r5, #0]
 8006e22:	e7d6      	b.n	8006dd2 <_free_r+0x22>
 8006e24:	6820      	ldr	r0, [r4, #0]
 8006e26:	1821      	adds	r1, r4, r0
 8006e28:	428b      	cmp	r3, r1
 8006e2a:	bf04      	itt	eq
 8006e2c:	6819      	ldreq	r1, [r3, #0]
 8006e2e:	685b      	ldreq	r3, [r3, #4]
 8006e30:	6063      	str	r3, [r4, #4]
 8006e32:	bf04      	itt	eq
 8006e34:	1809      	addeq	r1, r1, r0
 8006e36:	6021      	streq	r1, [r4, #0]
 8006e38:	6054      	str	r4, [r2, #4]
 8006e3a:	e7ca      	b.n	8006dd2 <_free_r+0x22>
 8006e3c:	bd38      	pop	{r3, r4, r5, pc}
 8006e3e:	bf00      	nop
 8006e40:	200105b8 	.word	0x200105b8

08006e44 <__ssputs_r>:
 8006e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e48:	688e      	ldr	r6, [r1, #8]
 8006e4a:	461f      	mov	r7, r3
 8006e4c:	42be      	cmp	r6, r7
 8006e4e:	680b      	ldr	r3, [r1, #0]
 8006e50:	4682      	mov	sl, r0
 8006e52:	460c      	mov	r4, r1
 8006e54:	4690      	mov	r8, r2
 8006e56:	d82d      	bhi.n	8006eb4 <__ssputs_r+0x70>
 8006e58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006e60:	d026      	beq.n	8006eb0 <__ssputs_r+0x6c>
 8006e62:	6965      	ldr	r5, [r4, #20]
 8006e64:	6909      	ldr	r1, [r1, #16]
 8006e66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e6a:	eba3 0901 	sub.w	r9, r3, r1
 8006e6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e72:	1c7b      	adds	r3, r7, #1
 8006e74:	444b      	add	r3, r9
 8006e76:	106d      	asrs	r5, r5, #1
 8006e78:	429d      	cmp	r5, r3
 8006e7a:	bf38      	it	cc
 8006e7c:	461d      	movcc	r5, r3
 8006e7e:	0553      	lsls	r3, r2, #21
 8006e80:	d527      	bpl.n	8006ed2 <__ssputs_r+0x8e>
 8006e82:	4629      	mov	r1, r5
 8006e84:	f7ff fba4 	bl	80065d0 <_malloc_r>
 8006e88:	4606      	mov	r6, r0
 8006e8a:	b360      	cbz	r0, 8006ee6 <__ssputs_r+0xa2>
 8006e8c:	6921      	ldr	r1, [r4, #16]
 8006e8e:	464a      	mov	r2, r9
 8006e90:	f7ff ff7f 	bl	8006d92 <memcpy>
 8006e94:	89a3      	ldrh	r3, [r4, #12]
 8006e96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e9e:	81a3      	strh	r3, [r4, #12]
 8006ea0:	6126      	str	r6, [r4, #16]
 8006ea2:	6165      	str	r5, [r4, #20]
 8006ea4:	444e      	add	r6, r9
 8006ea6:	eba5 0509 	sub.w	r5, r5, r9
 8006eaa:	6026      	str	r6, [r4, #0]
 8006eac:	60a5      	str	r5, [r4, #8]
 8006eae:	463e      	mov	r6, r7
 8006eb0:	42be      	cmp	r6, r7
 8006eb2:	d900      	bls.n	8006eb6 <__ssputs_r+0x72>
 8006eb4:	463e      	mov	r6, r7
 8006eb6:	6820      	ldr	r0, [r4, #0]
 8006eb8:	4632      	mov	r2, r6
 8006eba:	4641      	mov	r1, r8
 8006ebc:	f000 fbb4 	bl	8007628 <memmove>
 8006ec0:	68a3      	ldr	r3, [r4, #8]
 8006ec2:	1b9b      	subs	r3, r3, r6
 8006ec4:	60a3      	str	r3, [r4, #8]
 8006ec6:	6823      	ldr	r3, [r4, #0]
 8006ec8:	4433      	add	r3, r6
 8006eca:	6023      	str	r3, [r4, #0]
 8006ecc:	2000      	movs	r0, #0
 8006ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ed2:	462a      	mov	r2, r5
 8006ed4:	f000 fbe4 	bl	80076a0 <_realloc_r>
 8006ed8:	4606      	mov	r6, r0
 8006eda:	2800      	cmp	r0, #0
 8006edc:	d1e0      	bne.n	8006ea0 <__ssputs_r+0x5c>
 8006ede:	6921      	ldr	r1, [r4, #16]
 8006ee0:	4650      	mov	r0, sl
 8006ee2:	f7ff ff65 	bl	8006db0 <_free_r>
 8006ee6:	230c      	movs	r3, #12
 8006ee8:	f8ca 3000 	str.w	r3, [sl]
 8006eec:	89a3      	ldrh	r3, [r4, #12]
 8006eee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ef2:	81a3      	strh	r3, [r4, #12]
 8006ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef8:	e7e9      	b.n	8006ece <__ssputs_r+0x8a>
	...

08006efc <_svfiprintf_r>:
 8006efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f00:	4698      	mov	r8, r3
 8006f02:	898b      	ldrh	r3, [r1, #12]
 8006f04:	061b      	lsls	r3, r3, #24
 8006f06:	b09d      	sub	sp, #116	@ 0x74
 8006f08:	4607      	mov	r7, r0
 8006f0a:	460d      	mov	r5, r1
 8006f0c:	4614      	mov	r4, r2
 8006f0e:	d510      	bpl.n	8006f32 <_svfiprintf_r+0x36>
 8006f10:	690b      	ldr	r3, [r1, #16]
 8006f12:	b973      	cbnz	r3, 8006f32 <_svfiprintf_r+0x36>
 8006f14:	2140      	movs	r1, #64	@ 0x40
 8006f16:	f7ff fb5b 	bl	80065d0 <_malloc_r>
 8006f1a:	6028      	str	r0, [r5, #0]
 8006f1c:	6128      	str	r0, [r5, #16]
 8006f1e:	b930      	cbnz	r0, 8006f2e <_svfiprintf_r+0x32>
 8006f20:	230c      	movs	r3, #12
 8006f22:	603b      	str	r3, [r7, #0]
 8006f24:	f04f 30ff 	mov.w	r0, #4294967295
 8006f28:	b01d      	add	sp, #116	@ 0x74
 8006f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f2e:	2340      	movs	r3, #64	@ 0x40
 8006f30:	616b      	str	r3, [r5, #20]
 8006f32:	2300      	movs	r3, #0
 8006f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f36:	2320      	movs	r3, #32
 8006f38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f40:	2330      	movs	r3, #48	@ 0x30
 8006f42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80070e0 <_svfiprintf_r+0x1e4>
 8006f46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f4a:	f04f 0901 	mov.w	r9, #1
 8006f4e:	4623      	mov	r3, r4
 8006f50:	469a      	mov	sl, r3
 8006f52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f56:	b10a      	cbz	r2, 8006f5c <_svfiprintf_r+0x60>
 8006f58:	2a25      	cmp	r2, #37	@ 0x25
 8006f5a:	d1f9      	bne.n	8006f50 <_svfiprintf_r+0x54>
 8006f5c:	ebba 0b04 	subs.w	fp, sl, r4
 8006f60:	d00b      	beq.n	8006f7a <_svfiprintf_r+0x7e>
 8006f62:	465b      	mov	r3, fp
 8006f64:	4622      	mov	r2, r4
 8006f66:	4629      	mov	r1, r5
 8006f68:	4638      	mov	r0, r7
 8006f6a:	f7ff ff6b 	bl	8006e44 <__ssputs_r>
 8006f6e:	3001      	adds	r0, #1
 8006f70:	f000 80a7 	beq.w	80070c2 <_svfiprintf_r+0x1c6>
 8006f74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f76:	445a      	add	r2, fp
 8006f78:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	f000 809f 	beq.w	80070c2 <_svfiprintf_r+0x1c6>
 8006f84:	2300      	movs	r3, #0
 8006f86:	f04f 32ff 	mov.w	r2, #4294967295
 8006f8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f8e:	f10a 0a01 	add.w	sl, sl, #1
 8006f92:	9304      	str	r3, [sp, #16]
 8006f94:	9307      	str	r3, [sp, #28]
 8006f96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f9c:	4654      	mov	r4, sl
 8006f9e:	2205      	movs	r2, #5
 8006fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fa4:	484e      	ldr	r0, [pc, #312]	@ (80070e0 <_svfiprintf_r+0x1e4>)
 8006fa6:	f7f9 f93b 	bl	8000220 <memchr>
 8006faa:	9a04      	ldr	r2, [sp, #16]
 8006fac:	b9d8      	cbnz	r0, 8006fe6 <_svfiprintf_r+0xea>
 8006fae:	06d0      	lsls	r0, r2, #27
 8006fb0:	bf44      	itt	mi
 8006fb2:	2320      	movmi	r3, #32
 8006fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fb8:	0711      	lsls	r1, r2, #28
 8006fba:	bf44      	itt	mi
 8006fbc:	232b      	movmi	r3, #43	@ 0x2b
 8006fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8006fc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fc8:	d015      	beq.n	8006ff6 <_svfiprintf_r+0xfa>
 8006fca:	9a07      	ldr	r2, [sp, #28]
 8006fcc:	4654      	mov	r4, sl
 8006fce:	2000      	movs	r0, #0
 8006fd0:	f04f 0c0a 	mov.w	ip, #10
 8006fd4:	4621      	mov	r1, r4
 8006fd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fda:	3b30      	subs	r3, #48	@ 0x30
 8006fdc:	2b09      	cmp	r3, #9
 8006fde:	d94b      	bls.n	8007078 <_svfiprintf_r+0x17c>
 8006fe0:	b1b0      	cbz	r0, 8007010 <_svfiprintf_r+0x114>
 8006fe2:	9207      	str	r2, [sp, #28]
 8006fe4:	e014      	b.n	8007010 <_svfiprintf_r+0x114>
 8006fe6:	eba0 0308 	sub.w	r3, r0, r8
 8006fea:	fa09 f303 	lsl.w	r3, r9, r3
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	9304      	str	r3, [sp, #16]
 8006ff2:	46a2      	mov	sl, r4
 8006ff4:	e7d2      	b.n	8006f9c <_svfiprintf_r+0xa0>
 8006ff6:	9b03      	ldr	r3, [sp, #12]
 8006ff8:	1d19      	adds	r1, r3, #4
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	9103      	str	r1, [sp, #12]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	bfbb      	ittet	lt
 8007002:	425b      	neglt	r3, r3
 8007004:	f042 0202 	orrlt.w	r2, r2, #2
 8007008:	9307      	strge	r3, [sp, #28]
 800700a:	9307      	strlt	r3, [sp, #28]
 800700c:	bfb8      	it	lt
 800700e:	9204      	strlt	r2, [sp, #16]
 8007010:	7823      	ldrb	r3, [r4, #0]
 8007012:	2b2e      	cmp	r3, #46	@ 0x2e
 8007014:	d10a      	bne.n	800702c <_svfiprintf_r+0x130>
 8007016:	7863      	ldrb	r3, [r4, #1]
 8007018:	2b2a      	cmp	r3, #42	@ 0x2a
 800701a:	d132      	bne.n	8007082 <_svfiprintf_r+0x186>
 800701c:	9b03      	ldr	r3, [sp, #12]
 800701e:	1d1a      	adds	r2, r3, #4
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	9203      	str	r2, [sp, #12]
 8007024:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007028:	3402      	adds	r4, #2
 800702a:	9305      	str	r3, [sp, #20]
 800702c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80070f0 <_svfiprintf_r+0x1f4>
 8007030:	7821      	ldrb	r1, [r4, #0]
 8007032:	2203      	movs	r2, #3
 8007034:	4650      	mov	r0, sl
 8007036:	f7f9 f8f3 	bl	8000220 <memchr>
 800703a:	b138      	cbz	r0, 800704c <_svfiprintf_r+0x150>
 800703c:	9b04      	ldr	r3, [sp, #16]
 800703e:	eba0 000a 	sub.w	r0, r0, sl
 8007042:	2240      	movs	r2, #64	@ 0x40
 8007044:	4082      	lsls	r2, r0
 8007046:	4313      	orrs	r3, r2
 8007048:	3401      	adds	r4, #1
 800704a:	9304      	str	r3, [sp, #16]
 800704c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007050:	4824      	ldr	r0, [pc, #144]	@ (80070e4 <_svfiprintf_r+0x1e8>)
 8007052:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007056:	2206      	movs	r2, #6
 8007058:	f7f9 f8e2 	bl	8000220 <memchr>
 800705c:	2800      	cmp	r0, #0
 800705e:	d036      	beq.n	80070ce <_svfiprintf_r+0x1d2>
 8007060:	4b21      	ldr	r3, [pc, #132]	@ (80070e8 <_svfiprintf_r+0x1ec>)
 8007062:	bb1b      	cbnz	r3, 80070ac <_svfiprintf_r+0x1b0>
 8007064:	9b03      	ldr	r3, [sp, #12]
 8007066:	3307      	adds	r3, #7
 8007068:	f023 0307 	bic.w	r3, r3, #7
 800706c:	3308      	adds	r3, #8
 800706e:	9303      	str	r3, [sp, #12]
 8007070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007072:	4433      	add	r3, r6
 8007074:	9309      	str	r3, [sp, #36]	@ 0x24
 8007076:	e76a      	b.n	8006f4e <_svfiprintf_r+0x52>
 8007078:	fb0c 3202 	mla	r2, ip, r2, r3
 800707c:	460c      	mov	r4, r1
 800707e:	2001      	movs	r0, #1
 8007080:	e7a8      	b.n	8006fd4 <_svfiprintf_r+0xd8>
 8007082:	2300      	movs	r3, #0
 8007084:	3401      	adds	r4, #1
 8007086:	9305      	str	r3, [sp, #20]
 8007088:	4619      	mov	r1, r3
 800708a:	f04f 0c0a 	mov.w	ip, #10
 800708e:	4620      	mov	r0, r4
 8007090:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007094:	3a30      	subs	r2, #48	@ 0x30
 8007096:	2a09      	cmp	r2, #9
 8007098:	d903      	bls.n	80070a2 <_svfiprintf_r+0x1a6>
 800709a:	2b00      	cmp	r3, #0
 800709c:	d0c6      	beq.n	800702c <_svfiprintf_r+0x130>
 800709e:	9105      	str	r1, [sp, #20]
 80070a0:	e7c4      	b.n	800702c <_svfiprintf_r+0x130>
 80070a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80070a6:	4604      	mov	r4, r0
 80070a8:	2301      	movs	r3, #1
 80070aa:	e7f0      	b.n	800708e <_svfiprintf_r+0x192>
 80070ac:	ab03      	add	r3, sp, #12
 80070ae:	9300      	str	r3, [sp, #0]
 80070b0:	462a      	mov	r2, r5
 80070b2:	4b0e      	ldr	r3, [pc, #56]	@ (80070ec <_svfiprintf_r+0x1f0>)
 80070b4:	a904      	add	r1, sp, #16
 80070b6:	4638      	mov	r0, r7
 80070b8:	f3af 8000 	nop.w
 80070bc:	1c42      	adds	r2, r0, #1
 80070be:	4606      	mov	r6, r0
 80070c0:	d1d6      	bne.n	8007070 <_svfiprintf_r+0x174>
 80070c2:	89ab      	ldrh	r3, [r5, #12]
 80070c4:	065b      	lsls	r3, r3, #25
 80070c6:	f53f af2d 	bmi.w	8006f24 <_svfiprintf_r+0x28>
 80070ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070cc:	e72c      	b.n	8006f28 <_svfiprintf_r+0x2c>
 80070ce:	ab03      	add	r3, sp, #12
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	462a      	mov	r2, r5
 80070d4:	4b05      	ldr	r3, [pc, #20]	@ (80070ec <_svfiprintf_r+0x1f0>)
 80070d6:	a904      	add	r1, sp, #16
 80070d8:	4638      	mov	r0, r7
 80070da:	f000 f879 	bl	80071d0 <_printf_i>
 80070de:	e7ed      	b.n	80070bc <_svfiprintf_r+0x1c0>
 80070e0:	08007988 	.word	0x08007988
 80070e4:	08007992 	.word	0x08007992
 80070e8:	00000000 	.word	0x00000000
 80070ec:	08006e45 	.word	0x08006e45
 80070f0:	0800798e 	.word	0x0800798e

080070f4 <_printf_common>:
 80070f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070f8:	4616      	mov	r6, r2
 80070fa:	4698      	mov	r8, r3
 80070fc:	688a      	ldr	r2, [r1, #8]
 80070fe:	690b      	ldr	r3, [r1, #16]
 8007100:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007104:	4293      	cmp	r3, r2
 8007106:	bfb8      	it	lt
 8007108:	4613      	movlt	r3, r2
 800710a:	6033      	str	r3, [r6, #0]
 800710c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007110:	4607      	mov	r7, r0
 8007112:	460c      	mov	r4, r1
 8007114:	b10a      	cbz	r2, 800711a <_printf_common+0x26>
 8007116:	3301      	adds	r3, #1
 8007118:	6033      	str	r3, [r6, #0]
 800711a:	6823      	ldr	r3, [r4, #0]
 800711c:	0699      	lsls	r1, r3, #26
 800711e:	bf42      	ittt	mi
 8007120:	6833      	ldrmi	r3, [r6, #0]
 8007122:	3302      	addmi	r3, #2
 8007124:	6033      	strmi	r3, [r6, #0]
 8007126:	6825      	ldr	r5, [r4, #0]
 8007128:	f015 0506 	ands.w	r5, r5, #6
 800712c:	d106      	bne.n	800713c <_printf_common+0x48>
 800712e:	f104 0a19 	add.w	sl, r4, #25
 8007132:	68e3      	ldr	r3, [r4, #12]
 8007134:	6832      	ldr	r2, [r6, #0]
 8007136:	1a9b      	subs	r3, r3, r2
 8007138:	42ab      	cmp	r3, r5
 800713a:	dc26      	bgt.n	800718a <_printf_common+0x96>
 800713c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007140:	6822      	ldr	r2, [r4, #0]
 8007142:	3b00      	subs	r3, #0
 8007144:	bf18      	it	ne
 8007146:	2301      	movne	r3, #1
 8007148:	0692      	lsls	r2, r2, #26
 800714a:	d42b      	bmi.n	80071a4 <_printf_common+0xb0>
 800714c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007150:	4641      	mov	r1, r8
 8007152:	4638      	mov	r0, r7
 8007154:	47c8      	blx	r9
 8007156:	3001      	adds	r0, #1
 8007158:	d01e      	beq.n	8007198 <_printf_common+0xa4>
 800715a:	6823      	ldr	r3, [r4, #0]
 800715c:	6922      	ldr	r2, [r4, #16]
 800715e:	f003 0306 	and.w	r3, r3, #6
 8007162:	2b04      	cmp	r3, #4
 8007164:	bf02      	ittt	eq
 8007166:	68e5      	ldreq	r5, [r4, #12]
 8007168:	6833      	ldreq	r3, [r6, #0]
 800716a:	1aed      	subeq	r5, r5, r3
 800716c:	68a3      	ldr	r3, [r4, #8]
 800716e:	bf0c      	ite	eq
 8007170:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007174:	2500      	movne	r5, #0
 8007176:	4293      	cmp	r3, r2
 8007178:	bfc4      	itt	gt
 800717a:	1a9b      	subgt	r3, r3, r2
 800717c:	18ed      	addgt	r5, r5, r3
 800717e:	2600      	movs	r6, #0
 8007180:	341a      	adds	r4, #26
 8007182:	42b5      	cmp	r5, r6
 8007184:	d11a      	bne.n	80071bc <_printf_common+0xc8>
 8007186:	2000      	movs	r0, #0
 8007188:	e008      	b.n	800719c <_printf_common+0xa8>
 800718a:	2301      	movs	r3, #1
 800718c:	4652      	mov	r2, sl
 800718e:	4641      	mov	r1, r8
 8007190:	4638      	mov	r0, r7
 8007192:	47c8      	blx	r9
 8007194:	3001      	adds	r0, #1
 8007196:	d103      	bne.n	80071a0 <_printf_common+0xac>
 8007198:	f04f 30ff 	mov.w	r0, #4294967295
 800719c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071a0:	3501      	adds	r5, #1
 80071a2:	e7c6      	b.n	8007132 <_printf_common+0x3e>
 80071a4:	18e1      	adds	r1, r4, r3
 80071a6:	1c5a      	adds	r2, r3, #1
 80071a8:	2030      	movs	r0, #48	@ 0x30
 80071aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071ae:	4422      	add	r2, r4
 80071b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071b8:	3302      	adds	r3, #2
 80071ba:	e7c7      	b.n	800714c <_printf_common+0x58>
 80071bc:	2301      	movs	r3, #1
 80071be:	4622      	mov	r2, r4
 80071c0:	4641      	mov	r1, r8
 80071c2:	4638      	mov	r0, r7
 80071c4:	47c8      	blx	r9
 80071c6:	3001      	adds	r0, #1
 80071c8:	d0e6      	beq.n	8007198 <_printf_common+0xa4>
 80071ca:	3601      	adds	r6, #1
 80071cc:	e7d9      	b.n	8007182 <_printf_common+0x8e>
	...

080071d0 <_printf_i>:
 80071d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071d4:	7e0f      	ldrb	r7, [r1, #24]
 80071d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80071d8:	2f78      	cmp	r7, #120	@ 0x78
 80071da:	4691      	mov	r9, r2
 80071dc:	4680      	mov	r8, r0
 80071de:	460c      	mov	r4, r1
 80071e0:	469a      	mov	sl, r3
 80071e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80071e6:	d807      	bhi.n	80071f8 <_printf_i+0x28>
 80071e8:	2f62      	cmp	r7, #98	@ 0x62
 80071ea:	d80a      	bhi.n	8007202 <_printf_i+0x32>
 80071ec:	2f00      	cmp	r7, #0
 80071ee:	f000 80d1 	beq.w	8007394 <_printf_i+0x1c4>
 80071f2:	2f58      	cmp	r7, #88	@ 0x58
 80071f4:	f000 80b8 	beq.w	8007368 <_printf_i+0x198>
 80071f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007200:	e03a      	b.n	8007278 <_printf_i+0xa8>
 8007202:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007206:	2b15      	cmp	r3, #21
 8007208:	d8f6      	bhi.n	80071f8 <_printf_i+0x28>
 800720a:	a101      	add	r1, pc, #4	@ (adr r1, 8007210 <_printf_i+0x40>)
 800720c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007210:	08007269 	.word	0x08007269
 8007214:	0800727d 	.word	0x0800727d
 8007218:	080071f9 	.word	0x080071f9
 800721c:	080071f9 	.word	0x080071f9
 8007220:	080071f9 	.word	0x080071f9
 8007224:	080071f9 	.word	0x080071f9
 8007228:	0800727d 	.word	0x0800727d
 800722c:	080071f9 	.word	0x080071f9
 8007230:	080071f9 	.word	0x080071f9
 8007234:	080071f9 	.word	0x080071f9
 8007238:	080071f9 	.word	0x080071f9
 800723c:	0800737b 	.word	0x0800737b
 8007240:	080072a7 	.word	0x080072a7
 8007244:	08007335 	.word	0x08007335
 8007248:	080071f9 	.word	0x080071f9
 800724c:	080071f9 	.word	0x080071f9
 8007250:	0800739d 	.word	0x0800739d
 8007254:	080071f9 	.word	0x080071f9
 8007258:	080072a7 	.word	0x080072a7
 800725c:	080071f9 	.word	0x080071f9
 8007260:	080071f9 	.word	0x080071f9
 8007264:	0800733d 	.word	0x0800733d
 8007268:	6833      	ldr	r3, [r6, #0]
 800726a:	1d1a      	adds	r2, r3, #4
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	6032      	str	r2, [r6, #0]
 8007270:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007274:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007278:	2301      	movs	r3, #1
 800727a:	e09c      	b.n	80073b6 <_printf_i+0x1e6>
 800727c:	6833      	ldr	r3, [r6, #0]
 800727e:	6820      	ldr	r0, [r4, #0]
 8007280:	1d19      	adds	r1, r3, #4
 8007282:	6031      	str	r1, [r6, #0]
 8007284:	0606      	lsls	r6, r0, #24
 8007286:	d501      	bpl.n	800728c <_printf_i+0xbc>
 8007288:	681d      	ldr	r5, [r3, #0]
 800728a:	e003      	b.n	8007294 <_printf_i+0xc4>
 800728c:	0645      	lsls	r5, r0, #25
 800728e:	d5fb      	bpl.n	8007288 <_printf_i+0xb8>
 8007290:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007294:	2d00      	cmp	r5, #0
 8007296:	da03      	bge.n	80072a0 <_printf_i+0xd0>
 8007298:	232d      	movs	r3, #45	@ 0x2d
 800729a:	426d      	negs	r5, r5
 800729c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072a0:	4858      	ldr	r0, [pc, #352]	@ (8007404 <_printf_i+0x234>)
 80072a2:	230a      	movs	r3, #10
 80072a4:	e011      	b.n	80072ca <_printf_i+0xfa>
 80072a6:	6821      	ldr	r1, [r4, #0]
 80072a8:	6833      	ldr	r3, [r6, #0]
 80072aa:	0608      	lsls	r0, r1, #24
 80072ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80072b0:	d402      	bmi.n	80072b8 <_printf_i+0xe8>
 80072b2:	0649      	lsls	r1, r1, #25
 80072b4:	bf48      	it	mi
 80072b6:	b2ad      	uxthmi	r5, r5
 80072b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80072ba:	4852      	ldr	r0, [pc, #328]	@ (8007404 <_printf_i+0x234>)
 80072bc:	6033      	str	r3, [r6, #0]
 80072be:	bf14      	ite	ne
 80072c0:	230a      	movne	r3, #10
 80072c2:	2308      	moveq	r3, #8
 80072c4:	2100      	movs	r1, #0
 80072c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80072ca:	6866      	ldr	r6, [r4, #4]
 80072cc:	60a6      	str	r6, [r4, #8]
 80072ce:	2e00      	cmp	r6, #0
 80072d0:	db05      	blt.n	80072de <_printf_i+0x10e>
 80072d2:	6821      	ldr	r1, [r4, #0]
 80072d4:	432e      	orrs	r6, r5
 80072d6:	f021 0104 	bic.w	r1, r1, #4
 80072da:	6021      	str	r1, [r4, #0]
 80072dc:	d04b      	beq.n	8007376 <_printf_i+0x1a6>
 80072de:	4616      	mov	r6, r2
 80072e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80072e4:	fb03 5711 	mls	r7, r3, r1, r5
 80072e8:	5dc7      	ldrb	r7, [r0, r7]
 80072ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80072ee:	462f      	mov	r7, r5
 80072f0:	42bb      	cmp	r3, r7
 80072f2:	460d      	mov	r5, r1
 80072f4:	d9f4      	bls.n	80072e0 <_printf_i+0x110>
 80072f6:	2b08      	cmp	r3, #8
 80072f8:	d10b      	bne.n	8007312 <_printf_i+0x142>
 80072fa:	6823      	ldr	r3, [r4, #0]
 80072fc:	07df      	lsls	r7, r3, #31
 80072fe:	d508      	bpl.n	8007312 <_printf_i+0x142>
 8007300:	6923      	ldr	r3, [r4, #16]
 8007302:	6861      	ldr	r1, [r4, #4]
 8007304:	4299      	cmp	r1, r3
 8007306:	bfde      	ittt	le
 8007308:	2330      	movle	r3, #48	@ 0x30
 800730a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800730e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007312:	1b92      	subs	r2, r2, r6
 8007314:	6122      	str	r2, [r4, #16]
 8007316:	f8cd a000 	str.w	sl, [sp]
 800731a:	464b      	mov	r3, r9
 800731c:	aa03      	add	r2, sp, #12
 800731e:	4621      	mov	r1, r4
 8007320:	4640      	mov	r0, r8
 8007322:	f7ff fee7 	bl	80070f4 <_printf_common>
 8007326:	3001      	adds	r0, #1
 8007328:	d14a      	bne.n	80073c0 <_printf_i+0x1f0>
 800732a:	f04f 30ff 	mov.w	r0, #4294967295
 800732e:	b004      	add	sp, #16
 8007330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007334:	6823      	ldr	r3, [r4, #0]
 8007336:	f043 0320 	orr.w	r3, r3, #32
 800733a:	6023      	str	r3, [r4, #0]
 800733c:	4832      	ldr	r0, [pc, #200]	@ (8007408 <_printf_i+0x238>)
 800733e:	2778      	movs	r7, #120	@ 0x78
 8007340:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007344:	6823      	ldr	r3, [r4, #0]
 8007346:	6831      	ldr	r1, [r6, #0]
 8007348:	061f      	lsls	r7, r3, #24
 800734a:	f851 5b04 	ldr.w	r5, [r1], #4
 800734e:	d402      	bmi.n	8007356 <_printf_i+0x186>
 8007350:	065f      	lsls	r7, r3, #25
 8007352:	bf48      	it	mi
 8007354:	b2ad      	uxthmi	r5, r5
 8007356:	6031      	str	r1, [r6, #0]
 8007358:	07d9      	lsls	r1, r3, #31
 800735a:	bf44      	itt	mi
 800735c:	f043 0320 	orrmi.w	r3, r3, #32
 8007360:	6023      	strmi	r3, [r4, #0]
 8007362:	b11d      	cbz	r5, 800736c <_printf_i+0x19c>
 8007364:	2310      	movs	r3, #16
 8007366:	e7ad      	b.n	80072c4 <_printf_i+0xf4>
 8007368:	4826      	ldr	r0, [pc, #152]	@ (8007404 <_printf_i+0x234>)
 800736a:	e7e9      	b.n	8007340 <_printf_i+0x170>
 800736c:	6823      	ldr	r3, [r4, #0]
 800736e:	f023 0320 	bic.w	r3, r3, #32
 8007372:	6023      	str	r3, [r4, #0]
 8007374:	e7f6      	b.n	8007364 <_printf_i+0x194>
 8007376:	4616      	mov	r6, r2
 8007378:	e7bd      	b.n	80072f6 <_printf_i+0x126>
 800737a:	6833      	ldr	r3, [r6, #0]
 800737c:	6825      	ldr	r5, [r4, #0]
 800737e:	6961      	ldr	r1, [r4, #20]
 8007380:	1d18      	adds	r0, r3, #4
 8007382:	6030      	str	r0, [r6, #0]
 8007384:	062e      	lsls	r6, r5, #24
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	d501      	bpl.n	800738e <_printf_i+0x1be>
 800738a:	6019      	str	r1, [r3, #0]
 800738c:	e002      	b.n	8007394 <_printf_i+0x1c4>
 800738e:	0668      	lsls	r0, r5, #25
 8007390:	d5fb      	bpl.n	800738a <_printf_i+0x1ba>
 8007392:	8019      	strh	r1, [r3, #0]
 8007394:	2300      	movs	r3, #0
 8007396:	6123      	str	r3, [r4, #16]
 8007398:	4616      	mov	r6, r2
 800739a:	e7bc      	b.n	8007316 <_printf_i+0x146>
 800739c:	6833      	ldr	r3, [r6, #0]
 800739e:	1d1a      	adds	r2, r3, #4
 80073a0:	6032      	str	r2, [r6, #0]
 80073a2:	681e      	ldr	r6, [r3, #0]
 80073a4:	6862      	ldr	r2, [r4, #4]
 80073a6:	2100      	movs	r1, #0
 80073a8:	4630      	mov	r0, r6
 80073aa:	f7f8 ff39 	bl	8000220 <memchr>
 80073ae:	b108      	cbz	r0, 80073b4 <_printf_i+0x1e4>
 80073b0:	1b80      	subs	r0, r0, r6
 80073b2:	6060      	str	r0, [r4, #4]
 80073b4:	6863      	ldr	r3, [r4, #4]
 80073b6:	6123      	str	r3, [r4, #16]
 80073b8:	2300      	movs	r3, #0
 80073ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073be:	e7aa      	b.n	8007316 <_printf_i+0x146>
 80073c0:	6923      	ldr	r3, [r4, #16]
 80073c2:	4632      	mov	r2, r6
 80073c4:	4649      	mov	r1, r9
 80073c6:	4640      	mov	r0, r8
 80073c8:	47d0      	blx	sl
 80073ca:	3001      	adds	r0, #1
 80073cc:	d0ad      	beq.n	800732a <_printf_i+0x15a>
 80073ce:	6823      	ldr	r3, [r4, #0]
 80073d0:	079b      	lsls	r3, r3, #30
 80073d2:	d413      	bmi.n	80073fc <_printf_i+0x22c>
 80073d4:	68e0      	ldr	r0, [r4, #12]
 80073d6:	9b03      	ldr	r3, [sp, #12]
 80073d8:	4298      	cmp	r0, r3
 80073da:	bfb8      	it	lt
 80073dc:	4618      	movlt	r0, r3
 80073de:	e7a6      	b.n	800732e <_printf_i+0x15e>
 80073e0:	2301      	movs	r3, #1
 80073e2:	4632      	mov	r2, r6
 80073e4:	4649      	mov	r1, r9
 80073e6:	4640      	mov	r0, r8
 80073e8:	47d0      	blx	sl
 80073ea:	3001      	adds	r0, #1
 80073ec:	d09d      	beq.n	800732a <_printf_i+0x15a>
 80073ee:	3501      	adds	r5, #1
 80073f0:	68e3      	ldr	r3, [r4, #12]
 80073f2:	9903      	ldr	r1, [sp, #12]
 80073f4:	1a5b      	subs	r3, r3, r1
 80073f6:	42ab      	cmp	r3, r5
 80073f8:	dcf2      	bgt.n	80073e0 <_printf_i+0x210>
 80073fa:	e7eb      	b.n	80073d4 <_printf_i+0x204>
 80073fc:	2500      	movs	r5, #0
 80073fe:	f104 0619 	add.w	r6, r4, #25
 8007402:	e7f5      	b.n	80073f0 <_printf_i+0x220>
 8007404:	08007999 	.word	0x08007999
 8007408:	080079aa 	.word	0x080079aa

0800740c <__sflush_r>:
 800740c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007414:	0716      	lsls	r6, r2, #28
 8007416:	4605      	mov	r5, r0
 8007418:	460c      	mov	r4, r1
 800741a:	d454      	bmi.n	80074c6 <__sflush_r+0xba>
 800741c:	684b      	ldr	r3, [r1, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	dc02      	bgt.n	8007428 <__sflush_r+0x1c>
 8007422:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007424:	2b00      	cmp	r3, #0
 8007426:	dd48      	ble.n	80074ba <__sflush_r+0xae>
 8007428:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800742a:	2e00      	cmp	r6, #0
 800742c:	d045      	beq.n	80074ba <__sflush_r+0xae>
 800742e:	2300      	movs	r3, #0
 8007430:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007434:	682f      	ldr	r7, [r5, #0]
 8007436:	6a21      	ldr	r1, [r4, #32]
 8007438:	602b      	str	r3, [r5, #0]
 800743a:	d030      	beq.n	800749e <__sflush_r+0x92>
 800743c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800743e:	89a3      	ldrh	r3, [r4, #12]
 8007440:	0759      	lsls	r1, r3, #29
 8007442:	d505      	bpl.n	8007450 <__sflush_r+0x44>
 8007444:	6863      	ldr	r3, [r4, #4]
 8007446:	1ad2      	subs	r2, r2, r3
 8007448:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800744a:	b10b      	cbz	r3, 8007450 <__sflush_r+0x44>
 800744c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800744e:	1ad2      	subs	r2, r2, r3
 8007450:	2300      	movs	r3, #0
 8007452:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007454:	6a21      	ldr	r1, [r4, #32]
 8007456:	4628      	mov	r0, r5
 8007458:	47b0      	blx	r6
 800745a:	1c43      	adds	r3, r0, #1
 800745c:	89a3      	ldrh	r3, [r4, #12]
 800745e:	d106      	bne.n	800746e <__sflush_r+0x62>
 8007460:	6829      	ldr	r1, [r5, #0]
 8007462:	291d      	cmp	r1, #29
 8007464:	d82b      	bhi.n	80074be <__sflush_r+0xb2>
 8007466:	4a2a      	ldr	r2, [pc, #168]	@ (8007510 <__sflush_r+0x104>)
 8007468:	40ca      	lsrs	r2, r1
 800746a:	07d6      	lsls	r6, r2, #31
 800746c:	d527      	bpl.n	80074be <__sflush_r+0xb2>
 800746e:	2200      	movs	r2, #0
 8007470:	6062      	str	r2, [r4, #4]
 8007472:	04d9      	lsls	r1, r3, #19
 8007474:	6922      	ldr	r2, [r4, #16]
 8007476:	6022      	str	r2, [r4, #0]
 8007478:	d504      	bpl.n	8007484 <__sflush_r+0x78>
 800747a:	1c42      	adds	r2, r0, #1
 800747c:	d101      	bne.n	8007482 <__sflush_r+0x76>
 800747e:	682b      	ldr	r3, [r5, #0]
 8007480:	b903      	cbnz	r3, 8007484 <__sflush_r+0x78>
 8007482:	6560      	str	r0, [r4, #84]	@ 0x54
 8007484:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007486:	602f      	str	r7, [r5, #0]
 8007488:	b1b9      	cbz	r1, 80074ba <__sflush_r+0xae>
 800748a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800748e:	4299      	cmp	r1, r3
 8007490:	d002      	beq.n	8007498 <__sflush_r+0x8c>
 8007492:	4628      	mov	r0, r5
 8007494:	f7ff fc8c 	bl	8006db0 <_free_r>
 8007498:	2300      	movs	r3, #0
 800749a:	6363      	str	r3, [r4, #52]	@ 0x34
 800749c:	e00d      	b.n	80074ba <__sflush_r+0xae>
 800749e:	2301      	movs	r3, #1
 80074a0:	4628      	mov	r0, r5
 80074a2:	47b0      	blx	r6
 80074a4:	4602      	mov	r2, r0
 80074a6:	1c50      	adds	r0, r2, #1
 80074a8:	d1c9      	bne.n	800743e <__sflush_r+0x32>
 80074aa:	682b      	ldr	r3, [r5, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d0c6      	beq.n	800743e <__sflush_r+0x32>
 80074b0:	2b1d      	cmp	r3, #29
 80074b2:	d001      	beq.n	80074b8 <__sflush_r+0xac>
 80074b4:	2b16      	cmp	r3, #22
 80074b6:	d11e      	bne.n	80074f6 <__sflush_r+0xea>
 80074b8:	602f      	str	r7, [r5, #0]
 80074ba:	2000      	movs	r0, #0
 80074bc:	e022      	b.n	8007504 <__sflush_r+0xf8>
 80074be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074c2:	b21b      	sxth	r3, r3
 80074c4:	e01b      	b.n	80074fe <__sflush_r+0xf2>
 80074c6:	690f      	ldr	r7, [r1, #16]
 80074c8:	2f00      	cmp	r7, #0
 80074ca:	d0f6      	beq.n	80074ba <__sflush_r+0xae>
 80074cc:	0793      	lsls	r3, r2, #30
 80074ce:	680e      	ldr	r6, [r1, #0]
 80074d0:	bf08      	it	eq
 80074d2:	694b      	ldreq	r3, [r1, #20]
 80074d4:	600f      	str	r7, [r1, #0]
 80074d6:	bf18      	it	ne
 80074d8:	2300      	movne	r3, #0
 80074da:	eba6 0807 	sub.w	r8, r6, r7
 80074de:	608b      	str	r3, [r1, #8]
 80074e0:	f1b8 0f00 	cmp.w	r8, #0
 80074e4:	dde9      	ble.n	80074ba <__sflush_r+0xae>
 80074e6:	6a21      	ldr	r1, [r4, #32]
 80074e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80074ea:	4643      	mov	r3, r8
 80074ec:	463a      	mov	r2, r7
 80074ee:	4628      	mov	r0, r5
 80074f0:	47b0      	blx	r6
 80074f2:	2800      	cmp	r0, #0
 80074f4:	dc08      	bgt.n	8007508 <__sflush_r+0xfc>
 80074f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074fe:	81a3      	strh	r3, [r4, #12]
 8007500:	f04f 30ff 	mov.w	r0, #4294967295
 8007504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007508:	4407      	add	r7, r0
 800750a:	eba8 0800 	sub.w	r8, r8, r0
 800750e:	e7e7      	b.n	80074e0 <__sflush_r+0xd4>
 8007510:	20400001 	.word	0x20400001

08007514 <_fflush_r>:
 8007514:	b538      	push	{r3, r4, r5, lr}
 8007516:	690b      	ldr	r3, [r1, #16]
 8007518:	4605      	mov	r5, r0
 800751a:	460c      	mov	r4, r1
 800751c:	b913      	cbnz	r3, 8007524 <_fflush_r+0x10>
 800751e:	2500      	movs	r5, #0
 8007520:	4628      	mov	r0, r5
 8007522:	bd38      	pop	{r3, r4, r5, pc}
 8007524:	b118      	cbz	r0, 800752e <_fflush_r+0x1a>
 8007526:	6a03      	ldr	r3, [r0, #32]
 8007528:	b90b      	cbnz	r3, 800752e <_fflush_r+0x1a>
 800752a:	f7ff f969 	bl	8006800 <__sinit>
 800752e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d0f3      	beq.n	800751e <_fflush_r+0xa>
 8007536:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007538:	07d0      	lsls	r0, r2, #31
 800753a:	d404      	bmi.n	8007546 <_fflush_r+0x32>
 800753c:	0599      	lsls	r1, r3, #22
 800753e:	d402      	bmi.n	8007546 <_fflush_r+0x32>
 8007540:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007542:	f7ff fc24 	bl	8006d8e <__retarget_lock_acquire_recursive>
 8007546:	4628      	mov	r0, r5
 8007548:	4621      	mov	r1, r4
 800754a:	f7ff ff5f 	bl	800740c <__sflush_r>
 800754e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007550:	07da      	lsls	r2, r3, #31
 8007552:	4605      	mov	r5, r0
 8007554:	d4e4      	bmi.n	8007520 <_fflush_r+0xc>
 8007556:	89a3      	ldrh	r3, [r4, #12]
 8007558:	059b      	lsls	r3, r3, #22
 800755a:	d4e1      	bmi.n	8007520 <_fflush_r+0xc>
 800755c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800755e:	f7ff fc17 	bl	8006d90 <__retarget_lock_release_recursive>
 8007562:	e7dd      	b.n	8007520 <_fflush_r+0xc>

08007564 <__swhatbuf_r>:
 8007564:	b570      	push	{r4, r5, r6, lr}
 8007566:	460c      	mov	r4, r1
 8007568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800756c:	2900      	cmp	r1, #0
 800756e:	b096      	sub	sp, #88	@ 0x58
 8007570:	4615      	mov	r5, r2
 8007572:	461e      	mov	r6, r3
 8007574:	da0d      	bge.n	8007592 <__swhatbuf_r+0x2e>
 8007576:	89a3      	ldrh	r3, [r4, #12]
 8007578:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800757c:	f04f 0100 	mov.w	r1, #0
 8007580:	bf14      	ite	ne
 8007582:	2340      	movne	r3, #64	@ 0x40
 8007584:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007588:	2000      	movs	r0, #0
 800758a:	6031      	str	r1, [r6, #0]
 800758c:	602b      	str	r3, [r5, #0]
 800758e:	b016      	add	sp, #88	@ 0x58
 8007590:	bd70      	pop	{r4, r5, r6, pc}
 8007592:	466a      	mov	r2, sp
 8007594:	f000 f862 	bl	800765c <_fstat_r>
 8007598:	2800      	cmp	r0, #0
 800759a:	dbec      	blt.n	8007576 <__swhatbuf_r+0x12>
 800759c:	9901      	ldr	r1, [sp, #4]
 800759e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80075a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80075a6:	4259      	negs	r1, r3
 80075a8:	4159      	adcs	r1, r3
 80075aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075ae:	e7eb      	b.n	8007588 <__swhatbuf_r+0x24>

080075b0 <__smakebuf_r>:
 80075b0:	898b      	ldrh	r3, [r1, #12]
 80075b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075b4:	079d      	lsls	r5, r3, #30
 80075b6:	4606      	mov	r6, r0
 80075b8:	460c      	mov	r4, r1
 80075ba:	d507      	bpl.n	80075cc <__smakebuf_r+0x1c>
 80075bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80075c0:	6023      	str	r3, [r4, #0]
 80075c2:	6123      	str	r3, [r4, #16]
 80075c4:	2301      	movs	r3, #1
 80075c6:	6163      	str	r3, [r4, #20]
 80075c8:	b003      	add	sp, #12
 80075ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075cc:	ab01      	add	r3, sp, #4
 80075ce:	466a      	mov	r2, sp
 80075d0:	f7ff ffc8 	bl	8007564 <__swhatbuf_r>
 80075d4:	9f00      	ldr	r7, [sp, #0]
 80075d6:	4605      	mov	r5, r0
 80075d8:	4639      	mov	r1, r7
 80075da:	4630      	mov	r0, r6
 80075dc:	f7fe fff8 	bl	80065d0 <_malloc_r>
 80075e0:	b948      	cbnz	r0, 80075f6 <__smakebuf_r+0x46>
 80075e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075e6:	059a      	lsls	r2, r3, #22
 80075e8:	d4ee      	bmi.n	80075c8 <__smakebuf_r+0x18>
 80075ea:	f023 0303 	bic.w	r3, r3, #3
 80075ee:	f043 0302 	orr.w	r3, r3, #2
 80075f2:	81a3      	strh	r3, [r4, #12]
 80075f4:	e7e2      	b.n	80075bc <__smakebuf_r+0xc>
 80075f6:	89a3      	ldrh	r3, [r4, #12]
 80075f8:	6020      	str	r0, [r4, #0]
 80075fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075fe:	81a3      	strh	r3, [r4, #12]
 8007600:	9b01      	ldr	r3, [sp, #4]
 8007602:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007606:	b15b      	cbz	r3, 8007620 <__smakebuf_r+0x70>
 8007608:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800760c:	4630      	mov	r0, r6
 800760e:	f000 f837 	bl	8007680 <_isatty_r>
 8007612:	b128      	cbz	r0, 8007620 <__smakebuf_r+0x70>
 8007614:	89a3      	ldrh	r3, [r4, #12]
 8007616:	f023 0303 	bic.w	r3, r3, #3
 800761a:	f043 0301 	orr.w	r3, r3, #1
 800761e:	81a3      	strh	r3, [r4, #12]
 8007620:	89a3      	ldrh	r3, [r4, #12]
 8007622:	431d      	orrs	r5, r3
 8007624:	81a5      	strh	r5, [r4, #12]
 8007626:	e7cf      	b.n	80075c8 <__smakebuf_r+0x18>

08007628 <memmove>:
 8007628:	4288      	cmp	r0, r1
 800762a:	b510      	push	{r4, lr}
 800762c:	eb01 0402 	add.w	r4, r1, r2
 8007630:	d902      	bls.n	8007638 <memmove+0x10>
 8007632:	4284      	cmp	r4, r0
 8007634:	4623      	mov	r3, r4
 8007636:	d807      	bhi.n	8007648 <memmove+0x20>
 8007638:	1e43      	subs	r3, r0, #1
 800763a:	42a1      	cmp	r1, r4
 800763c:	d008      	beq.n	8007650 <memmove+0x28>
 800763e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007642:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007646:	e7f8      	b.n	800763a <memmove+0x12>
 8007648:	4402      	add	r2, r0
 800764a:	4601      	mov	r1, r0
 800764c:	428a      	cmp	r2, r1
 800764e:	d100      	bne.n	8007652 <memmove+0x2a>
 8007650:	bd10      	pop	{r4, pc}
 8007652:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007656:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800765a:	e7f7      	b.n	800764c <memmove+0x24>

0800765c <_fstat_r>:
 800765c:	b538      	push	{r3, r4, r5, lr}
 800765e:	4d07      	ldr	r5, [pc, #28]	@ (800767c <_fstat_r+0x20>)
 8007660:	2300      	movs	r3, #0
 8007662:	4604      	mov	r4, r0
 8007664:	4608      	mov	r0, r1
 8007666:	4611      	mov	r1, r2
 8007668:	602b      	str	r3, [r5, #0]
 800766a:	f7f9 ffee 	bl	800164a <_fstat>
 800766e:	1c43      	adds	r3, r0, #1
 8007670:	d102      	bne.n	8007678 <_fstat_r+0x1c>
 8007672:	682b      	ldr	r3, [r5, #0]
 8007674:	b103      	cbz	r3, 8007678 <_fstat_r+0x1c>
 8007676:	6023      	str	r3, [r4, #0]
 8007678:	bd38      	pop	{r3, r4, r5, pc}
 800767a:	bf00      	nop
 800767c:	200106f8 	.word	0x200106f8

08007680 <_isatty_r>:
 8007680:	b538      	push	{r3, r4, r5, lr}
 8007682:	4d06      	ldr	r5, [pc, #24]	@ (800769c <_isatty_r+0x1c>)
 8007684:	2300      	movs	r3, #0
 8007686:	4604      	mov	r4, r0
 8007688:	4608      	mov	r0, r1
 800768a:	602b      	str	r3, [r5, #0]
 800768c:	f7f9 ffed 	bl	800166a <_isatty>
 8007690:	1c43      	adds	r3, r0, #1
 8007692:	d102      	bne.n	800769a <_isatty_r+0x1a>
 8007694:	682b      	ldr	r3, [r5, #0]
 8007696:	b103      	cbz	r3, 800769a <_isatty_r+0x1a>
 8007698:	6023      	str	r3, [r4, #0]
 800769a:	bd38      	pop	{r3, r4, r5, pc}
 800769c:	200106f8 	.word	0x200106f8

080076a0 <_realloc_r>:
 80076a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076a4:	4607      	mov	r7, r0
 80076a6:	4614      	mov	r4, r2
 80076a8:	460d      	mov	r5, r1
 80076aa:	b921      	cbnz	r1, 80076b6 <_realloc_r+0x16>
 80076ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076b0:	4611      	mov	r1, r2
 80076b2:	f7fe bf8d 	b.w	80065d0 <_malloc_r>
 80076b6:	b92a      	cbnz	r2, 80076c4 <_realloc_r+0x24>
 80076b8:	f7ff fb7a 	bl	8006db0 <_free_r>
 80076bc:	4625      	mov	r5, r4
 80076be:	4628      	mov	r0, r5
 80076c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076c4:	f000 f81a 	bl	80076fc <_malloc_usable_size_r>
 80076c8:	4284      	cmp	r4, r0
 80076ca:	4606      	mov	r6, r0
 80076cc:	d802      	bhi.n	80076d4 <_realloc_r+0x34>
 80076ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80076d2:	d8f4      	bhi.n	80076be <_realloc_r+0x1e>
 80076d4:	4621      	mov	r1, r4
 80076d6:	4638      	mov	r0, r7
 80076d8:	f7fe ff7a 	bl	80065d0 <_malloc_r>
 80076dc:	4680      	mov	r8, r0
 80076de:	b908      	cbnz	r0, 80076e4 <_realloc_r+0x44>
 80076e0:	4645      	mov	r5, r8
 80076e2:	e7ec      	b.n	80076be <_realloc_r+0x1e>
 80076e4:	42b4      	cmp	r4, r6
 80076e6:	4622      	mov	r2, r4
 80076e8:	4629      	mov	r1, r5
 80076ea:	bf28      	it	cs
 80076ec:	4632      	movcs	r2, r6
 80076ee:	f7ff fb50 	bl	8006d92 <memcpy>
 80076f2:	4629      	mov	r1, r5
 80076f4:	4638      	mov	r0, r7
 80076f6:	f7ff fb5b 	bl	8006db0 <_free_r>
 80076fa:	e7f1      	b.n	80076e0 <_realloc_r+0x40>

080076fc <_malloc_usable_size_r>:
 80076fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007700:	1f18      	subs	r0, r3, #4
 8007702:	2b00      	cmp	r3, #0
 8007704:	bfbc      	itt	lt
 8007706:	580b      	ldrlt	r3, [r1, r0]
 8007708:	18c0      	addlt	r0, r0, r3
 800770a:	4770      	bx	lr

0800770c <_init>:
 800770c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800770e:	bf00      	nop
 8007710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007712:	bc08      	pop	{r3}
 8007714:	469e      	mov	lr, r3
 8007716:	4770      	bx	lr

08007718 <_fini>:
 8007718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771a:	bf00      	nop
 800771c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771e:	bc08      	pop	{r3}
 8007720:	469e      	mov	lr, r3
 8007722:	4770      	bx	lr
