
vvvf.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <prog_ptr>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	b573      	push	{r0, r1, r4, r5, r6, lr}
   6:	4b26      	ldr	r3, [pc, #152]	; (a0 <init+0x9c>)
   8:	4c24      	ldr	r4, [pc, #144]	; (9c <init+0x98>)
   a:	4605      	mov	r5, r0
   c:	4825      	ldr	r0, [pc, #148]	; (a4 <init+0xa0>)
   e:	447b      	add	r3, pc
  10:	4478      	add	r0, pc
  12:	681b      	ldr	r3, [r3, #0]
  14:	9001      	str	r0, [sp, #4]
  16:	f001 fdd9 	bl	1bcc <InitializeConfiguration>
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	f001 fec8 	bl	1db0 <PrintInverterConfig>
  20:	4b21      	ldr	r3, [pc, #132]	; (a8 <init+0xa4>)
  22:	4922      	ldr	r1, [pc, #136]	; (ac <init+0xa8>)
  24:	4822      	ldr	r0, [pc, #136]	; (b0 <init+0xac>)
  26:	447b      	add	r3, pc
  28:	2600      	movs	r6, #0
  2a:	711e      	strb	r6, [r3, #4]
  2c:	4b21      	ldr	r3, [pc, #132]	; (b4 <init+0xb0>)
  2e:	447b      	add	r3, pc
  30:	4479      	add	r1, pc
  32:	711e      	strb	r6, [r3, #4]
  34:	4478      	add	r0, pc
  36:	6823      	ldr	r3, [r4, #0]
  38:	4798      	blx	r3
  3a:	491f      	ldr	r1, [pc, #124]	; (b8 <init+0xb4>)
  3c:	481f      	ldr	r0, [pc, #124]	; (bc <init+0xb8>)
  3e:	6823      	ldr	r3, [r4, #0]
  40:	4479      	add	r1, pc
  42:	4478      	add	r0, pc
  44:	4798      	blx	r3
  46:	491e      	ldr	r1, [pc, #120]	; (c0 <init+0xbc>)
  48:	481e      	ldr	r0, [pc, #120]	; (c4 <init+0xc0>)
  4a:	6823      	ldr	r3, [r4, #0]
  4c:	4479      	add	r1, pc
  4e:	4478      	add	r0, pc
  50:	4798      	blx	r3
  52:	491d      	ldr	r1, [pc, #116]	; (c8 <init+0xc4>)
  54:	481d      	ldr	r0, [pc, #116]	; (cc <init+0xc8>)
  56:	6823      	ldr	r3, [r4, #0]
  58:	4479      	add	r1, pc
  5a:	4478      	add	r0, pc
  5c:	4798      	blx	r3
  5e:	491c      	ldr	r1, [pc, #112]	; (d0 <init+0xcc>)
  60:	481c      	ldr	r0, [pc, #112]	; (d4 <init+0xd0>)
  62:	6823      	ldr	r3, [r4, #0]
  64:	4479      	add	r1, pc
  66:	4478      	add	r0, pc
  68:	4798      	blx	r3
  6a:	491b      	ldr	r1, [pc, #108]	; (d8 <init+0xd4>)
  6c:	481b      	ldr	r0, [pc, #108]	; (dc <init+0xd8>)
  6e:	6823      	ldr	r3, [r4, #0]
  70:	4479      	add	r1, pc
  72:	4478      	add	r0, pc
  74:	4798      	blx	r3
  76:	491a      	ldr	r1, [pc, #104]	; (e0 <init+0xdc>)
  78:	481a      	ldr	r0, [pc, #104]	; (e4 <init+0xe0>)
  7a:	6823      	ldr	r3, [r4, #0]
  7c:	4479      	add	r1, pc
  7e:	4478      	add	r0, pc
  80:	4798      	blx	r3
  82:	4b19      	ldr	r3, [pc, #100]	; (e8 <init+0xe4>)
  84:	4819      	ldr	r0, [pc, #100]	; (ec <init+0xe8>)
  86:	447b      	add	r3, pc
  88:	e9c5 3600 	strd	r3, r6, [r5]
  8c:	4478      	add	r0, pc
  8e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
  92:	4798      	blx	r3
  94:	2001      	movs	r0, #1
  96:	b002      	add	sp, #8
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	bf00      	nop
  9c:	1000f800 	andne	pc, r0, r0, lsl #16
  a0:	ffffffee 			; <UNDEFINED> instruction: 0xffffffee
  a4:	00000118 	andeq	r0, r0, r8, lsl r1
  a8:	000004e2 	andeq	r0, r0, r2, ror #9
  ac:	00001255 	andeq	r1, r0, r5, asr r2
  b0:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
  b4:	00000512 	andeq	r0, r0, r2, lsl r5
  b8:	00001321 	andeq	r1, r0, r1, lsr #6
  bc:	00000cbf 			; <UNDEFINED> instruction: 0x00000cbf
  c0:	00001391 	muleq	r0, r1, r3
  c4:	00000cc7 	andeq	r0, r0, r7, asr #25
  c8:	0000190d 	andeq	r1, r0, sp, lsl #18
  cc:	00000cc9 	andeq	r0, r0, r9, asr #25
  d0:	0000199d 	muleq	r0, sp, r9
  d4:	00000cd3 	ldrdeq	r0, [r0], -r3
  d8:	00001a2d 	andeq	r1, r0, sp, lsr #20
  dc:	00000cd8 	ldrdeq	r0, [r0], -r8
  e0:	00001a61 	andeq	r1, r0, r1, ror #20
  e4:	00000ce0 	andeq	r0, r0, r0, ror #25
  e8:	00001663 	andeq	r1, r0, r3, ror #12
  ec:	00000ce4 	andeq	r0, r0, r4, ror #25

Disassembly of section .data.rotor_state:

000000f0 <rotor_state>:
  f0:	Address 0x00000000000000f0 is out of bounds.


Disassembly of section .data.lfsr:

000000f2 <lfsr>:
  f2:	Address 0x00000000000000f2 is out of bounds.


Disassembly of section .bss.ActiveSpeedRange:

000000f4 <ActiveSpeedRange>:
	...

Disassembly of section .bss.Conf:

0000012c <Conf>:
	...

Disassembly of section .bss.active_current_index:

000004b8 <active_current_index>:
 4b8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_hz_index:

000004bc <active_hz_index>:
 4bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_rpm_index:

000004c0 <active_rpm_index>:
 4c0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_speed_index:

000004c4 <active_speed_index>:
 4c4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.amplitude:

000004c8 <amplitude>:
 4c8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.buffer_ready_for_consumption:

000004cc <buffer_ready_for_consumption>:
 4cc:	Address 0x00000000000004cc is out of bounds.


Disassembly of section .bss.buffers:

000004d0 <buffers>:
	...

Disassembly of section .bss.consumer_index:

000004dc <consumer_index>:
 4dc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.current_samples:

000004e0 <current_samples>:
	...

Disassembly of section .bss.generator:

000004f4 <generator>:
	...

Disassembly of section .bss.generator_thread_data:

0000050c <generator_thread_data>:
	...

Disassembly of section .bss.hz_samples:

00000514 <hz_samples>:
	...

Disassembly of section .bss.inverter_current:

00000528 <inverter_current>:
 528:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.inverter_enabled:

0000052c <inverter_enabled>:
 52c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.inverter_hz:

00000530 <inverter_hz>:
 530:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_comsumed:

00000534 <last_samples_comsumed>:
 534:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_generated:

00000538 <last_samples_generated>:
 538:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_time:

0000053c <last_time>:
 53c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.motor_poles:

00000540 <motor_poles>:
 540:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.playback_thread_data:

00000544 <playback_thread_data>:
	...

Disassembly of section .bss.producer_index:

0000054c <producer_index>:
 54c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.rpm_samples:

00000550 <rpm_samples>:
	...

Disassembly of section .bss.samples_consumed:

00000564 <samples_consumed>:
 564:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.samples_generated:

00000568 <samples_generated>:
 568:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.lookup_index:

0000056c <lookup_index>:
	...

Disassembly of section .got:

00000570 <.got>:
 570:	00000f20 	andeq	r0, r0, r0, lsr #30

00000574 <_GLOBAL_OFFSET_TABLE_>:
	...

Disassembly of section .text:

00000580 <__aeabi_drsub>:
     580:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     584:	e002      	b.n	58c <__adddf3>
     586:	bf00      	nop

00000588 <__aeabi_dsub>:
     588:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000058c <__adddf3>:
     58c:	b530      	push	{r4, r5, lr}
     58e:	ea4f 0441 	mov.w	r4, r1, lsl #1
     592:	ea4f 0543 	mov.w	r5, r3, lsl #1
     596:	ea94 0f05 	teq	r4, r5
     59a:	bf08      	it	eq
     59c:	ea90 0f02 	teqeq	r0, r2
     5a0:	bf1f      	itttt	ne
     5a2:	ea54 0c00 	orrsne.w	ip, r4, r0
     5a6:	ea55 0c02 	orrsne.w	ip, r5, r2
     5aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     5ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     5b2:	f000 80e2 	beq.w	77a <__adddf3+0x1ee>
     5b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
     5ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     5be:	bfb8      	it	lt
     5c0:	426d      	neglt	r5, r5
     5c2:	dd0c      	ble.n	5de <__adddf3+0x52>
     5c4:	442c      	add	r4, r5
     5c6:	ea80 0202 	eor.w	r2, r0, r2
     5ca:	ea81 0303 	eor.w	r3, r1, r3
     5ce:	ea82 0000 	eor.w	r0, r2, r0
     5d2:	ea83 0101 	eor.w	r1, r3, r1
     5d6:	ea80 0202 	eor.w	r2, r0, r2
     5da:	ea81 0303 	eor.w	r3, r1, r3
     5de:	2d36      	cmp	r5, #54	; 0x36
     5e0:	bf88      	it	hi
     5e2:	bd30      	pophi	{r4, r5, pc}
     5e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     5e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     5ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     5f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     5f4:	d002      	beq.n	5fc <__adddf3+0x70>
     5f6:	4240      	negs	r0, r0
     5f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     5fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     600:	ea4f 3303 	mov.w	r3, r3, lsl #12
     604:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     608:	d002      	beq.n	610 <__adddf3+0x84>
     60a:	4252      	negs	r2, r2
     60c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     610:	ea94 0f05 	teq	r4, r5
     614:	f000 80a7 	beq.w	766 <__adddf3+0x1da>
     618:	f1a4 0401 	sub.w	r4, r4, #1
     61c:	f1d5 0e20 	rsbs	lr, r5, #32
     620:	db0d      	blt.n	63e <__adddf3+0xb2>
     622:	fa02 fc0e 	lsl.w	ip, r2, lr
     626:	fa22 f205 	lsr.w	r2, r2, r5
     62a:	1880      	adds	r0, r0, r2
     62c:	f141 0100 	adc.w	r1, r1, #0
     630:	fa03 f20e 	lsl.w	r2, r3, lr
     634:	1880      	adds	r0, r0, r2
     636:	fa43 f305 	asr.w	r3, r3, r5
     63a:	4159      	adcs	r1, r3
     63c:	e00e      	b.n	65c <__adddf3+0xd0>
     63e:	f1a5 0520 	sub.w	r5, r5, #32
     642:	f10e 0e20 	add.w	lr, lr, #32
     646:	2a01      	cmp	r2, #1
     648:	fa03 fc0e 	lsl.w	ip, r3, lr
     64c:	bf28      	it	cs
     64e:	f04c 0c02 	orrcs.w	ip, ip, #2
     652:	fa43 f305 	asr.w	r3, r3, r5
     656:	18c0      	adds	r0, r0, r3
     658:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     65c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     660:	d507      	bpl.n	672 <__adddf3+0xe6>
     662:	f04f 0e00 	mov.w	lr, #0
     666:	f1dc 0c00 	rsbs	ip, ip, #0
     66a:	eb7e 0000 	sbcs.w	r0, lr, r0
     66e:	eb6e 0101 	sbc.w	r1, lr, r1
     672:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     676:	d31b      	bcc.n	6b0 <__adddf3+0x124>
     678:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     67c:	d30c      	bcc.n	698 <__adddf3+0x10c>
     67e:	0849      	lsrs	r1, r1, #1
     680:	ea5f 0030 	movs.w	r0, r0, rrx
     684:	ea4f 0c3c 	mov.w	ip, ip, rrx
     688:	f104 0401 	add.w	r4, r4, #1
     68c:	ea4f 5244 	mov.w	r2, r4, lsl #21
     690:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     694:	f080 809a 	bcs.w	7cc <__adddf3+0x240>
     698:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     69c:	bf08      	it	eq
     69e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     6a2:	f150 0000 	adcs.w	r0, r0, #0
     6a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     6aa:	ea41 0105 	orr.w	r1, r1, r5
     6ae:	bd30      	pop	{r4, r5, pc}
     6b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     6b4:	4140      	adcs	r0, r0
     6b6:	eb41 0101 	adc.w	r1, r1, r1
     6ba:	3c01      	subs	r4, #1
     6bc:	bf28      	it	cs
     6be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     6c2:	d2e9      	bcs.n	698 <__adddf3+0x10c>
     6c4:	f091 0f00 	teq	r1, #0
     6c8:	bf04      	itt	eq
     6ca:	4601      	moveq	r1, r0
     6cc:	2000      	moveq	r0, #0
     6ce:	fab1 f381 	clz	r3, r1
     6d2:	bf08      	it	eq
     6d4:	3320      	addeq	r3, #32
     6d6:	f1a3 030b 	sub.w	r3, r3, #11
     6da:	f1b3 0220 	subs.w	r2, r3, #32
     6de:	da0c      	bge.n	6fa <__adddf3+0x16e>
     6e0:	320c      	adds	r2, #12
     6e2:	dd08      	ble.n	6f6 <__adddf3+0x16a>
     6e4:	f102 0c14 	add.w	ip, r2, #20
     6e8:	f1c2 020c 	rsb	r2, r2, #12
     6ec:	fa01 f00c 	lsl.w	r0, r1, ip
     6f0:	fa21 f102 	lsr.w	r1, r1, r2
     6f4:	e00c      	b.n	710 <__adddf3+0x184>
     6f6:	f102 0214 	add.w	r2, r2, #20
     6fa:	bfd8      	it	le
     6fc:	f1c2 0c20 	rsble	ip, r2, #32
     700:	fa01 f102 	lsl.w	r1, r1, r2
     704:	fa20 fc0c 	lsr.w	ip, r0, ip
     708:	bfdc      	itt	le
     70a:	ea41 010c 	orrle.w	r1, r1, ip
     70e:	4090      	lslle	r0, r2
     710:	1ae4      	subs	r4, r4, r3
     712:	bfa2      	ittt	ge
     714:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     718:	4329      	orrge	r1, r5
     71a:	bd30      	popge	{r4, r5, pc}
     71c:	ea6f 0404 	mvn.w	r4, r4
     720:	3c1f      	subs	r4, #31
     722:	da1c      	bge.n	75e <__adddf3+0x1d2>
     724:	340c      	adds	r4, #12
     726:	dc0e      	bgt.n	746 <__adddf3+0x1ba>
     728:	f104 0414 	add.w	r4, r4, #20
     72c:	f1c4 0220 	rsb	r2, r4, #32
     730:	fa20 f004 	lsr.w	r0, r0, r4
     734:	fa01 f302 	lsl.w	r3, r1, r2
     738:	ea40 0003 	orr.w	r0, r0, r3
     73c:	fa21 f304 	lsr.w	r3, r1, r4
     740:	ea45 0103 	orr.w	r1, r5, r3
     744:	bd30      	pop	{r4, r5, pc}
     746:	f1c4 040c 	rsb	r4, r4, #12
     74a:	f1c4 0220 	rsb	r2, r4, #32
     74e:	fa20 f002 	lsr.w	r0, r0, r2
     752:	fa01 f304 	lsl.w	r3, r1, r4
     756:	ea40 0003 	orr.w	r0, r0, r3
     75a:	4629      	mov	r1, r5
     75c:	bd30      	pop	{r4, r5, pc}
     75e:	fa21 f004 	lsr.w	r0, r1, r4
     762:	4629      	mov	r1, r5
     764:	bd30      	pop	{r4, r5, pc}
     766:	f094 0f00 	teq	r4, #0
     76a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     76e:	bf06      	itte	eq
     770:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     774:	3401      	addeq	r4, #1
     776:	3d01      	subne	r5, #1
     778:	e74e      	b.n	618 <__adddf3+0x8c>
     77a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     77e:	bf18      	it	ne
     780:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     784:	d029      	beq.n	7da <__adddf3+0x24e>
     786:	ea94 0f05 	teq	r4, r5
     78a:	bf08      	it	eq
     78c:	ea90 0f02 	teqeq	r0, r2
     790:	d005      	beq.n	79e <__adddf3+0x212>
     792:	ea54 0c00 	orrs.w	ip, r4, r0
     796:	bf04      	itt	eq
     798:	4619      	moveq	r1, r3
     79a:	4610      	moveq	r0, r2
     79c:	bd30      	pop	{r4, r5, pc}
     79e:	ea91 0f03 	teq	r1, r3
     7a2:	bf1e      	ittt	ne
     7a4:	2100      	movne	r1, #0
     7a6:	2000      	movne	r0, #0
     7a8:	bd30      	popne	{r4, r5, pc}
     7aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     7ae:	d105      	bne.n	7bc <__adddf3+0x230>
     7b0:	0040      	lsls	r0, r0, #1
     7b2:	4149      	adcs	r1, r1
     7b4:	bf28      	it	cs
     7b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     7ba:	bd30      	pop	{r4, r5, pc}
     7bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     7c0:	bf3c      	itt	cc
     7c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     7c6:	bd30      	popcc	{r4, r5, pc}
     7c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     7cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     7d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     7d4:	f04f 0000 	mov.w	r0, #0
     7d8:	bd30      	pop	{r4, r5, pc}
     7da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     7de:	bf1a      	itte	ne
     7e0:	4619      	movne	r1, r3
     7e2:	4610      	movne	r0, r2
     7e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     7e8:	bf1c      	itt	ne
     7ea:	460b      	movne	r3, r1
     7ec:	4602      	movne	r2, r0
     7ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     7f2:	bf06      	itte	eq
     7f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     7f8:	ea91 0f03 	teqeq	r1, r3
     7fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     800:	bd30      	pop	{r4, r5, pc}
     802:	bf00      	nop

00000804 <__aeabi_ui2d>:
     804:	f090 0f00 	teq	r0, #0
     808:	bf04      	itt	eq
     80a:	2100      	moveq	r1, #0
     80c:	4770      	bxeq	lr
     80e:	b530      	push	{r4, r5, lr}
     810:	f44f 6480 	mov.w	r4, #1024	; 0x400
     814:	f104 0432 	add.w	r4, r4, #50	; 0x32
     818:	f04f 0500 	mov.w	r5, #0
     81c:	f04f 0100 	mov.w	r1, #0
     820:	e750      	b.n	6c4 <__adddf3+0x138>
     822:	bf00      	nop

00000824 <__aeabi_i2d>:
     824:	f090 0f00 	teq	r0, #0
     828:	bf04      	itt	eq
     82a:	2100      	moveq	r1, #0
     82c:	4770      	bxeq	lr
     82e:	b530      	push	{r4, r5, lr}
     830:	f44f 6480 	mov.w	r4, #1024	; 0x400
     834:	f104 0432 	add.w	r4, r4, #50	; 0x32
     838:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     83c:	bf48      	it	mi
     83e:	4240      	negmi	r0, r0
     840:	f04f 0100 	mov.w	r1, #0
     844:	e73e      	b.n	6c4 <__adddf3+0x138>
     846:	bf00      	nop

00000848 <__aeabi_f2d>:
     848:	0042      	lsls	r2, r0, #1
     84a:	ea4f 01e2 	mov.w	r1, r2, asr #3
     84e:	ea4f 0131 	mov.w	r1, r1, rrx
     852:	ea4f 7002 	mov.w	r0, r2, lsl #28
     856:	bf1f      	itttt	ne
     858:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     85c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     860:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     864:	4770      	bxne	lr
     866:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     86a:	bf08      	it	eq
     86c:	4770      	bxeq	lr
     86e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     872:	bf04      	itt	eq
     874:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     878:	4770      	bxeq	lr
     87a:	b530      	push	{r4, r5, lr}
     87c:	f44f 7460 	mov.w	r4, #896	; 0x380
     880:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     884:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     888:	e71c      	b.n	6c4 <__adddf3+0x138>
     88a:	bf00      	nop

0000088c <__aeabi_ul2d>:
     88c:	ea50 0201 	orrs.w	r2, r0, r1
     890:	bf08      	it	eq
     892:	4770      	bxeq	lr
     894:	b530      	push	{r4, r5, lr}
     896:	f04f 0500 	mov.w	r5, #0
     89a:	e00a      	b.n	8b2 <__aeabi_l2d+0x16>

0000089c <__aeabi_l2d>:
     89c:	ea50 0201 	orrs.w	r2, r0, r1
     8a0:	bf08      	it	eq
     8a2:	4770      	bxeq	lr
     8a4:	b530      	push	{r4, r5, lr}
     8a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     8aa:	d502      	bpl.n	8b2 <__aeabi_l2d+0x16>
     8ac:	4240      	negs	r0, r0
     8ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     8b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
     8b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
     8ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     8be:	f43f aed8 	beq.w	672 <__adddf3+0xe6>
     8c2:	f04f 0203 	mov.w	r2, #3
     8c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     8ca:	bf18      	it	ne
     8cc:	3203      	addne	r2, #3
     8ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     8d2:	bf18      	it	ne
     8d4:	3203      	addne	r2, #3
     8d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     8da:	f1c2 0320 	rsb	r3, r2, #32
     8de:	fa00 fc03 	lsl.w	ip, r0, r3
     8e2:	fa20 f002 	lsr.w	r0, r0, r2
     8e6:	fa01 fe03 	lsl.w	lr, r1, r3
     8ea:	ea40 000e 	orr.w	r0, r0, lr
     8ee:	fa21 f102 	lsr.w	r1, r1, r2
     8f2:	4414      	add	r4, r2
     8f4:	e6bd      	b.n	672 <__adddf3+0xe6>
     8f6:	bf00      	nop
	...

00000900 <memset>:
     900:	0783      	lsls	r3, r0, #30
     902:	b530      	push	{r4, r5, lr}
     904:	d048      	beq.n	998 <memset+0x98>
     906:	1e54      	subs	r4, r2, #1
     908:	2a00      	cmp	r2, #0
     90a:	d03f      	beq.n	98c <memset+0x8c>
     90c:	b2ca      	uxtb	r2, r1
     90e:	4603      	mov	r3, r0
     910:	e001      	b.n	916 <memset+0x16>
     912:	3c01      	subs	r4, #1
     914:	d33a      	bcc.n	98c <memset+0x8c>
     916:	f803 2b01 	strb.w	r2, [r3], #1
     91a:	079d      	lsls	r5, r3, #30
     91c:	d1f9      	bne.n	912 <memset+0x12>
     91e:	2c03      	cmp	r4, #3
     920:	d92d      	bls.n	97e <memset+0x7e>
     922:	b2cd      	uxtb	r5, r1
     924:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
     928:	2c0f      	cmp	r4, #15
     92a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
     92e:	d936      	bls.n	99e <memset+0x9e>
     930:	f1a4 0210 	sub.w	r2, r4, #16
     934:	f022 0c0f 	bic.w	ip, r2, #15
     938:	f103 0e20 	add.w	lr, r3, #32
     93c:	44e6      	add	lr, ip
     93e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
     942:	f103 0210 	add.w	r2, r3, #16
     946:	e942 5504 	strd	r5, r5, [r2, #-16]
     94a:	e942 5502 	strd	r5, r5, [r2, #-8]
     94e:	3210      	adds	r2, #16
     950:	4572      	cmp	r2, lr
     952:	d1f8      	bne.n	946 <memset+0x46>
     954:	f10c 0201 	add.w	r2, ip, #1
     958:	f014 0f0c 	tst.w	r4, #12
     95c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
     960:	f004 0c0f 	and.w	ip, r4, #15
     964:	d013      	beq.n	98e <memset+0x8e>
     966:	f1ac 0304 	sub.w	r3, ip, #4
     96a:	f023 0303 	bic.w	r3, r3, #3
     96e:	3304      	adds	r3, #4
     970:	4413      	add	r3, r2
     972:	f842 5b04 	str.w	r5, [r2], #4
     976:	4293      	cmp	r3, r2
     978:	d1fb      	bne.n	972 <memset+0x72>
     97a:	f00c 0403 	and.w	r4, ip, #3
     97e:	b12c      	cbz	r4, 98c <memset+0x8c>
     980:	b2ca      	uxtb	r2, r1
     982:	441c      	add	r4, r3
     984:	f803 2b01 	strb.w	r2, [r3], #1
     988:	429c      	cmp	r4, r3
     98a:	d1fb      	bne.n	984 <memset+0x84>
     98c:	bd30      	pop	{r4, r5, pc}
     98e:	4664      	mov	r4, ip
     990:	4613      	mov	r3, r2
     992:	2c00      	cmp	r4, #0
     994:	d1f4      	bne.n	980 <memset+0x80>
     996:	e7f9      	b.n	98c <memset+0x8c>
     998:	4603      	mov	r3, r0
     99a:	4614      	mov	r4, r2
     99c:	e7bf      	b.n	91e <memset+0x1e>
     99e:	461a      	mov	r2, r3
     9a0:	46a4      	mov	ip, r4
     9a2:	e7e0      	b.n	966 <memset+0x66>
	...
     9b0:	5252455b 	subspl	r4, r2, #381681664	; 0x16c00000
     9b4:	205d524f 	subscs	r5, sp, pc, asr #4
     9b8:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
     9bc:	6b636162 	blvs	18d8f4c <GenerateTriangle+0x18d6e84>
     9c0:	72685420 	rsbvc	r5, r8, #32, 8	; 0x20000000
     9c4:	20646165 	rsbcs	r6, r4, r5, ror #2
     9c8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     9cc:	20646576 	rsbcs	r6, r4, r6, ror r5
     9d0:	20726f46 	rsbscs	r6, r2, r6, asr #30
     9d4:	706d6153 	rsbvc	r6, sp, r3, asr r1
     9d8:	4220656c 	eormi	r6, r0, #108, 10	; 0x1b000000
     9dc:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     9e0:	0a217372 	beq	85d7b0 <GenerateTriangle+0x85b6e8>
     9e4:	616c5000 	cmnvs	ip, r0
     9e8:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
     9ec:	6f6c206b 	svcvs	0x006c206b
     9f0:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
     9f4:	61657268 	cmnvs	r5, r8, ror #4
     9f8:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
     9fc:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     a00:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
     a04:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
     a10:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
     a14:	74206465 	strtvc	r6, [r0], #-1125	; 0xfffffb9b
     a18:	6c61206f 	stclvs	0, cr2, [r1], #-444	; 0xfffffe44
     a1c:	61636f6c 	cmnvs	r3, ip, ror #30
     a20:	62206574 	eorvs	r6, r0, #116, 10	; 0x1d000000
     a24:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     a28:	64252072 	strtvs	r2, [r5], #-114	; 0xffffff8e
     a2c:	6567000a 	strbvs	r0, [r7, #-10]!
     a30:	6172656e 	cmnvs	r2, lr, ror #10
     a34:	5f726f74 	svcpl	0x00726f74
     a38:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     a3c:	616c7000 	cmnvs	ip, r0
     a40:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
     a44:	6f6c5f6b 	svcvs	0x006c5f6b
     a48:	4700706f 	strmi	r7, [r0, -pc, rrx]
     a4c:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
     a50:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
     a54:	646e6120 	strbtvs	r6, [lr], #-288	; 0xfffffee0
     a58:	616c7020 	cmnvs	ip, r0, lsr #32
     a5c:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
     a60:	6874206b 	ldmdavs	r4!, {r0, r1, r3, r5, r6, sp}^
     a64:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
     a68:	74732073 	ldrbtvc	r2, [r3], #-115	; 0xffffff8d
     a6c:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
     a70:	000a2e64 	andeq	r2, sl, r4, ror #28
     a74:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     a78:	6f746172 	svcvs	0x00746172
     a7c:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
     a80:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
     a84:	61627961 	cmnvs	r2, r1, ror #18
     a88:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
     a8c:	61657268 	cmnvs	r5, r8, ror #4
     a90:	61207364 			; <UNDEFINED> instruction: 0x61207364
     a94:	61206572 			; <UNDEFINED> instruction: 0x61206572
     a98:	6165726c 	cmnvs	r5, ip, ror #4
     a9c:	72207964 	eorvc	r7, r0, #100, 18	; 0x190000
     aa0:	696e6e75 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     aa4:	0a2e676e 	beq	b9a864 <GenerateTriangle+0xb9879c>
	...
     ab0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     ab4:	6f746172 	svcvs	0x00746172
     ab8:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
     abc:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
     ac0:	61627961 	cmnvs	r2, r1, ror #18
     ac4:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
     ac8:	61657268 	cmnvs	r5, r8, ror #4
     acc:	73207364 			; <UNDEFINED> instruction: 0x73207364
     ad0:	70706f74 	rsbsvc	r6, r0, r4, ror pc
     ad4:	0a2e6465 	beq	b99c70 <GenerateTriangle+0xb97ba8>
     ad8:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
     adc:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     ae0:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
     ae4:	7020646e 	eorvc	r6, r0, lr, ror #8
     ae8:	6279616c 	rsbsvs	r6, r9, #108, 2
     aec:	206b6361 	rsbcs	r6, fp, r1, ror #6
     af0:	65726874 	ldrbvs	r6, [r2, #-2164]!	; 0xfffff78c
     af4:	20736461 	rsbscs	r6, r3, r1, ror #8
     af8:	20657261 	rsbcs	r7, r5, r1, ror #4
     afc:	20746f6e 	rsbscs	r6, r4, lr, ror #30
     b00:	6e6e7572 	mcrvs	5, 3, r7, cr14, cr2, {3}
     b04:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
     b08:	0000000a 	andeq	r0, r0, sl
     b0c:	00000000 	andeq	r0, r0, r0
     b10:	73616f43 	cmnvc	r1, #268	; 0x10c
     b14:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
     b18:	63654400 	cmnvs	r5, #0, 8
     b1c:	72656c65 	rsbvc	r6, r5, #25856	; 0x6500
     b20:	6e697461 	cdpvs	4, 6, cr7, cr9, cr1, {3}
     b24:	6e550067 	cdpvs	0, 5, cr0, cr5, cr7, {3}
     b28:	776f6e6b 	strbvc	r6, [pc, -fp, ror #28]!
     b2c:	6341006e 	movtvs	r0, #4206	; 0x106e
     b30:	656c6563 	strbvs	r6, [ip, #-1379]!	; 0xfffffa9d
     b34:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b38:	4400676e 	strmi	r6, [r0], #-1902	; 0xfffff892
     b3c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     b40:	0064656c 	rsbeq	r6, r4, ip, ror #10
     b44:	706d6152 	rsbvc	r6, sp, r2, asr r1
     b48:	79734120 	ldmdbvc	r3!, {r5, r8, lr}^
     b4c:	5200636e 	andpl	r6, r0, #-1207959551	; 0xb8000001
     b50:	6f646e61 	svcvs	0x00646e61
     b54:	5053206d 	subspl	r2, r3, sp, rrx
     b58:	53004d57 	movwpl	r4, #3415	; 0xd57
     b5c:	68636e79 	stmdavs	r3!, {r0, r3, r4, r5, r6, r9, sl, fp, sp, lr}^
     b60:	6f6e6f72 	svcvs	0x006e6f72
     b64:	46007375 			; <UNDEFINED> instruction: 0x46007375
     b68:	64657869 	strbtvs	r7, [r5], #-2153	; 0xfffff797
     b6c:	79734120 	ldmdbvc	r3!, {r5, r8, lr}^
     b70:	5700636e 	strpl	r6, [r0, -lr, ror #6]
     b74:	494e5241 	stmdbmi	lr, {r0, r6, r9, ip, lr}^
     b78:	203a474e 	eorscs	r4, sl, lr, asr #14
     b7c:	706d6153 	rsbvc	r6, sp, r3, asr r1
     b80:	7220656c 	eorvc	r6, r0, #108, 10	; 0x1b000000
     b84:	20657461 	rsbcs	r7, r5, r1, ror #8
     b88:	206f6f74 	rsbcs	r6, pc, r4, ror pc	; <UNPREDICTABLE>
     b8c:	68676968 	stmdavs	r7!, {r3, r5, r6, r8, fp, sp, lr}^
     b90:	63412021 	movtvs	r2, #4129	; 0x1021
     b94:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
     b98:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
     b9c:	202c6631 	eorcs	r6, ip, r1, lsr r6
     ba0:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0xfffff7bb
     ba4:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
     ba8:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
     bac:	000a6631 	andeq	r6, sl, r1, lsr r6
     bb0:	6e654728 	cdpvs	7, 6, cr4, cr5, cr8, {1}
     bb4:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     bb8:	73206465 			; <UNDEFINED> instruction: 0x73206465
     bbc:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
     bc0:	732f7365 			; <UNDEFINED> instruction: 0x732f7365
     bc4:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
     bc8:	20296631 	eorcs	r6, r9, r1, lsr r6
     bcc:	6e6f4328 	cdpvs	3, 6, cr4, cr15, cr8, {1}
     bd0:	656d7573 	strbvs	r7, [sp, #-1395]!	; 0xfffffa8d
     bd4:	61732064 	cmnvs	r3, r4, rrx
     bd8:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
     bdc:	3a732f73 	bcc	1ccc9b0 <GenerateTriangle+0x1cca8e8>
     be0:	312e2520 			; <UNDEFINED> instruction: 0x312e2520
     be4:	000a2966 	andeq	r2, sl, r6, ror #18
     be8:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
     bec:	20746e65 	rsbscs	r6, r4, r5, ror #28
     bf0:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
     bf4:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
     bf8:	2066312e 	rsbcs	r3, r6, lr, lsr #2
     bfc:	682f6d6b 	stmdavs	pc!, {r0, r1, r3, r5, r6, r8, sl, fp, sp, lr}	; <UNPREDICTABLE>
     c00:	6341000a 	movtvs	r0, #4106	; 0x100a
     c04:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0xfffff68c
     c08:	65705320 	ldrbvs	r5, [r0, #-800]!	; 0xfffffce0
     c0c:	52206465 	eorpl	r6, r0, #1694498816	; 0x65000000
     c10:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
     c14:	6625203a 			; <UNDEFINED> instruction: 0x6625203a
     c18:	2f6d6b20 	svccs	0x006d6b20
     c1c:	6f742068 	svcvs	0x00742068
     c20:	20662520 	rsbcs	r2, r6, r0, lsr #10
     c24:	682f6d6b 	stmdavs	pc!, {r0, r1, r3, r5, r6, r8, sl, fp, sp, lr}	; <UNPREDICTABLE>
     c28:	6f52000a 	svcvs	0x0052000a
     c2c:	20726f74 	rsbscs	r6, r2, r4, ror pc
     c30:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     c34:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xfffff59b
     c38:	53000a73 	movwpl	r0, #2675	; 0xa73
     c3c:	204d5750 	subcs	r5, sp, r0, asr r7
     c40:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     c44:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
     c48:	6143202c 	cmpvs	r3, ip, lsr #32
     c4c:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
     c50:	72462072 	subvc	r2, r6, #114	; 0x72
     c54:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
     c58:	3a79636e 	bcc	1e59a18 <GenerateTriangle+0x1e57950>
     c5c:	312e2520 			; <UNDEFINED> instruction: 0x312e2520
     c60:	2c7a4866 	ldclcs	8, cr4, [sl], #-408	; 0xfffffe68
     c64:	706d4120 	rsbvc	r4, sp, r0, lsr #2
     c68:	7574696c 	ldrbvc	r6, [r4, #-2412]!	; 0xfffff694
     c6c:	25206564 	strcs	r6, [r0, #-1380]!	; 0xfffffa9c
     c70:	5666332e 	strbtpl	r3, [r6], -lr, lsr #6
     c74:	0000000a 	andeq	r0, r0, sl
	...
     c80:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     c84:	6f746172 	svcvs	0x00746172
     c88:	6f6c2072 	svcvs	0x006c2072
     c8c:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
     c90:	61657268 	cmnvs	r5, r8, ror #4
     c94:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
     c98:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     c9c:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
     ca0:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
     cb0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     cb4:	6f746172 	svcvs	0x00746172
     cb8:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
     cbc:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
     cc0:	61627961 	cmnvs	r2, r1, ror #18
     cc4:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
     cc8:	61657268 	cmnvs	r5, r8, ror #4
     ccc:	74207364 	strtvc	r7, [r0], #-868	; 0xfffffc9c
     cd0:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     cd4:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0xfffffe92
     cd8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     cdc:	6f747320 	svcvs	0x00747320
     ce0:	75662070 	strbvc	r2, [r6, #-112]!	; 0xffffff90
     ce4:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     ce8:	0a2e6e6f 	beq	b9c6ac <GenerateTriangle+0xb9a5e4>
     cec:	00000000 	andeq	r0, r0, r0
     cf0:	2d747865 	ldclcs	8, cr7, [r4, #-404]!	; 0xfffffe6c
     cf4:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
     cf8:	75612d74 	strbvc	r2, [r1, #-3444]!	; 0xfffff28c
     cfc:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
     d00:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     d04:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
     d08:	6f74732d 	svcvs	0x0074732d
     d0c:	75612d70 	strbvc	r2, [r1, #-3440]!	; 0xfffff290
     d10:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
     d14:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     d18:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
     d1c:	7465672d 	strbtvc	r6, [r5], #-1837	; 0xfffff8d3
     d20:	6174732d 	cmnvs	r4, sp, lsr #6
     d24:	65007374 	strvs	r7, [r0, #-884]	; 0xfffffc8c
     d28:	732d7478 			; <UNDEFINED> instruction: 0x732d7478
     d2c:	6d2d7465 	cfstrsvs	mvf7, [sp, #-404]!	; 0xfffffe6c
     d30:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     d34:	7275632d 	rsbsvc	r6, r5, #-1275068416	; 0xb4000000
     d38:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
     d3c:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
     d40:	7465732d 	strbtvc	r7, [r5], #-813	; 0xfffffcd3
     d44:	746f6d2d 	strbtvc	r6, [pc], #-3373	; d4c <memset+0x44c>
     d48:	682d726f 	stmdavs	sp!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
     d4c:	7865007a 	stmdavc	r5!, {r1, r3, r4, r5, r6}^
     d50:	65732d74 	ldrbvs	r2, [r3, #-3444]!	; 0xfffff28c
     d54:	6f6d2d74 	svcvs	0x006d2d74
     d58:	2d726f74 	ldclcs	15, cr6, [r2, #-464]!	; 0xfffffe30
     d5c:	656c6f70 	strbvs	r6, [ip, #-3952]!	; 0xfffff090
     d60:	78650073 	stmdavc	r5!, {r0, r1, r4, r5, r6}^
     d64:	65732d74 	ldrbvs	r2, [r3, #-3444]!	; 0xfffff28c
     d68:	70732d74 	rsbsvc	r2, r3, r4, ror sp
     d6c:	2d646565 	cfstr64cs	mvdx6, [r4, #-404]!	; 0xfffffe6c
     d70:	00686d6b 	rsbeq	r6, r8, fp, ror #26
     d74:	69647541 	stmdbvs	r4!, {r0, r6, r8, sl, ip, sp, lr}^
     d78:	6f6d206f 	svcvs	0x006d206f
     d7c:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0xfffffa9c
     d80:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
     d84:	6c616974 			; <UNDEFINED> instruction: 0x6c616974
     d88:	64657a69 	strbtvs	r7, [r5], #-2665	; 0xfffff597
     d8c:	00000a2e 	andeq	r0, r0, lr, lsr #20
     d90:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     d94:	44207475 	strtmi	r7, [r0], #-1141	; 0xfffffb8b
     d98:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     d9c:	2064656c 	rsbcs	r6, r4, ip, ror #10
     da0:	6c6c6128 	stfvse	f6, [ip], #-160	; 0xffffff60
     da4:	29733020 	ldmdbcs	r3!, {r5, ip, sp}^
     da8:	20202000 	eorcs	r2, r0, r0
     dac:	57505320 	ldrbpl	r5, [r0, -r0, lsr #6]
     db0:	7954204d 	ldmdbvc	r4, {r0, r2, r3, r6, sp}^
     db4:	203a6570 	eorscs	r6, sl, r0, ror r5
     db8:	000a7325 	andeq	r7, sl, r5, lsr #6
     dbc:	20202020 	eorcs	r2, r0, r0, lsr #32
     dc0:	72726143 	rsbsvc	r6, r2, #-1073741808	; 0xc0000010
     dc4:	20726569 	rsbscs	r6, r2, r9, ror #10
     dc8:	71657246 	cmnvc	r5, r6, asr #4
     dcc:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     dd0:	74532079 	ldrbvc	r2, [r3], #-121	; 0xffffff87
     dd4:	3a747261 	bcc	1d1d760 <GenerateTriangle+0x1d1b698>
     dd8:	20642520 	rsbcs	r2, r4, r0, lsr #10
     ddc:	000a7a48 	andeq	r7, sl, r8, asr #20
     de0:	20202020 	eorcs	r2, r0, r0, lsr #32
     de4:	72726143 	rsbsvc	r6, r2, #-1073741808	; 0xc0000010
     de8:	20726569 	rsbscs	r6, r2, r9, ror #10
     dec:	71657246 	cmnvc	r5, r6, asr #4
     df0:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     df4:	6e452079 	mcrvs	0, 2, r2, cr5, cr9, {3}
     df8:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
     dfc:	7a482064 	bvc	1208f94 <GenerateTriangle+0x1206ecc>
     e00:	2020000a 	eorcs	r0, r0, sl
     e04:	754e2020 	strbvc	r2, [lr, #-32]	; 0xffffffe0
     e08:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
     e0c:	20666f20 	rsbcs	r6, r6, r0, lsr #30
     e10:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
     e14:	203a7365 	eorscs	r7, sl, r5, ror #6
     e18:	000a6425 	andeq	r6, sl, r5, lsr #8
     e1c:	00000000 	andeq	r0, r0, r0
     e20:	6f727245 	svcvs	0x00727245
     e24:	43203a72 			; <UNDEFINED> instruction: 0x43203a72
     e28:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e2c:	6f702067 	svcvs	0x00702067
     e30:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     e34:	73692072 	cmnvc	r9, #114	; 0x72
     e38:	4c554e20 	mrrcmi	14, 2, r4, r5, cr0
     e3c:	000a2e4c 	andeq	r2, sl, ip, asr #28
     e40:	65766e49 	ldrbvs	r6, [r6, #-3657]!	; 0xfffff1b7
     e44:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
     e48:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     e4c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     e50:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     e54:	0a3a6e6f 	beq	e9c818 <GenerateTriangle+0xe9a750>
     e58:	4d202000 	stcmi	0, cr2, [r0, #-0]
     e5c:	53207861 			; <UNDEFINED> instruction: 0x53207861
     e60:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     e64:	6625203a 			; <UNDEFINED> instruction: 0x6625203a
     e68:	2f6d6b20 	svccs	0x006d6b20
     e6c:	20000a68 	andcs	r0, r0, r8, ror #20
     e70:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
     e74:	20726562 	rsbscs	r6, r2, r2, ror #10
     e78:	5320666f 			; <UNDEFINED> instruction: 0x5320666f
     e7c:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     e80:	6e615220 	cdpvs	2, 6, cr5, cr1, cr0, {1}
     e84:	3a736567 	bcc	1cda428 <GenerateTriangle+0x1cd8360>
     e88:	0a642520 	beq	190a310 <GenerateTriangle+0x1908248>
     e8c:	70530a00 	subsvc	r0, r3, r0, lsl #20
     e90:	20646565 	rsbcs	r6, r4, r5, ror #10
     e94:	676e6152 			; <UNDEFINED> instruction: 0x676e6152
     e98:	64252065 	strtvs	r2, [r5], #-101	; 0xffffff9b
     e9c:	20000a3a 	andcs	r0, r0, sl, lsr sl
     ea0:	6e694d20 	cdpvs	13, 6, cr4, cr9, cr0, {1}
     ea4:	65705320 	ldrbvs	r5, [r0, #-800]!	; 0xfffffce0
     ea8:	203a6465 	eorscs	r6, sl, r5, ror #8
     eac:	6b206625 	blvs	81a748 <GenerateTriangle+0x818680>
     eb0:	0a682f6d 	beq	1a0cc6c <GenerateTriangle+0x1a0aba4>
     eb4:	41202000 			; <UNDEFINED> instruction: 0x41202000
     eb8:	6c656363 	stclvs	3, cr6, [r5], #-396	; 0xfffffe74
     ebc:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     ec0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
     ec4:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
     ec8:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     ecc:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     ed0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ed4:	0a3a6e6f 	beq	e9c898 <GenerateTriangle+0xe9a7d0>
     ed8:	43202000 	nopmi	{0}	; <UNPREDICTABLE>
     edc:	7473616f 	ldrbtvc	r6, [r3], #-367	; 0xfffffe91
     ee0:	20676e69 	rsbcs	r6, r7, r9, ror #28
     ee4:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
     ee8:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     eec:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     ef0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ef4:	0a3a6e6f 	beq	e9c8b8 <GenerateTriangle+0xe9a7f0>
     ef8:	44202000 	strtmi	r2, [r0], #-0
     efc:	6c656365 	stclvs	3, cr6, [r5], #-404	; 0xfffffe6c
     f00:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     f04:	206e6f69 	rsbcs	r6, lr, r9, ror #30
     f08:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
     f0c:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     f10:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     f14:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     f18:	0a3a6e6f 	beq	e9c8dc <GenerateTriangle+0xe9a814>
     f1c:	00000000 	andeq	r0, r0, r0

00000f20 <SineLookupTable>:
     f20:	64584c40 	ldrbvs	r4, [r8], #-3136	; 0xfffff3c0
     f24:	91867b6f 	orrls	r7, r6, pc, ror #22
     f28:	bab0a69c 	blt	fec2a9a0 <GenerateTriangle+0xfec288d8>
     f2c:	dbd3cbc3 	blle	ff4f3e40 <GenerateTriangle+0xff4f1d78>
     f30:	f2ede7e1 	vqdmlsl.s32	q15, d29, d1[1]
     f34:	fdfcf9f6 	ldc2l	9, cr15, [ip, #492]!	; 0x1ec	; <UNPREDICTABLE>
     f38:	fdffffff 	ldc2l	15, cr15, [pc, #1020]!	; 133c <ext_start_audio_loop+0xb4>
     f3c:	f2f6f9fc 			; <UNDEFINED> instruction: 0xf2f6f9fc
     f40:	dbe1e7ed 	blle	ff87aefc <GenerateTriangle+0xff878e34>
     f44:	bac3cbd3 	blt	ff0f3e98 <GenerateTriangle+0xff0f1dd0>
     f48:	919ca6b0 			; <UNDEFINED> instruction: 0x919ca6b0
     f4c:	646f7b86 	strbtvs	r7, [pc], #-2950	; f54 <SineLookupTable+0x34>
     f50:	34404c58 	strbcc	r4, [r0], #-3160	; 0xfffff3a8
     f54:	05111c28 	ldreq	r1, [r1, #-3112]	; 0xfffff3d8
     f58:	dae4effa 	ble	ff93cf48 <GenerateTriangle+0xff93ae80>
     f5c:	b5bdc6d0 	ldrlt	ip, [sp, #1744]!	; 0x6d0
     f60:	999fa5ad 	ldmibls	pc, {r0, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
     f64:	878a8e93 			; <UNDEFINED> instruction: 0x878a8e93
     f68:	81818384 	orrhi	r8, r1, r4, lsl #7
     f6c:	87848381 	strhi	r8, [r4, r1, lsl #7]
     f70:	99938e8a 	ldmibls	r3, {r1, r3, r7, r9, sl, fp, pc}
     f74:	b5ada59f 	strlt	sl, [sp, #1439]!	; 0x59f
     f78:	dad0c6bd 	ble	ff432a74 <GenerateTriangle+0xff4309ac>
     f7c:	05faefe4 	ldrbeq	lr, [sl, #4068]!	; 0xfe4
     f80:	34281c11 	strtcc	r1, [r8], #-3089	; 0xfffff3ef
	...

00000f90 <random_lookup_table>:
     f90:	0011002a 	andseq	r0, r1, sl, lsr #32
     f94:	003f0059 	eorseq	r0, pc, r9, asr r0	; <UNPREDICTABLE>
     f98:	0037001f 	eorseq	r0, r7, pc, lsl r0
     f9c:	0048000a 	subeq	r0, r8, sl
     fa0:	001c005e 	andseq	r0, ip, lr, asr r0
     fa4:	00240005 	eoreq	r0, r4, r5
     fa8:	00160051 	andseq	r0, r6, r1, asr r0
     fac:	000e0044 	andeq	r0, lr, r4, asr #32
     fb0:	0031004d 	eorseq	r0, r1, sp, asr #32
     fb4:	0021005a 	eoreq	r0, r1, sl, asr r0
     fb8:	002d0008 	eoreq	r0, sp, r8
     fbc:	000c0063 	andeq	r0, ip, r3, rrx
     fc0:	0019003c 	andseq	r0, r9, ip, lsr r0
     fc4:	00280046 	eoreq	r0, r8, r6, asr #32
     fc8:	00130053 	andseq	r0, r3, r3, asr r0
     fcc:	00320003 	eorseq	r0, r2, r3
     fd0:	00070058 	andeq	r0, r7, r8, asr r0
     fd4:	001d0041 	andseq	r0, sp, r1, asr #32
     fd8:	0034004a 	eorseq	r0, r4, sl, asr #32
     fdc:	00150060 	andseq	r0, r5, r0, rrx
     fe0:	00260001 	eoreq	r0, r6, r1
     fe4:	0010004f 	andseq	r0, r0, pc, asr #32
     fe8:	00220039 	eoreq	r0, r2, r9, lsr r0
     fec:	002f0055 	eoreq	r0, pc, r5, asr r0	; <UNPREDICTABLE>
     ff0:	001a005c 	andseq	r0, sl, ip, asr r0
     ff4:	002c0009 	eoreq	r0, ip, r9
     ff8:	000d0062 	andeq	r0, sp, r2, rrx
     ffc:	0018003d 	andseq	r0, r8, sp, lsr r0
    1000:	00270047 	eoreq	r0, r7, r7, asr #32
    1004:	00120054 	andseq	r0, r2, r4, asr r0
    1008:	00330004 	eorseq	r0, r3, r4
    100c:	00060057 	andeq	r0, r6, r7, asr r0
    1010:	001e0042 	andseq	r0, lr, r2, asr #32
    1014:	0035004b 	eorseq	r0, r5, fp, asr #32
    1018:	0014005f 	andseq	r0, r4, pc, asr r0
    101c:	00250002 	eoreq	r0, r5, r2
    1020:	000f0050 	andeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
    1024:	0023003a 	eoreq	r0, r3, sl, lsr r0
    1028:	00300056 	eorseq	r0, r0, r6, asr r0
    102c:	001b005b 	andseq	r0, fp, fp, asr r0
    1030:	002e000b 	eoreq	r0, lr, fp
    1034:	00170061 	andseq	r0, r7, r1, rrx
    1038:	0020003e 	eoreq	r0, r0, lr, lsr r0
    103c:	0036004c 	eorseq	r0, r6, ip, asr #32
    1040:	0029005d 	eoreq	r0, r9, sp, asr r0
    1044:	002b0000 	eoreq	r0, fp, r0
    1048:	0011004e 	andseq	r0, r1, lr, asr #32
    104c:	0024003b 	eoreq	r0, r4, fp, lsr r0
    1050:	00310052 	eorseq	r0, r1, r2, asr r0
    1054:	00160059 	andseq	r0, r6, r9, asr r0
    1058:	00ea007b 	rsceq	r0, sl, fp, ror r0
    105c:	009100bd 	ldrheq	r0, [r1], sp
    1060:	00c90043 	sbceq	r0, r9, r3, asr #32
    1064:	00620084 	rsbeq	r0, r2, r4, lsl #1
    1068:	00d200b1 	ldrheq	r0, [r2], #1
    106c:	00780037 	rsbseq	r0, r8, r7, lsr r0
    1070:	00c80021 	sbceq	r0, r8, r1, lsr #32
    1074:	00960058 	addseq	r0, r6, r8, asr r0
    1078:	0063002c 	rsbeq	r0, r3, ip, lsr #32
    107c:	0042006f 	subeq	r0, r2, pc, rrx
    1080:	0016004d 	andseq	r0, r6, sp, asr #32
    1084:	00b400c7 	adcseq	r0, r4, r7, asr #1
    1088:	009b001e 	addseq	r0, fp, lr, lsl r0
    108c:	00a6002b 	adceq	r0, r6, fp, lsr #32
    1090:	00bc005c 	adcseq	r0, ip, ip, asr r0
    1094:	0090000a 	addseq	r0, r0, sl
    1098:	00c7004e 	sbceq	r0, r7, lr, asr #32
    109c:	007a0041 	rsbseq	r0, sl, r1, asr #32
    10a0:	00210057 	eoreq	r0, r1, r7, asr r0
    10a4:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
    10a8:	00b1002d 	adcseq	r0, r1, sp, lsr #32
    10ac:	00580042 	subseq	r0, r8, r2, asr #32
    10b0:	002c0096 	mlaeq	ip, r6, r0, r0
    10b4:	00ea007b 	rsceq	r0, sl, fp, ror r0
    10b8:	009100bd 	ldrheq	r0, [r1], sp
    10bc:	00c90043 	sbceq	r0, r9, r3, asr #32
    10c0:	00620084 	rsbeq	r0, r2, r4, lsl #1
    10c4:	00d200b1 	ldrheq	r0, [r2], #1
    10c8:	00780037 	rsbseq	r0, r8, r7, lsr r0
    10cc:	00c80021 	sbceq	r0, r8, r1, lsr #32
    10d0:	00960058 	addseq	r0, r6, r8, asr r0
    10d4:	0063002c 	rsbeq	r0, r3, ip, lsr #32
    10d8:	0042006f 	subeq	r0, r2, pc, rrx
    10dc:	0016004d 	andseq	r0, r6, sp, asr #32
    10e0:	00b400c7 	adcseq	r0, r4, r7, asr #1
    10e4:	009b001e 	addseq	r0, fp, lr, lsl r0
    10e8:	00a6002b 	adceq	r0, r6, fp, lsr #32
    10ec:	00bc005c 	adcseq	r0, ip, ip, asr r0
    10f0:	0090000a 	addseq	r0, r0, sl
    10f4:	00c7004e 	sbceq	r0, r7, lr, asr #32
    10f8:	007a0041 	rsbseq	r0, sl, r1, asr #32
    10fc:	00210057 	eoreq	r0, r1, r7, asr r0
    1100:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
    1104:	00b1002d 	adcseq	r0, r1, sp, lsr #32
    1108:	00580042 	subseq	r0, r8, r2, asr #32
    110c:	002c0096 	mlaeq	ip, r6, r0, r0
    1110:	00ea007b 	rsceq	r0, sl, fp, ror r0
    1114:	009100bd 	ldrheq	r0, [r1], sp
    1118:	00c90043 	sbceq	r0, r9, r3, asr #32
    111c:	00620084 	rsbeq	r0, r2, r4, lsl #1
    1120:	00d200b1 	ldrheq	r0, [r2], #1
    1124:	00780037 	rsbseq	r0, r8, r7, lsr r0
    1128:	00c80021 	sbceq	r0, r8, r1, lsr #32
    112c:	00960058 	addseq	r0, r6, r8, asr r0
    1130:	0063002c 	rsbeq	r0, r3, ip, lsr #32
    1134:	0042006f 	subeq	r0, r2, pc, rrx
    1138:	0016004d 	andseq	r0, r6, sp, asr #32
    113c:	00b400c7 	adcseq	r0, r4, r7, asr #1
    1140:	009b001e 	addseq	r0, fp, lr, lsl r0
    1144:	00a6002b 	adceq	r0, r6, fp, lsr #32
    1148:	00bc005c 	adcseq	r0, ip, ip, asr r0
    114c:	0090000a 	addseq	r0, r0, sl
    1150:	00c7004e 	sbceq	r0, r7, lr, asr #32
    1154:	007a0041 	rsbseq	r0, sl, r1, asr #32
    1158:	00210057 	eoreq	r0, r1, r7, asr r0
    115c:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
    1160:	00b1002d 	adcseq	r0, r1, sp, lsr #32
    1164:	00580042 	subseq	r0, r8, r2, asr #32
    1168:	002c0096 	mlaeq	ip, r6, r0, r0
	...

Disassembly of section .text.playback_loop:

00001190 <playback_loop>:
    1190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1194:	4c30      	ldr	r4, [pc, #192]	; (1258 <playback_loop+0xc8>)
    1196:	4d31      	ldr	r5, [pc, #196]	; (125c <playback_loop+0xcc>)
    1198:	4e31      	ldr	r6, [pc, #196]	; (1260 <playback_loop+0xd0>)
    119a:	447c      	add	r4, pc
    119c:	447d      	add	r5, pc
    119e:	447e      	add	r6, pc
    11a0:	7923      	ldrb	r3, [r4, #4]
    11a2:	b1f3      	cbz	r3, 11e2 <playback_loop+0x52>
    11a4:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 1264 <playback_loop+0xd4>
    11a8:	44f8      	add	r8, pc
    11aa:	e012      	b.n	11d2 <playback_loop+0x42>
    11ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
    11b0:	2001      	movs	r0, #1
    11b2:	4798      	blx	r3
    11b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
    11b8:	4798      	blx	r3
    11ba:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    11be:	eeb4 0ae7 	vcmpe.f32	s0, s15
    11c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    11c6:	dd04      	ble.n	11d2 <playback_loop+0x42>
    11c8:	4827      	ldr	r0, [pc, #156]	; (1268 <playback_loop+0xd8>)
    11ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
    11ce:	4478      	add	r0, pc
    11d0:	4798      	blx	r3
    11d2:	682b      	ldr	r3, [r5, #0]
    11d4:	7932      	ldrb	r2, [r6, #4]
    11d6:	f818 1003 	ldrb.w	r1, [r8, r3]
    11da:	4f1d      	ldr	r7, [pc, #116]	; (1250 <playback_loop+0xc0>)
    11dc:	b949      	cbnz	r1, 11f2 <playback_loop+0x62>
    11de:	2a00      	cmp	r2, #0
    11e0:	d1e4      	bne.n	11ac <playback_loop+0x1c>
    11e2:	4b1b      	ldr	r3, [pc, #108]	; (1250 <playback_loop+0xc0>)
    11e4:	4821      	ldr	r0, [pc, #132]	; (126c <playback_loop+0xdc>)
    11e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
    11ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    11ee:	4478      	add	r0, pc
    11f0:	4718      	bx	r3
    11f2:	2a00      	cmp	r2, #0
    11f4:	d0f5      	beq.n	11e2 <playback_loop+0x52>
    11f6:	4a1e      	ldr	r2, [pc, #120]	; (1270 <playback_loop+0xe0>)
    11f8:	447a      	add	r2, pc
    11fa:	6812      	ldr	r2, [r2, #0]
    11fc:	b16a      	cbz	r2, 121a <playback_loop+0x8a>
    11fe:	481d      	ldr	r0, [pc, #116]	; (1274 <playback_loop+0xe4>)
    1200:	491d      	ldr	r1, [pc, #116]	; (1278 <playback_loop+0xe8>)
    1202:	f8d7 23d4 	ldr.w	r2, [r7, #980]	; 0x3d4
    1206:	ed9f 0a13 	vldr	s0, [pc, #76]	; 1254 <playback_loop+0xc4>
    120a:	4478      	add	r0, pc
    120c:	4479      	add	r1, pc
    120e:	edd1 0a00 	vldr	s1, [r1]
    1212:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
    1216:	2196      	movs	r1, #150	; 0x96
    1218:	4790      	blx	r2
    121a:	4a18      	ldr	r2, [pc, #96]	; (127c <playback_loop+0xec>)
    121c:	447a      	add	r2, pc
    121e:	f241 7070 	movw	r0, #6000	; 0x1770
    1222:	6813      	ldr	r3, [r2, #0]
    1224:	3396      	adds	r3, #150	; 0x96
    1226:	6013      	str	r3, [r2, #0]
    1228:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
    122c:	4798      	blx	r3
    122e:	4914      	ldr	r1, [pc, #80]	; (1280 <playback_loop+0xf0>)
    1230:	4a14      	ldr	r2, [pc, #80]	; (1284 <playback_loop+0xf4>)
    1232:	4479      	add	r1, pc
    1234:	447a      	add	r2, pc
    1236:	680b      	ldr	r3, [r1, #0]
    1238:	2000      	movs	r0, #0
    123a:	54d0      	strb	r0, [r2, r3]
    123c:	3301      	adds	r3, #1
    123e:	2203      	movs	r2, #3
    1240:	fb93 f2f2 	sdiv	r2, r3, r2
    1244:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    1248:	1a9b      	subs	r3, r3, r2
    124a:	600b      	str	r3, [r1, #0]
    124c:	e7a8      	b.n	11a0 <playback_loop+0x10>
    124e:	bf00      	nop
    1250:	1000f800 	andne	pc, r0, r0, lsl #16
    1254:	46c35000 	strbmi	r5, [r3], r0
    1258:	fffff3a6 			; <UNDEFINED> instruction: 0xfffff3a6
    125c:	fffff33c 			; <UNDEFINED> instruction: 0xfffff33c
    1260:	fffff3a2 			; <UNDEFINED> instruction: 0xfffff3a2
    1264:	fffff320 			; <UNDEFINED> instruction: 0xfffff320
    1268:	fffff7de 			; <UNDEFINED> instruction: 0xfffff7de
    126c:	fffff7f3 			; <UNDEFINED> instruction: 0xfffff7f3
    1270:	fffff330 			; <UNDEFINED> instruction: 0xfffff330
    1274:	fffff2c2 			; <UNDEFINED> instruction: 0xfffff2c2
    1278:	fffff2b8 			; <UNDEFINED> instruction: 0xfffff2b8
    127c:	fffff344 			; <UNDEFINED> instruction: 0xfffff344
    1280:	fffff2a6 			; <UNDEFINED> instruction: 0xfffff2a6
    1284:	fffff294 			; <UNDEFINED> instruction: 0xfffff294

Disassembly of section .text.ext_start_audio_loop:

00001288 <ext_start_audio_loop>:
    1288:	4b29      	ldr	r3, [pc, #164]	; (1330 <ext_start_audio_loop+0xa8>)
    128a:	447b      	add	r3, pc
    128c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1290:	791b      	ldrb	r3, [r3, #4]
    1292:	4c26      	ldr	r4, [pc, #152]	; (132c <ext_start_audio_loop+0xa4>)
    1294:	2b00      	cmp	r3, #0
    1296:	d144      	bne.n	1322 <ext_start_audio_loop+0x9a>
    1298:	4b26      	ldr	r3, [pc, #152]	; (1334 <ext_start_audio_loop+0xac>)
    129a:	447b      	add	r3, pc
    129c:	791d      	ldrb	r5, [r3, #4]
    129e:	2d00      	cmp	r5, #0
    12a0:	d13f      	bne.n	1322 <ext_start_audio_loop+0x9a>
    12a2:	4f25      	ldr	r7, [pc, #148]	; (1338 <ext_start_audio_loop+0xb0>)
    12a4:	4e25      	ldr	r6, [pc, #148]	; (133c <ext_start_audio_loop+0xb4>)
    12a6:	447f      	add	r7, pc
    12a8:	447e      	add	r6, pc
    12aa:	46a8      	mov	r8, r5
    12ac:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
    12b0:	2096      	movs	r0, #150	; 0x96
    12b2:	4798      	blx	r3
    12b4:	f847 0b04 	str.w	r0, [r7], #4
    12b8:	b948      	cbnz	r0, 12ce <ext_start_audio_loop+0x46>
    12ba:	4821      	ldr	r0, [pc, #132]	; (1340 <ext_start_audio_loop+0xb8>)
    12bc:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    12c0:	4629      	mov	r1, r5
    12c2:	4478      	add	r0, pc
    12c4:	4798      	blx	r3
    12c6:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    12ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    12ce:	3501      	adds	r5, #1
    12d0:	2d03      	cmp	r5, #3
    12d2:	f806 8b01 	strb.w	r8, [r6], #1
    12d6:	d1e9      	bne.n	12ac <ext_start_audio_loop+0x24>
    12d8:	4e1a      	ldr	r6, [pc, #104]	; (1344 <ext_start_audio_loop+0xbc>)
    12da:	4d1b      	ldr	r5, [pc, #108]	; (1348 <ext_start_audio_loop+0xc0>)
    12dc:	4a1b      	ldr	r2, [pc, #108]	; (134c <ext_start_audio_loop+0xc4>)
    12de:	481c      	ldr	r0, [pc, #112]	; (1350 <ext_start_audio_loop+0xc8>)
    12e0:	f8d4 70c0 	ldr.w	r7, [r4, #192]	; 0xc0
    12e4:	447e      	add	r6, pc
    12e6:	447d      	add	r5, pc
    12e8:	2301      	movs	r3, #1
    12ea:	7133      	strb	r3, [r6, #4]
    12ec:	712b      	strb	r3, [r5, #4]
    12ee:	447a      	add	r2, pc
    12f0:	2300      	movs	r3, #0
    12f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
    12f6:	4478      	add	r0, pc
    12f8:	47b8      	blx	r7
    12fa:	4a16      	ldr	r2, [pc, #88]	; (1354 <ext_start_audio_loop+0xcc>)
    12fc:	6030      	str	r0, [r6, #0]
    12fe:	4816      	ldr	r0, [pc, #88]	; (1358 <ext_start_audio_loop+0xd0>)
    1300:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
    1304:	2300      	movs	r3, #0
    1306:	447a      	add	r2, pc
    1308:	f44f 6180 	mov.w	r1, #1024	; 0x400
    130c:	4478      	add	r0, pc
    130e:	47b0      	blx	r6
    1310:	6028      	str	r0, [r5, #0]
    1312:	4812      	ldr	r0, [pc, #72]	; (135c <ext_start_audio_loop+0xd4>)
    1314:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1318:	4478      	add	r0, pc
    131a:	4798      	blx	r3
    131c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1320:	e7d3      	b.n	12ca <ext_start_audio_loop+0x42>
    1322:	480f      	ldr	r0, [pc, #60]	; (1360 <ext_start_audio_loop+0xd8>)
    1324:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1328:	4478      	add	r0, pc
    132a:	e7f6      	b.n	131a <ext_start_audio_loop+0x92>
    132c:	1000f800 	andne	pc, r0, r0, lsl #16
    1330:	fffff27e 			; <UNDEFINED> instruction: 0xfffff27e
    1334:	fffff2a6 			; <UNDEFINED> instruction: 0xfffff2a6
    1338:	fffff226 			; <UNDEFINED> instruction: 0xfffff226
    133c:	fffff220 			; <UNDEFINED> instruction: 0xfffff220
    1340:	fffff74a 			; <UNDEFINED> instruction: 0xfffff74a
    1344:	fffff224 			; <UNDEFINED> instruction: 0xfffff224
    1348:	fffff25a 			; <UNDEFINED> instruction: 0xfffff25a
    134c:	fffff73c 			; <UNDEFINED> instruction: 0xfffff73c
    1350:	0000030b 	andeq	r0, r0, fp, lsl #6
    1354:	fffff733 			; <UNDEFINED> instruction: 0xfffff733
    1358:	fffffe81 			; <UNDEFINED> instruction: 0xfffffe81
    135c:	fffff72f 			; <UNDEFINED> instruction: 0xfffff72f
    1360:	fffff748 			; <UNDEFINED> instruction: 0xfffff748

Disassembly of section .text.ext_stop_audio_loop:

00001364 <ext_stop_audio_loop>:
    1364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1366:	4b18      	ldr	r3, [pc, #96]	; (13c8 <ext_stop_audio_loop+0x64>)
    1368:	4c16      	ldr	r4, [pc, #88]	; (13c4 <ext_stop_audio_loop+0x60>)
    136a:	447b      	add	r3, pc
    136c:	791a      	ldrb	r2, [r3, #4]
    136e:	b31a      	cbz	r2, 13b8 <ext_stop_audio_loop+0x54>
    1370:	4d16      	ldr	r5, [pc, #88]	; (13cc <ext_stop_audio_loop+0x68>)
    1372:	447d      	add	r5, pc
    1374:	792a      	ldrb	r2, [r5, #4]
    1376:	b1fa      	cbz	r2, 13b8 <ext_stop_audio_loop+0x54>
    1378:	6818      	ldr	r0, [r3, #0]
    137a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
    137e:	4e14      	ldr	r6, [pc, #80]	; (13d0 <ext_stop_audio_loop+0x6c>)
    1380:	2700      	movs	r7, #0
    1382:	711f      	strb	r7, [r3, #4]
    1384:	712f      	strb	r7, [r5, #4]
    1386:	4790      	blx	r2
    1388:	6828      	ldr	r0, [r5, #0]
    138a:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    138e:	4798      	blx	r3
    1390:	447e      	add	r6, pc
    1392:	2503      	movs	r5, #3
    1394:	f856 0b04 	ldr.w	r0, [r6], #4
    1398:	b120      	cbz	r0, 13a4 <ext_stop_audio_loop+0x40>
    139a:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    139e:	4798      	blx	r3
    13a0:	f846 7c04 	str.w	r7, [r6, #-4]
    13a4:	3d01      	subs	r5, #1
    13a6:	d1f5      	bne.n	1394 <ext_stop_audio_loop+0x30>
    13a8:	480a      	ldr	r0, [pc, #40]	; (13d4 <ext_stop_audio_loop+0x70>)
    13aa:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    13ae:	4478      	add	r0, pc
    13b0:	4798      	blx	r3
    13b2:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    13b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    13b8:	4807      	ldr	r0, [pc, #28]	; (13d8 <ext_stop_audio_loop+0x74>)
    13ba:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    13be:	4478      	add	r0, pc
    13c0:	e7f6      	b.n	13b0 <ext_stop_audio_loop+0x4c>
    13c2:	bf00      	nop
    13c4:	1000f800 	andne	pc, r0, r0, lsl #16
    13c8:	fffff19e 			; <UNDEFINED> instruction: 0xfffff19e
    13cc:	fffff1ce 			; <UNDEFINED> instruction: 0xfffff1ce
    13d0:	fffff13c 			; <UNDEFINED> instruction: 0xfffff13c
    13d4:	fffff6fe 			; <UNDEFINED> instruction: 0xfffff6fe
    13d8:	fffff717 			; <UNDEFINED> instruction: 0xfffff717

Disassembly of section .text.ext_get_stats:

000013e0 <ext_get_stats>:
    13e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    13e2:	ed2d 8b02 	vpush	{d8}
    13e6:	4c6a      	ldr	r4, [pc, #424]	; (1590 <ext_get_stats+0x1b0>)
    13e8:	b085      	sub	sp, #20
    13ea:	b129      	cbz	r1, 13f8 <ext_get_stats+0x18>
    13ec:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    13f0:	b005      	add	sp, #20
    13f2:	ecbd 8b02 	vpop	{d8}
    13f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13f8:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
    13fc:	4798      	blx	r3
    13fe:	4a66      	ldr	r2, [pc, #408]	; (1598 <ext_get_stats+0x1b8>)
    1400:	447a      	add	r2, pc
    1402:	edd2 7a00 	vldr	s15, [r2]
    1406:	ee70 7a67 	vsub.f32	s15, s0, s15
    140a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    140e:	eef4 7ac7 	vcmpe.f32	s15, s14
    1412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1416:	f2c0 80a4 	blt.w	1562 <ext_get_stats+0x182>
    141a:	4960      	ldr	r1, [pc, #384]	; (159c <ext_get_stats+0x1bc>)
    141c:	4b60      	ldr	r3, [pc, #384]	; (15a0 <ext_get_stats+0x1c0>)
    141e:	4e61      	ldr	r6, [pc, #388]	; (15a4 <ext_get_stats+0x1c4>)
    1420:	ed82 0a00 	vstr	s0, [r2]
    1424:	4479      	add	r1, pc
    1426:	447e      	add	r6, pc
    1428:	447b      	add	r3, pc
    142a:	680d      	ldr	r5, [r1, #0]
    142c:	495e      	ldr	r1, [pc, #376]	; (15a8 <ext_get_stats+0x1c8>)
    142e:	681f      	ldr	r7, [r3, #0]
    1430:	6833      	ldr	r3, [r6, #0]
    1432:	6037      	str	r7, [r6, #0]
    1434:	4479      	add	r1, pc
    1436:	1afb      	subs	r3, r7, r3
    1438:	6808      	ldr	r0, [r1, #0]
    143a:	600d      	str	r5, [r1, #0]
    143c:	ee07 3a90 	vmov	s15, r3
    1440:	1a28      	subs	r0, r5, r0
    1442:	eeb8 8a67 	vcvt.f32.u32	s16, s15
    1446:	ee07 0a90 	vmov	s15, r0
    144a:	ee18 0a10 	vmov	r0, s16
    144e:	eef8 8a67 	vcvt.f32.u32	s17, s15
    1452:	f7ff f9f9 	bl	848 <__aeabi_f2d>
    1456:	eddf 7a4f 	vldr	s15, [pc, #316]	; 1594 <ext_get_stats+0x1b4>
    145a:	eeb4 8ae7 	vcmpe.f32	s16, s15
    145e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1462:	4606      	mov	r6, r0
    1464:	460f      	mov	r7, r1
    1466:	dd0b      	ble.n	1480 <ext_get_stats+0xa0>
    1468:	a347      	add	r3, pc, #284	; (adr r3, 1588 <ext_get_stats+0x1a8>)
    146a:	e9d3 2300 	ldrd	r2, r3, [r3]
    146e:	e9cd 2300 	strd	r2, r3, [sp]
    1472:	484e      	ldr	r0, [pc, #312]	; (15ac <ext_get_stats+0x1cc>)
    1474:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1478:	4632      	mov	r2, r6
    147a:	463b      	mov	r3, r7
    147c:	4478      	add	r0, pc
    147e:	4788      	blx	r1
    1480:	ee18 0a90 	vmov	r0, s17
    1484:	f7ff f9e0 	bl	848 <__aeabi_f2d>
    1488:	e9cd 0100 	strd	r0, r1, [sp]
    148c:	4848      	ldr	r0, [pc, #288]	; (15b0 <ext_get_stats+0x1d0>)
    148e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1492:	4d48      	ldr	r5, [pc, #288]	; (15b4 <ext_get_stats+0x1d4>)
    1494:	4632      	mov	r2, r6
    1496:	463b      	mov	r3, r7
    1498:	4478      	add	r0, pc
    149a:	4788      	blx	r1
    149c:	4846      	ldr	r0, [pc, #280]	; (15b8 <ext_get_stats+0x1d8>)
    149e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    14a2:	447d      	add	r5, pc
    14a4:	2200      	movs	r2, #0
    14a6:	2300      	movs	r3, #0
    14a8:	4478      	add	r0, pc
    14aa:	4788      	blx	r1
    14ac:	6828      	ldr	r0, [r5, #0]
    14ae:	f7ff f9cb 	bl	848 <__aeabi_f2d>
    14b2:	4602      	mov	r2, r0
    14b4:	460b      	mov	r3, r1
    14b6:	6868      	ldr	r0, [r5, #4]
    14b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    14bc:	f7ff f9c4 	bl	848 <__aeabi_f2d>
    14c0:	e9cd 0100 	strd	r0, r1, [sp]
    14c4:	483d      	ldr	r0, [pc, #244]	; (15bc <ext_get_stats+0x1dc>)
    14c6:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    14ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    14ce:	4478      	add	r0, pc
    14d0:	4788      	blx	r1
    14d2:	4b3b      	ldr	r3, [pc, #236]	; (15c0 <ext_get_stats+0x1e0>)
    14d4:	447b      	add	r3, pc
    14d6:	781b      	ldrb	r3, [r3, #0]
    14d8:	2b01      	cmp	r3, #1
    14da:	d01a      	beq.n	1512 <ext_get_stats+0x132>
    14dc:	2b02      	cmp	r3, #2
    14de:	d01b      	beq.n	1518 <ext_get_stats+0x138>
    14e0:	b9eb      	cbnz	r3, 151e <ext_get_stats+0x13e>
    14e2:	4938      	ldr	r1, [pc, #224]	; (15c4 <ext_get_stats+0x1e4>)
    14e4:	4479      	add	r1, pc
    14e6:	4838      	ldr	r0, [pc, #224]	; (15c8 <ext_get_stats+0x1e8>)
    14e8:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    14ec:	4478      	add	r0, pc
    14ee:	4798      	blx	r3
    14f0:	4936      	ldr	r1, [pc, #216]	; (15cc <ext_get_stats+0x1ec>)
    14f2:	4a37      	ldr	r2, [pc, #220]	; (15d0 <ext_get_stats+0x1f0>)
    14f4:	4479      	add	r1, pc
    14f6:	447a      	add	r2, pc
    14f8:	7809      	ldrb	r1, [r1, #0]
    14fa:	7a13      	ldrb	r3, [r2, #8]
    14fc:	2901      	cmp	r1, #1
    14fe:	d011      	beq.n	1524 <ext_get_stats+0x144>
    1500:	2902      	cmp	r1, #2
    1502:	d011      	beq.n	1528 <ext_get_stats+0x148>
    1504:	2b04      	cmp	r3, #4
    1506:	d83b      	bhi.n	1580 <ext_get_stats+0x1a0>
    1508:	e8df f003 	tbb	[pc, r3]
    150c:	312e1137 			; <UNDEFINED> instruction: 0x312e1137
    1510:	49300034 	ldmdbmi	r0!, {r2, r4, r5}
    1514:	4479      	add	r1, pc
    1516:	e7e6      	b.n	14e6 <ext_get_stats+0x106>
    1518:	492f      	ldr	r1, [pc, #188]	; (15d8 <ext_get_stats+0x1f8>)
    151a:	4479      	add	r1, pc
    151c:	e7e3      	b.n	14e6 <ext_get_stats+0x106>
    151e:	492f      	ldr	r1, [pc, #188]	; (15dc <ext_get_stats+0x1fc>)
    1520:	4479      	add	r1, pc
    1522:	e7e0      	b.n	14e6 <ext_get_stats+0x106>
    1524:	7e13      	ldrb	r3, [r2, #24]
    1526:	e7ed      	b.n	1504 <ext_get_stats+0x124>
    1528:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
    152c:	e7ea      	b.n	1504 <ext_get_stats+0x124>
    152e:	4d2c      	ldr	r5, [pc, #176]	; (15e0 <ext_get_stats+0x200>)
    1530:	447d      	add	r5, pc
    1532:	4b2c      	ldr	r3, [pc, #176]	; (15e4 <ext_get_stats+0x204>)
    1534:	447b      	add	r3, pc
    1536:	6898      	ldr	r0, [r3, #8]
    1538:	f7ff f986 	bl	848 <__aeabi_f2d>
    153c:	460b      	mov	r3, r1
    153e:	492a      	ldr	r1, [pc, #168]	; (15e8 <ext_get_stats+0x208>)
    1540:	4479      	add	r1, pc
    1542:	4602      	mov	r2, r0
    1544:	6808      	ldr	r0, [r1, #0]
    1546:	e9cd 2302 	strd	r2, r3, [sp, #8]
    154a:	f7ff f97d 	bl	848 <__aeabi_f2d>
    154e:	e9cd 0100 	strd	r0, r1, [sp]
    1552:	4826      	ldr	r0, [pc, #152]	; (15ec <ext_get_stats+0x20c>)
    1554:	f8d4 60b4 	ldr.w	r6, [r4, #180]	; 0xb4
    1558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    155c:	4629      	mov	r1, r5
    155e:	4478      	add	r0, pc
    1560:	47b0      	blx	r6
    1562:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1566:	e743      	b.n	13f0 <ext_get_stats+0x10>
    1568:	4d21      	ldr	r5, [pc, #132]	; (15f0 <ext_get_stats+0x210>)
    156a:	447d      	add	r5, pc
    156c:	e7e1      	b.n	1532 <ext_get_stats+0x152>
    156e:	4d21      	ldr	r5, [pc, #132]	; (15f4 <ext_get_stats+0x214>)
    1570:	447d      	add	r5, pc
    1572:	e7de      	b.n	1532 <ext_get_stats+0x152>
    1574:	4d20      	ldr	r5, [pc, #128]	; (15f8 <ext_get_stats+0x218>)
    1576:	447d      	add	r5, pc
    1578:	e7db      	b.n	1532 <ext_get_stats+0x152>
    157a:	4d20      	ldr	r5, [pc, #128]	; (15fc <ext_get_stats+0x21c>)
    157c:	447d      	add	r5, pc
    157e:	e7d8      	b.n	1532 <ext_get_stats+0x152>
    1580:	4d1f      	ldr	r5, [pc, #124]	; (1600 <ext_get_stats+0x220>)
    1582:	447d      	add	r5, pc
    1584:	e7d5      	b.n	1532 <ext_get_stats+0x152>
    1586:	bf00      	nop
    1588:	00000000 	andeq	r0, r0, r0
    158c:	40d86a00 	sbcsmi	r6, r8, r0, lsl #20
    1590:	1000f800 	andne	pc, r0, r0, lsl #16
    1594:	46ea6001 	strbtmi	r6, [sl], r1
    1598:	fffff138 			; <UNDEFINED> instruction: 0xfffff138
    159c:	fffff13c 			; <UNDEFINED> instruction: 0xfffff13c
    15a0:	fffff13c 			; <UNDEFINED> instruction: 0xfffff13c
    15a4:	fffff10e 			; <UNDEFINED> instruction: 0xfffff10e
    15a8:	fffff0fc 			; <UNDEFINED> instruction: 0xfffff0fc
    15ac:	fffff6f3 			; <UNDEFINED> instruction: 0xfffff6f3
    15b0:	fffff714 			; <UNDEFINED> instruction: 0xfffff714
    15b4:	ffffec4e 			; <UNDEFINED> instruction: 0xffffec4e
    15b8:	fffff73c 			; <UNDEFINED> instruction: 0xfffff73c
    15bc:	fffff730 			; <UNDEFINED> instruction: 0xfffff730
    15c0:	ffffec18 			; <UNDEFINED> instruction: 0xffffec18
    15c4:	fffff646 			; <UNDEFINED> instruction: 0xfffff646
    15c8:	fffff73a 			; <UNDEFINED> instruction: 0xfffff73a
    15cc:	ffffebf8 			; <UNDEFINED> instruction: 0xffffebf8
    15d0:	ffffebfa 			; <UNDEFINED> instruction: 0xffffebfa
    15d4:	fffff5f8 			; <UNDEFINED> instruction: 0xfffff5f8
    15d8:	fffff5fb 			; <UNDEFINED> instruction: 0xfffff5fb
    15dc:	fffff602 			; <UNDEFINED> instruction: 0xfffff602
    15e0:	fffff633 			; <UNDEFINED> instruction: 0xfffff633
    15e4:	ffffefbc 			; <UNDEFINED> instruction: 0xffffefbc
    15e8:	ffffef84 			; <UNDEFINED> instruction: 0xffffef84
    15ec:	fffff6d9 			; <UNDEFINED> instruction: 0xfffff6d9
    15f0:	fffff5d6 			; <UNDEFINED> instruction: 0xfffff5d6
    15f4:	fffff5db 			; <UNDEFINED> instruction: 0xfffff5db
    15f8:	fffff5e1 			; <UNDEFINED> instruction: 0xfffff5e1
    15fc:	fffff5bb 			; <UNDEFINED> instruction: 0xfffff5bb
    1600:	fffff5a0 			; <UNDEFINED> instruction: 0xfffff5a0

Disassembly of section .text.generator_loop:

00001604 <generator_loop>:
    1604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1606:	482b      	ldr	r0, [pc, #172]	; (16b4 <generator_loop+0xb0>)
    1608:	4d2b      	ldr	r5, [pc, #172]	; (16b8 <generator_loop+0xb4>)
    160a:	4c2c      	ldr	r4, [pc, #176]	; (16bc <generator_loop+0xb8>)
    160c:	4e2c      	ldr	r6, [pc, #176]	; (16c0 <generator_loop+0xbc>)
    160e:	4478      	add	r0, pc
    1610:	f000 fc7c 	bl	1f0c <SPWMGenerator_Init>
    1614:	447d      	add	r5, pc
    1616:	447c      	add	r4, pc
    1618:	447e      	add	r6, pc
    161a:	792b      	ldrb	r3, [r5, #4]
    161c:	b16b      	cbz	r3, 163a <generator_loop+0x36>
    161e:	4f29      	ldr	r7, [pc, #164]	; (16c4 <generator_loop+0xc0>)
    1620:	447f      	add	r7, pc
    1622:	e004      	b.n	162e <generator_loop+0x2a>
    1624:	4b21      	ldr	r3, [pc, #132]	; (16ac <generator_loop+0xa8>)
    1626:	2001      	movs	r0, #1
    1628:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    162c:	4798      	blx	r3
    162e:	6822      	ldr	r2, [r4, #0]
    1630:	7933      	ldrb	r3, [r6, #4]
    1632:	5cb9      	ldrb	r1, [r7, r2]
    1634:	b151      	cbz	r1, 164c <generator_loop+0x48>
    1636:	2b00      	cmp	r3, #0
    1638:	d1f4      	bne.n	1624 <generator_loop+0x20>
    163a:	4b1c      	ldr	r3, [pc, #112]	; (16ac <generator_loop+0xa8>)
    163c:	4822      	ldr	r0, [pc, #136]	; (16c8 <generator_loop+0xc4>)
    163e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
    1642:	4478      	add	r0, pc
    1644:	b003      	add	sp, #12
    1646:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    164a:	4718      	bx	r3
    164c:	2b00      	cmp	r3, #0
    164e:	d0f4      	beq.n	163a <generator_loop+0x36>
    1650:	4b1e      	ldr	r3, [pc, #120]	; (16cc <generator_loop+0xc8>)
    1652:	481f      	ldr	r0, [pc, #124]	; (16d0 <generator_loop+0xcc>)
    1654:	eddf 0a16 	vldr	s1, [pc, #88]	; 16b0 <generator_loop+0xac>
    1658:	447b      	add	r3, pc
    165a:	4478      	add	r0, pc
    165c:	7819      	ldrb	r1, [r3, #0]
    165e:	4b1d      	ldr	r3, [pc, #116]	; (16d4 <generator_loop+0xd0>)
    1660:	447b      	add	r3, pc
    1662:	681b      	ldr	r3, [r3, #0]
    1664:	9301      	str	r3, [sp, #4]
    1666:	4b1c      	ldr	r3, [pc, #112]	; (16d8 <generator_loop+0xd4>)
    1668:	447b      	add	r3, pc
    166a:	9300      	str	r3, [sp, #0]
    166c:	4b1b      	ldr	r3, [pc, #108]	; (16dc <generator_loop+0xd8>)
    166e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    1672:	481b      	ldr	r0, [pc, #108]	; (16e0 <generator_loop+0xdc>)
    1674:	447b      	add	r3, pc
    1676:	ed93 0a00 	vldr	s0, [r3]
    167a:	4478      	add	r0, pc
    167c:	2396      	movs	r3, #150	; 0x96
    167e:	f000 fc77 	bl	1f70 <SPWMGenerator_GenerateSamples>
    1682:	4b18      	ldr	r3, [pc, #96]	; (16e4 <generator_loop+0xe0>)
    1684:	4918      	ldr	r1, [pc, #96]	; (16e8 <generator_loop+0xe4>)
    1686:	447b      	add	r3, pc
    1688:	4479      	add	r1, pc
    168a:	6018      	str	r0, [r3, #0]
    168c:	6823      	ldr	r3, [r4, #0]
    168e:	2201      	movs	r2, #1
    1690:	54fa      	strb	r2, [r7, r3]
    1692:	680a      	ldr	r2, [r1, #0]
    1694:	3296      	adds	r2, #150	; 0x96
    1696:	3301      	adds	r3, #1
    1698:	600a      	str	r2, [r1, #0]
    169a:	2203      	movs	r2, #3
    169c:	fb93 f2f2 	sdiv	r2, r3, r2
    16a0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    16a4:	1a9b      	subs	r3, r3, r2
    16a6:	6023      	str	r3, [r4, #0]
    16a8:	e7b7      	b.n	161a <generator_loop+0x16>
    16aa:	bf00      	nop
    16ac:	1000f800 	andne	pc, r0, r0, lsl #16
    16b0:	00000000 	andeq	r0, r0, r0
    16b4:	ffffeee2 			; <UNDEFINED> instruction: 0xffffeee2
    16b8:	ffffeef4 			; <UNDEFINED> instruction: 0xffffeef4
    16bc:	ffffef32 			; <UNDEFINED> instruction: 0xffffef32
    16c0:	ffffeef0 			; <UNDEFINED> instruction: 0xffffeef0
    16c4:	ffffeea8 			; <UNDEFINED> instruction: 0xffffeea8
    16c8:	fffff63a 			; <UNDEFINED> instruction: 0xfffff63a
    16cc:	ffffea94 			; <UNDEFINED> instruction: 0xffffea94
    16d0:	ffffee72 			; <UNDEFINED> instruction: 0xffffee72
    16d4:	ffffeedc 			; <UNDEFINED> instruction: 0xffffeedc
    16d8:	ffffea88 			; <UNDEFINED> instruction: 0xffffea88
    16dc:	ffffeeb8 			; <UNDEFINED> instruction: 0xffffeeb8
    16e0:	ffffee76 			; <UNDEFINED> instruction: 0xffffee76
    16e4:	ffffeea2 			; <UNDEFINED> instruction: 0xffffeea2
    16e8:	ffffeedc 			; <UNDEFINED> instruction: 0xffffeedc

Disassembly of section .text.stop:

000016ec <stop>:
    16ec:	4b16      	ldr	r3, [pc, #88]	; (1748 <stop+0x5c>)
    16ee:	447b      	add	r3, pc
    16f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    16f4:	791a      	ldrb	r2, [r3, #4]
    16f6:	b31a      	cbz	r2, 1740 <stop+0x54>
    16f8:	4d14      	ldr	r5, [pc, #80]	; (174c <stop+0x60>)
    16fa:	447d      	add	r5, pc
    16fc:	792a      	ldrb	r2, [r5, #4]
    16fe:	b1fa      	cbz	r2, 1740 <stop+0x54>
    1700:	4c10      	ldr	r4, [pc, #64]	; (1744 <stop+0x58>)
    1702:	6818      	ldr	r0, [r3, #0]
    1704:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
    1708:	4e11      	ldr	r6, [pc, #68]	; (1750 <stop+0x64>)
    170a:	2700      	movs	r7, #0
    170c:	711f      	strb	r7, [r3, #4]
    170e:	712f      	strb	r7, [r5, #4]
    1710:	4790      	blx	r2
    1712:	6828      	ldr	r0, [r5, #0]
    1714:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    1718:	4798      	blx	r3
    171a:	447e      	add	r6, pc
    171c:	2503      	movs	r5, #3
    171e:	f856 0b04 	ldr.w	r0, [r6], #4
    1722:	b120      	cbz	r0, 172e <stop+0x42>
    1724:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    1728:	4798      	blx	r3
    172a:	f846 7c04 	str.w	r7, [r6, #-4]
    172e:	3d01      	subs	r5, #1
    1730:	d1f5      	bne.n	171e <stop+0x32>
    1732:	4808      	ldr	r0, [pc, #32]	; (1754 <stop+0x68>)
    1734:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1738:	4478      	add	r0, pc
    173a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    173e:	4718      	bx	r3
    1740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1744:	1000f800 	andne	pc, r0, r0, lsl #16
    1748:	ffffee1a 			; <UNDEFINED> instruction: 0xffffee1a
    174c:	ffffee46 			; <UNDEFINED> instruction: 0xffffee46
    1750:	ffffedb2 			; <UNDEFINED> instruction: 0xffffedb2
    1754:	fffff574 			; <UNDEFINED> instruction: 0xfffff574

Disassembly of section .text.map_value:

00001758 <map_value>:
    1758:	eef4 0a41 	vcmp.f32	s1, s2
    175c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1760:	d016      	beq.n	1790 <map_value+0x38>
    1762:	eef4 0ac0 	vcmpe.f32	s1, s0
    1766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    176a:	dc11      	bgt.n	1790 <map_value+0x38>
    176c:	eeb4 1ac0 	vcmpe.f32	s2, s0
    1770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1774:	bf5f      	itttt	pl
    1776:	ee30 0a60 	vsubpl.f32	s0, s0, s1
    177a:	ee31 1a60 	vsubpl.f32	s2, s2, s1
    177e:	ee32 2a61 	vsubpl.f32	s4, s4, s3
    1782:	eec0 7a01 	vdivpl.f32	s15, s0, s2
    1786:	bf4c      	ite	mi
    1788:	eef0 1a42 	vmovmi.f32	s3, s4
    178c:	eee7 1a82 	vfmapl.f32	s3, s15, s4
    1790:	eeb0 0a61 	vmov.f32	s0, s3
    1794:	4770      	bx	lr

Disassembly of section .text.update_spwm_settings:

00001798 <update_spwm_settings>:
    1798:	4b64      	ldr	r3, [pc, #400]	; (192c <update_spwm_settings+0x194>)
    179a:	4865      	ldr	r0, [pc, #404]	; (1930 <update_spwm_settings+0x198>)
    179c:	4a65      	ldr	r2, [pc, #404]	; (1934 <update_spwm_settings+0x19c>)
    179e:	447b      	add	r3, pc
    17a0:	edd3 7a00 	vldr	s15, [r3]
    17a4:	4b64      	ldr	r3, [pc, #400]	; (1938 <update_spwm_settings+0x1a0>)
    17a6:	447b      	add	r3, pc
    17a8:	ed93 7a00 	vldr	s14, [r3]
    17ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    17b0:	b570      	push	{r4, r5, r6, lr}
    17b2:	eec7 6a27 	vdiv.f32	s13, s14, s15
    17b6:	4478      	add	r0, pc
    17b8:	447a      	add	r2, pc
    17ba:	6803      	ldr	r3, [r0, #0]
    17bc:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    17c0:	3301      	adds	r3, #1
    17c2:	ed2d 8b02 	vpush	{d8}
    17c6:	edc1 6a00 	vstr	s13, [r1]
    17ca:	ed9f 8a55 	vldr	s16, [pc, #340]	; 1920 <update_spwm_settings+0x188>
    17ce:	edd2 7a00 	vldr	s15, [r2]
    17d2:	ed92 7a01 	vldr	s14, [r2, #4]
    17d6:	ee77 7a88 	vadd.f32	s15, s15, s16
    17da:	2105      	movs	r1, #5
    17dc:	ee77 7a87 	vadd.f32	s15, s15, s14
    17e0:	ed92 7a02 	vldr	s14, [r2, #8]
    17e4:	fb93 f1f1 	sdiv	r1, r3, r1
    17e8:	ee77 7a87 	vadd.f32	s15, s15, s14
    17ec:	ed92 7a03 	vldr	s14, [r2, #12]
    17f0:	ee77 7a87 	vadd.f32	s15, s15, s14
    17f4:	ed92 7a04 	vldr	s14, [r2, #16]
    17f8:	ee77 7a87 	vadd.f32	s15, s15, s14
    17fc:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
    1800:	ee87 6a87 	vdiv.f32	s12, s15, s14
    1804:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    1808:	1a5b      	subs	r3, r3, r1
    180a:	b08e      	sub	sp, #56	; 0x38
    180c:	6003      	str	r3, [r0, #0]
    180e:	eddf 7a45 	vldr	s15, [pc, #276]	; 1924 <update_spwm_settings+0x18c>
    1812:	ee36 7a66 	vsub.f32	s14, s12, s13
    1816:	eeb4 7ac8 	vcmpe.f32	s14, s16
    181a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    181e:	bf48      	it	mi
    1820:	eeb1 7a47 	vnegmi.f32	s14, s14
    1824:	eeb4 7ae7 	vcmpe.f32	s14, s15
    1828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    182c:	d866      	bhi.n	18fc <update_spwm_settings+0x164>
    182e:	4b43      	ldr	r3, [pc, #268]	; (193c <update_spwm_settings+0x1a4>)
    1830:	2201      	movs	r2, #1
    1832:	447b      	add	r3, pc
    1834:	4c42      	ldr	r4, [pc, #264]	; (1940 <update_spwm_settings+0x1a8>)
    1836:	eddf 1a3a 	vldr	s3, [pc, #232]	; 1920 <update_spwm_settings+0x188>
    183a:	ed9f 1a3b 	vldr	s2, [pc, #236]	; 1928 <update_spwm_settings+0x190>
    183e:	701a      	strb	r2, [r3, #0]
    1840:	447c      	add	r4, pc
    1842:	ed94 0a00 	vldr	s0, [r4]
    1846:	4d3f      	ldr	r5, [pc, #252]	; (1944 <update_spwm_settings+0x1ac>)
    1848:	4e3f      	ldr	r6, [pc, #252]	; (1948 <update_spwm_settings+0x1b0>)
    184a:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
    184e:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
    1852:	f7ff ff81 	bl	1758 <map_value>
    1856:	ed9f 2a32 	vldr	s4, [pc, #200]	; 1920 <update_spwm_settings+0x188>
    185a:	447d      	add	r5, pc
    185c:	ed85 0a00 	vstr	s0, [r5]
    1860:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    1864:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
    1868:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
    186c:	eeb0 0a42 	vmov.f32	s0, s4
    1870:	f7ff ff72 	bl	1758 <map_value>
    1874:	edd5 7a00 	vldr	s15, [r5]
    1878:	4934      	ldr	r1, [pc, #208]	; (194c <update_spwm_settings+0x1b4>)
    187a:	edd4 0a00 	vldr	s1, [r4]
    187e:	ee77 7a88 	vadd.f32	s15, s15, s16
    1882:	466c      	mov	r4, sp
    1884:	ee27 0a80 	vmul.f32	s0, s15, s0
    1888:	4479      	add	r1, pc
    188a:	ed85 0a00 	vstr	s0, [r5]
    188e:	4620      	mov	r0, r4
    1890:	ed9f 0a23 	vldr	s0, [pc, #140]	; 1920 <update_spwm_settings+0x188>
    1894:	f000 f9d4 	bl	1c40 <GetSpeedRangeAtSpeed>
    1898:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    189a:	447e      	add	r6, pc
    189c:	4635      	mov	r5, r6
    189e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    18a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    18a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    18a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    18a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    18a8:	4b29      	ldr	r3, [pc, #164]	; (1950 <update_spwm_settings+0x1b8>)
    18aa:	447b      	add	r3, pc
    18ac:	e894 0003 	ldmia.w	r4, {r0, r1}
    18b0:	781b      	ldrb	r3, [r3, #0]
    18b2:	2b01      	cmp	r3, #1
    18b4:	e885 0003 	stmia.w	r5, {r0, r1}
    18b8:	d02d      	beq.n	1916 <update_spwm_settings+0x17e>
    18ba:	2b02      	cmp	r3, #2
    18bc:	d02d      	beq.n	191a <update_spwm_settings+0x182>
    18be:	b9cb      	cbnz	r3, 18f4 <update_spwm_settings+0x15c>
    18c0:	3608      	adds	r6, #8
    18c2:	edd6 7a01 	vldr	s15, [r6, #4]
    18c6:	4b23      	ldr	r3, [pc, #140]	; (1954 <update_spwm_settings+0x1bc>)
    18c8:	4a23      	ldr	r2, [pc, #140]	; (1958 <update_spwm_settings+0x1c0>)
    18ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    18ce:	447b      	add	r3, pc
    18d0:	447a      	add	r2, pc
    18d2:	edc3 7a02 	vstr	s15, [r3, #8]
    18d6:	edd2 7a00 	vldr	s15, [r2]
    18da:	4a20      	ldr	r2, [pc, #128]	; (195c <update_spwm_settings+0x1c4>)
    18dc:	447a      	add	r2, pc
    18de:	edd2 6a00 	vldr	s13, [r2]
    18e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    18e6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    18ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
    18ee:	611a      	str	r2, [r3, #16]
    18f0:	ed83 7a03 	vstr	s14, [r3, #12]
    18f4:	b00e      	add	sp, #56	; 0x38
    18f6:	ecbd 8b02 	vpop	{d8}
    18fa:	bd70      	pop	{r4, r5, r6, pc}
    18fc:	eef4 6ac6 	vcmpe.f32	s13, s12
    1900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1904:	dd03      	ble.n	190e <update_spwm_settings+0x176>
    1906:	4b16      	ldr	r3, [pc, #88]	; (1960 <update_spwm_settings+0x1c8>)
    1908:	2200      	movs	r2, #0
    190a:	447b      	add	r3, pc
    190c:	e792      	b.n	1834 <update_spwm_settings+0x9c>
    190e:	4b15      	ldr	r3, [pc, #84]	; (1964 <update_spwm_settings+0x1cc>)
    1910:	2202      	movs	r2, #2
    1912:	447b      	add	r3, pc
    1914:	e78e      	b.n	1834 <update_spwm_settings+0x9c>
    1916:	3618      	adds	r6, #24
    1918:	e7d3      	b.n	18c2 <update_spwm_settings+0x12a>
    191a:	3628      	adds	r6, #40	; 0x28
    191c:	e7d1      	b.n	18c2 <update_spwm_settings+0x12a>
    191e:	bf00      	nop
    1920:	00000000 	andeq	r0, r0, r0
    1924:	3dcccccd 	stclcc	12, cr12, [ip, #820]	; 0x334
    1928:	42f00000 	rscsmi	r0, r0, #0
    192c:	ffffed9e 			; <UNDEFINED> instruction: 0xffffed9e
    1930:	ffffed06 			; <UNDEFINED> instruction: 0xffffed06
    1934:	ffffed94 			; <UNDEFINED> instruction: 0xffffed94
    1938:	ffffed86 			; <UNDEFINED> instruction: 0xffffed86
    193c:	ffffe8ba 			; <UNDEFINED> instruction: 0xffffe8ba
    1940:	ffffece4 			; <UNDEFINED> instruction: 0xffffece4
    1944:	ffffec6a 			; <UNDEFINED> instruction: 0xffffec6a
    1948:	ffffe856 			; <UNDEFINED> instruction: 0xffffe856
    194c:	ffffe8a0 			; <UNDEFINED> instruction: 0xffffe8a0
    1950:	ffffe842 			; <UNDEFINED> instruction: 0xffffe842
    1954:	ffffec22 			; <UNDEFINED> instruction: 0xffffec22
    1958:	ffffec6c 			; <UNDEFINED> instruction: 0xffffec6c
    195c:	ffffec50 			; <UNDEFINED> instruction: 0xffffec50
    1960:	ffffe7e2 			; <UNDEFINED> instruction: 0xffffe7e2
    1964:	ffffe7da 			; <UNDEFINED> instruction: 0xffffe7da

Disassembly of section .text.ext_set_motor_current:

00001968 <ext_set_motor_current>:
    1968:	2901      	cmp	r1, #1
    196a:	b538      	push	{r3, r4, r5, lr}
    196c:	4c20      	ldr	r4, [pc, #128]	; (19f0 <ext_set_motor_current+0x88>)
    196e:	4605      	mov	r5, r0
    1970:	d002      	beq.n	1978 <ext_set_motor_current+0x10>
    1972:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1976:	bd38      	pop	{r3, r4, r5, pc}
    1978:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    197a:	6800      	ldr	r0, [r0, #0]
    197c:	4798      	blx	r3
    197e:	2800      	cmp	r0, #0
    1980:	d0f7      	beq.n	1972 <ext_set_motor_current+0xa>
    1982:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1984:	6828      	ldr	r0, [r5, #0]
    1986:	4798      	blx	r3
    1988:	481b      	ldr	r0, [pc, #108]	; (19f8 <ext_set_motor_current+0x90>)
    198a:	4a1c      	ldr	r2, [pc, #112]	; (19fc <ext_set_motor_current+0x94>)
    198c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 19f4 <ext_set_motor_current+0x8c>
    1990:	4478      	add	r0, pc
    1992:	447a      	add	r2, pc
    1994:	6803      	ldr	r3, [r0, #0]
    1996:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    199a:	ed81 0a00 	vstr	s0, [r1]
    199e:	edd2 7a00 	vldr	s15, [r2]
    19a2:	ee77 7a87 	vadd.f32	s15, s15, s14
    19a6:	ed92 7a01 	vldr	s14, [r2, #4]
    19aa:	ee77 7a87 	vadd.f32	s15, s15, s14
    19ae:	ed92 7a02 	vldr	s14, [r2, #8]
    19b2:	ee77 7a87 	vadd.f32	s15, s15, s14
    19b6:	ed92 7a03 	vldr	s14, [r2, #12]
    19ba:	ee77 7a87 	vadd.f32	s15, s15, s14
    19be:	ed92 7a04 	vldr	s14, [r2, #16]
    19c2:	ee77 7a87 	vadd.f32	s15, s15, s14
    19c6:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
    19ca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    19ce:	3301      	adds	r3, #1
    19d0:	2105      	movs	r1, #5
    19d2:	fb93 f1f1 	sdiv	r1, r3, r1
    19d6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    19da:	1a5b      	subs	r3, r3, r1
    19dc:	6003      	str	r3, [r0, #0]
    19de:	4b08      	ldr	r3, [pc, #32]	; (1a00 <ext_set_motor_current+0x98>)
    19e0:	447b      	add	r3, pc
    19e2:	ed83 7a00 	vstr	s14, [r3]
    19e6:	f7ff fed7 	bl	1798 <update_spwm_settings>
    19ea:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    19ee:	e7c2      	b.n	1976 <ext_set_motor_current+0xe>
    19f0:	1000f800 	andne	pc, r0, r0, lsl #16
    19f4:	00000000 	andeq	r0, r0, r0
    19f8:	ffffeb24 			; <UNDEFINED> instruction: 0xffffeb24
    19fc:	ffffeb4a 			; <UNDEFINED> instruction: 0xffffeb4a
    1a00:	ffffeb44 			; <UNDEFINED> instruction: 0xffffeb44

Disassembly of section .text.ext_set_motor_hz:

00001a04 <ext_set_motor_hz>:
    1a04:	2901      	cmp	r1, #1
    1a06:	b538      	push	{r3, r4, r5, lr}
    1a08:	4c20      	ldr	r4, [pc, #128]	; (1a8c <ext_set_motor_hz+0x88>)
    1a0a:	4605      	mov	r5, r0
    1a0c:	d002      	beq.n	1a14 <ext_set_motor_hz+0x10>
    1a0e:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1a12:	bd38      	pop	{r3, r4, r5, pc}
    1a14:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1a16:	6800      	ldr	r0, [r0, #0]
    1a18:	4798      	blx	r3
    1a1a:	2800      	cmp	r0, #0
    1a1c:	d0f7      	beq.n	1a0e <ext_set_motor_hz+0xa>
    1a1e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1a20:	6828      	ldr	r0, [r5, #0]
    1a22:	4798      	blx	r3
    1a24:	481b      	ldr	r0, [pc, #108]	; (1a94 <ext_set_motor_hz+0x90>)
    1a26:	4a1c      	ldr	r2, [pc, #112]	; (1a98 <ext_set_motor_hz+0x94>)
    1a28:	ed9f 7a19 	vldr	s14, [pc, #100]	; 1a90 <ext_set_motor_hz+0x8c>
    1a2c:	4478      	add	r0, pc
    1a2e:	447a      	add	r2, pc
    1a30:	6803      	ldr	r3, [r0, #0]
    1a32:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    1a36:	ed81 0a00 	vstr	s0, [r1]
    1a3a:	edd2 7a00 	vldr	s15, [r2]
    1a3e:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a42:	ed92 7a01 	vldr	s14, [r2, #4]
    1a46:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a4a:	ed92 7a02 	vldr	s14, [r2, #8]
    1a4e:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a52:	ed92 7a03 	vldr	s14, [r2, #12]
    1a56:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a5a:	ed92 7a04 	vldr	s14, [r2, #16]
    1a5e:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a62:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
    1a66:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    1a6a:	3301      	adds	r3, #1
    1a6c:	2105      	movs	r1, #5
    1a6e:	fb93 f1f1 	sdiv	r1, r3, r1
    1a72:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    1a76:	1a5b      	subs	r3, r3, r1
    1a78:	6003      	str	r3, [r0, #0]
    1a7a:	4b08      	ldr	r3, [pc, #32]	; (1a9c <ext_set_motor_hz+0x98>)
    1a7c:	447b      	add	r3, pc
    1a7e:	ed83 7a00 	vstr	s14, [r3]
    1a82:	f7ff fe89 	bl	1798 <update_spwm_settings>
    1a86:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1a8a:	e7c2      	b.n	1a12 <ext_set_motor_hz+0xe>
    1a8c:	1000f800 	andne	pc, r0, r0, lsl #16
    1a90:	00000000 	andeq	r0, r0, r0
    1a94:	ffffea8c 			; <UNDEFINED> instruction: 0xffffea8c
    1a98:	ffffeae2 			; <UNDEFINED> instruction: 0xffffeae2
    1a9c:	ffffeab0 			; <UNDEFINED> instruction: 0xffffeab0

Disassembly of section .text.ext_set_motor_poles:

00001aa0 <ext_set_motor_poles>:
    1aa0:	2901      	cmp	r1, #1
    1aa2:	b538      	push	{r3, r4, r5, lr}
    1aa4:	4c0c      	ldr	r4, [pc, #48]	; (1ad8 <ext_set_motor_poles+0x38>)
    1aa6:	4605      	mov	r5, r0
    1aa8:	d002      	beq.n	1ab0 <ext_set_motor_poles+0x10>
    1aaa:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1aae:	bd38      	pop	{r3, r4, r5, pc}
    1ab0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1ab2:	6800      	ldr	r0, [r0, #0]
    1ab4:	4798      	blx	r3
    1ab6:	2800      	cmp	r0, #0
    1ab8:	d0f7      	beq.n	1aaa <ext_set_motor_poles+0xa>
    1aba:	6828      	ldr	r0, [r5, #0]
    1abc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1abe:	4798      	blx	r3
    1ac0:	4b06      	ldr	r3, [pc, #24]	; (1adc <ext_set_motor_poles+0x3c>)
    1ac2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    1ac6:	447b      	add	r3, pc
    1ac8:	ed83 0a00 	vstr	s0, [r3]
    1acc:	f7ff fe64 	bl	1798 <update_spwm_settings>
    1ad0:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1ad4:	e7eb      	b.n	1aae <ext_set_motor_poles+0xe>
    1ad6:	bf00      	nop
    1ad8:	1000f800 	andne	pc, r0, r0, lsl #16
    1adc:	ffffea76 			; <UNDEFINED> instruction: 0xffffea76

Disassembly of section .text.ext_set_speed_kmh:

00001ae0 <ext_set_speed_kmh>:
    1ae0:	2901      	cmp	r1, #1
    1ae2:	b538      	push	{r3, r4, r5, lr}
    1ae4:	4c0e      	ldr	r4, [pc, #56]	; (1b20 <ext_set_speed_kmh+0x40>)
    1ae6:	4605      	mov	r5, r0
    1ae8:	d002      	beq.n	1af0 <ext_set_speed_kmh+0x10>
    1aea:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1aee:	bd38      	pop	{r3, r4, r5, pc}
    1af0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1af2:	6800      	ldr	r0, [r0, #0]
    1af4:	4798      	blx	r3
    1af6:	2800      	cmp	r0, #0
    1af8:	d0f7      	beq.n	1aea <ext_set_speed_kmh+0xa>
    1afa:	6828      	ldr	r0, [r5, #0]
    1afc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1afe:	4798      	blx	r3
    1b00:	4908      	ldr	r1, [pc, #32]	; (1b24 <ext_set_speed_kmh+0x44>)
    1b02:	4479      	add	r1, pc
    1b04:	2205      	movs	r2, #5
    1b06:	680b      	ldr	r3, [r1, #0]
    1b08:	3301      	adds	r3, #1
    1b0a:	fb93 f2f2 	sdiv	r2, r3, r2
    1b0e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    1b12:	1a9b      	subs	r3, r3, r2
    1b14:	600b      	str	r3, [r1, #0]
    1b16:	f7ff fe3f 	bl	1798 <update_spwm_settings>
    1b1a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1b1e:	e7e6      	b.n	1aee <ext_set_speed_kmh+0xe>
    1b20:	1000f800 	andne	pc, r0, r0, lsl #16
    1b24:	ffffe9be 			; <UNDEFINED> instruction: 0xffffe9be

Disassembly of section .text.AddSPWM_AsyncFixed:

00001b28 <AddSPWM_AsyncFixed>:
    1b28:	2201      	movs	r2, #1
    1b2a:	7002      	strb	r2, [r0, #0]
    1b2c:	2200      	movs	r2, #0
    1b2e:	e9c0 1101 	strd	r1, r1, [r0, #4]
    1b32:	60c2      	str	r2, [r0, #12]
    1b34:	4770      	bx	lr

Disassembly of section .text.SetSPWM_Acceleration:

00001b36 <SetSPWM_Acceleration>:
    1b36:	b082      	sub	sp, #8
    1b38:	b510      	push	{r4, lr}
    1b3a:	290f      	cmp	r1, #15
    1b3c:	ac02      	add	r4, sp, #8
    1b3e:	e884 000c 	stmia.w	r4, {r2, r3}
    1b42:	dc08      	bgt.n	1b56 <SetSPWM_Acceleration+0x20>
    1b44:	2438      	movs	r4, #56	; 0x38
    1b46:	fb04 0001 	mla	r0, r4, r1, r0
    1b4a:	ab02      	add	r3, sp, #8
    1b4c:	f100 0410 	add.w	r4, r0, #16
    1b50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1b52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1b56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1b5a:	b002      	add	sp, #8
    1b5c:	4770      	bx	lr

Disassembly of section .text.SetSPWM_Coasting:

00001b5e <SetSPWM_Coasting>:
    1b5e:	b082      	sub	sp, #8
    1b60:	b510      	push	{r4, lr}
    1b62:	290f      	cmp	r1, #15
    1b64:	ac02      	add	r4, sp, #8
    1b66:	e884 000c 	stmia.w	r4, {r2, r3}
    1b6a:	dc08      	bgt.n	1b7e <SetSPWM_Coasting+0x20>
    1b6c:	2438      	movs	r4, #56	; 0x38
    1b6e:	fb04 0001 	mla	r0, r4, r1, r0
    1b72:	ab02      	add	r3, sp, #8
    1b74:	f100 0420 	add.w	r4, r0, #32
    1b78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1b7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1b7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1b82:	b002      	add	sp, #8
    1b84:	4770      	bx	lr

Disassembly of section .text.SetSPWM_Deceleration:

00001b86 <SetSPWM_Deceleration>:
    1b86:	b082      	sub	sp, #8
    1b88:	b510      	push	{r4, lr}
    1b8a:	290f      	cmp	r1, #15
    1b8c:	ac02      	add	r4, sp, #8
    1b8e:	e884 000c 	stmia.w	r4, {r2, r3}
    1b92:	dc08      	bgt.n	1ba6 <SetSPWM_Deceleration+0x20>
    1b94:	2438      	movs	r4, #56	; 0x38
    1b96:	fb04 0001 	mla	r0, r4, r1, r0
    1b9a:	ab02      	add	r3, sp, #8
    1b9c:	f100 0430 	add.w	r4, r0, #48	; 0x30
    1ba0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1ba2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1ba6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1baa:	b002      	add	sp, #8
    1bac:	4770      	bx	lr

Disassembly of section .text.SetSpeedRangeSpeed:

00001bae <SetSpeedRangeSpeed>:
    1bae:	290f      	cmp	r1, #15
    1bb0:	dc0b      	bgt.n	1bca <SetSpeedRangeSpeed+0x1c>
    1bb2:	2338      	movs	r3, #56	; 0x38
    1bb4:	fb03 0101 	mla	r1, r3, r1, r0
    1bb8:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
    1bbc:	ed81 0a02 	vstr	s0, [r1, #8]
    1bc0:	3301      	adds	r3, #1
    1bc2:	edc1 0a03 	vstr	s1, [r1, #12]
    1bc6:	f8c0 3388 	str.w	r3, [r0, #904]	; 0x388
    1bca:	4770      	bx	lr

Disassembly of section .text.InitializeConfiguration:

00001bcc <InitializeConfiguration>:
    1bcc:	b570      	push	{r4, r5, r6, lr}
    1bce:	4b1b      	ldr	r3, [pc, #108]	; (1c3c <InitializeConfiguration+0x70>)
    1bd0:	6003      	str	r3, [r0, #0]
    1bd2:	b086      	sub	sp, #24
    1bd4:	ac02      	add	r4, sp, #8
    1bd6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    1bda:	4605      	mov	r5, r0
    1bdc:	ae04      	add	r6, sp, #16
    1bde:	6043      	str	r3, [r0, #4]
    1be0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    1be4:	4620      	mov	r0, r4
    1be6:	f7ff ff9f 	bl	1b28 <AddSPWM_AsyncFixed>
    1bea:	e896 0003 	ldmia.w	r6, {r0, r1}
    1bee:	e88d 0003 	stmia.w	sp, {r0, r1}
    1bf2:	4628      	mov	r0, r5
    1bf4:	e894 000c 	ldmia.w	r4, {r2, r3}
    1bf8:	2100      	movs	r1, #0
    1bfa:	f7ff ff9c 	bl	1b36 <SetSPWM_Acceleration>
    1bfe:	e896 0003 	ldmia.w	r6, {r0, r1}
    1c02:	e88d 0003 	stmia.w	sp, {r0, r1}
    1c06:	4628      	mov	r0, r5
    1c08:	e894 000c 	ldmia.w	r4, {r2, r3}
    1c0c:	2100      	movs	r1, #0
    1c0e:	f7ff ffa6 	bl	1b5e <SetSPWM_Coasting>
    1c12:	e896 0003 	ldmia.w	r6, {r0, r1}
    1c16:	e88d 0003 	stmia.w	sp, {r0, r1}
    1c1a:	4628      	mov	r0, r5
    1c1c:	e894 000c 	ldmia.w	r4, {r2, r3}
    1c20:	2100      	movs	r1, #0
    1c22:	f7ff ffb0 	bl	1b86 <SetSPWM_Deceleration>
    1c26:	eef3 0a0f 	vmov.f32	s1, #63	; 0x41f80000  31.0
    1c2a:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
    1c2e:	2100      	movs	r1, #0
    1c30:	4628      	mov	r0, r5
    1c32:	b006      	add	sp, #24
    1c34:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    1c38:	f7ff bfb9 	b.w	1bae <SetSpeedRangeSpeed>
    1c3c:	42c80000 	sbcmi	r0, r8, #0

Disassembly of section .text.GetSpeedRangeAtSpeed:

00001c40 <GetSpeedRangeAtSpeed>:
    1c40:	b570      	push	{r4, r5, r6, lr}
    1c42:	ed2d 8b02 	vpush	{d8}
    1c46:	b08e      	sub	sp, #56	; 0x38
    1c48:	466b      	mov	r3, sp
    1c4a:	4606      	mov	r6, r0
    1c4c:	460c      	mov	r4, r1
    1c4e:	4618      	mov	r0, r3
    1c50:	2238      	movs	r2, #56	; 0x38
    1c52:	2100      	movs	r1, #0
    1c54:	eeb0 8a40 	vmov.f32	s16, s0
    1c58:	eef0 8a60 	vmov.f32	s17, s1
    1c5c:	f7fe fe50 	bl	900 <memset>
    1c60:	4603      	mov	r3, r0
    1c62:	b114      	cbz	r4, 1c6a <GetSpeedRangeAtSpeed+0x2a>
    1c64:	f8d4 0388 	ldr.w	r0, [r4, #904]	; 0x388
    1c68:	b990      	cbnz	r0, 1c90 <GetSpeedRangeAtSpeed+0x50>
    1c6a:	4a25      	ldr	r2, [pc, #148]	; (1d00 <GetSpeedRangeAtSpeed+0xc0>)
    1c6c:	9201      	str	r2, [sp, #4]
    1c6e:	4635      	mov	r5, r6
    1c70:	461c      	mov	r4, r3
    1c72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1c74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1c76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1c78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1c7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1c7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1c7e:	e894 0003 	ldmia.w	r4, {r0, r1}
    1c82:	e885 0003 	stmia.w	r5, {r0, r1}
    1c86:	4630      	mov	r0, r6
    1c88:	b00e      	add	sp, #56	; 0x38
    1c8a:	ecbd 8b02 	vpop	{d8}
    1c8e:	bd70      	pop	{r4, r5, r6, pc}
    1c90:	edd4 7a00 	vldr	s15, [r4]
    1c94:	eef4 7a48 	vcmp.f32	s15, s16
    1c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1c9c:	bf48      	it	mi
    1c9e:	eeb0 8a67 	vmovmi.f32	s16, s15
    1ca2:	edd4 7a01 	vldr	s15, [r4, #4]
    1ca6:	eef4 7ac8 	vcmpe.f32	s15, s16
    1caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1cae:	dd06      	ble.n	1cbe <GetSpeedRangeAtSpeed+0x7e>
    1cb0:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
    1cb4:	eef4 8ae7 	vcmpe.f32	s17, s15
    1cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1cbc:	d4d5      	bmi.n	1c6a <GetSpeedRangeAtSpeed+0x2a>
    1cbe:	4622      	mov	r2, r4
    1cc0:	2100      	movs	r1, #0
    1cc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    1cc6:	4288      	cmp	r0, r1
    1cc8:	ddcf      	ble.n	1c6a <GetSpeedRangeAtSpeed+0x2a>
    1cca:	edd2 7a02 	vldr	s15, [r2, #8]
    1cce:	b909      	cbnz	r1, 1cd4 <GetSpeedRangeAtSpeed+0x94>
    1cd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
    1cd4:	eeb4 8ae7 	vcmpe.f32	s16, s15
    1cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1cdc:	db0c      	blt.n	1cf8 <GetSpeedRangeAtSpeed+0xb8>
    1cde:	edd2 7a03 	vldr	s15, [r2, #12]
    1ce2:	eef4 7ac8 	vcmpe.f32	s15, s16
    1ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1cea:	db05      	blt.n	1cf8 <GetSpeedRangeAtSpeed+0xb8>
    1cec:	2338      	movs	r3, #56	; 0x38
    1cee:	fb03 4401 	mla	r4, r3, r1, r4
    1cf2:	4635      	mov	r5, r6
    1cf4:	3408      	adds	r4, #8
    1cf6:	e7bc      	b.n	1c72 <GetSpeedRangeAtSpeed+0x32>
    1cf8:	3101      	adds	r1, #1
    1cfa:	3238      	adds	r2, #56	; 0x38
    1cfc:	e7e3      	b.n	1cc6 <GetSpeedRangeAtSpeed+0x86>
    1cfe:	bf00      	nop
    1d00:	47c34f80 	strbmi	r4, [r3, r0, lsl #31]

Disassembly of section .text.PrintSPWMConfig:

00001d04 <PrintSPWMConfig>:
    1d04:	b570      	push	{r4, r5, r6, lr}
    1d06:	7803      	ldrb	r3, [r0, #0]
    1d08:	4604      	mov	r4, r0
    1d0a:	2b04      	cmp	r3, #4
    1d0c:	d82e      	bhi.n	1d6c <PrintSPWMConfig+0x68>
    1d0e:	e8df f003 	tbb	[pc, r3]
    1d12:	2421032a 	strtcs	r0, [r1], #-810	; 0xfffffcd6
    1d16:	491b0027 	ldmdbmi	fp, {r0, r1, r2, r5}
    1d1a:	4479      	add	r1, pc
    1d1c:	4d19      	ldr	r5, [pc, #100]	; (1d84 <PrintSPWMConfig+0x80>)
    1d1e:	481b      	ldr	r0, [pc, #108]	; (1d8c <PrintSPWMConfig+0x88>)
    1d20:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1d24:	4478      	add	r0, pc
    1d26:	4798      	blx	r3
    1d28:	7823      	ldrb	r3, [r4, #0]
    1d2a:	1e5a      	subs	r2, r3, #1
    1d2c:	2a02      	cmp	r2, #2
    1d2e:	d820      	bhi.n	1d72 <PrintSPWMConfig+0x6e>
    1d30:	4817      	ldr	r0, [pc, #92]	; (1d90 <PrintSPWMConfig+0x8c>)
    1d32:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1d36:	6861      	ldr	r1, [r4, #4]
    1d38:	4478      	add	r0, pc
    1d3a:	4798      	blx	r3
    1d3c:	7823      	ldrb	r3, [r4, #0]
    1d3e:	3b02      	subs	r3, #2
    1d40:	2b01      	cmp	r3, #1
    1d42:	d81e      	bhi.n	1d82 <PrintSPWMConfig+0x7e>
    1d44:	4813      	ldr	r0, [pc, #76]	; (1d94 <PrintSPWMConfig+0x90>)
    1d46:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1d4a:	68a1      	ldr	r1, [r4, #8]
    1d4c:	4478      	add	r0, pc
    1d4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    1d52:	4718      	bx	r3
    1d54:	4910      	ldr	r1, [pc, #64]	; (1d98 <PrintSPWMConfig+0x94>)
    1d56:	4479      	add	r1, pc
    1d58:	e7e0      	b.n	1d1c <PrintSPWMConfig+0x18>
    1d5a:	4910      	ldr	r1, [pc, #64]	; (1d9c <PrintSPWMConfig+0x98>)
    1d5c:	4479      	add	r1, pc
    1d5e:	e7dd      	b.n	1d1c <PrintSPWMConfig+0x18>
    1d60:	490f      	ldr	r1, [pc, #60]	; (1da0 <PrintSPWMConfig+0x9c>)
    1d62:	4479      	add	r1, pc
    1d64:	e7da      	b.n	1d1c <PrintSPWMConfig+0x18>
    1d66:	490f      	ldr	r1, [pc, #60]	; (1da4 <PrintSPWMConfig+0xa0>)
    1d68:	4479      	add	r1, pc
    1d6a:	e7d7      	b.n	1d1c <PrintSPWMConfig+0x18>
    1d6c:	490e      	ldr	r1, [pc, #56]	; (1da8 <PrintSPWMConfig+0xa4>)
    1d6e:	4479      	add	r1, pc
    1d70:	e7d4      	b.n	1d1c <PrintSPWMConfig+0x18>
    1d72:	2b04      	cmp	r3, #4
    1d74:	d105      	bne.n	1d82 <PrintSPWMConfig+0x7e>
    1d76:	480d      	ldr	r0, [pc, #52]	; (1dac <PrintSPWMConfig+0xa8>)
    1d78:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1d7c:	68e1      	ldr	r1, [r4, #12]
    1d7e:	4478      	add	r0, pc
    1d80:	e7e5      	b.n	1d4e <PrintSPWMConfig+0x4a>
    1d82:	bd70      	pop	{r4, r5, r6, pc}
    1d84:	1000f800 	andne	pc, r0, r0, lsl #16
    1d88:	ffffee49 			; <UNDEFINED> instruction: 0xffffee49
    1d8c:	fffff081 			; <UNDEFINED> instruction: 0xfffff081
    1d90:	fffff080 			; <UNDEFINED> instruction: 0xfffff080
    1d94:	fffff090 			; <UNDEFINED> instruction: 0xfffff090
    1d98:	ffffedea 			; <UNDEFINED> instruction: 0xffffedea
    1d9c:	ffffedef 			; <UNDEFINED> instruction: 0xffffedef
    1da0:	ffffedf5 			; <UNDEFINED> instruction: 0xffffedf5
    1da4:	fffff024 			; <UNDEFINED> instruction: 0xfffff024
    1da8:	ffffedb4 			; <UNDEFINED> instruction: 0xffffedb4
    1dac:	fffff080 			; <UNDEFINED> instruction: 0xfffff080

Disassembly of section .text.PrintInverterConfig:

00001db0 <PrintInverterConfig>:
    1db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1db4:	4c32      	ldr	r4, [pc, #200]	; (1e80 <PrintInverterConfig+0xd0>)
    1db6:	4605      	mov	r5, r0
    1db8:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1dbc:	b920      	cbnz	r0, 1dc8 <PrintInverterConfig+0x18>
    1dbe:	4831      	ldr	r0, [pc, #196]	; (1e84 <PrintInverterConfig+0xd4>)
    1dc0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1dc4:	4478      	add	r0, pc
    1dc6:	4718      	bx	r3
    1dc8:	482f      	ldr	r0, [pc, #188]	; (1e88 <PrintInverterConfig+0xd8>)
    1dca:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 1e8c <PrintInverterConfig+0xdc>
    1dce:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 1e90 <PrintInverterConfig+0xe0>
    1dd2:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 1e94 <PrintInverterConfig+0xe4>
    1dd6:	4478      	add	r0, pc
    1dd8:	4798      	blx	r3
    1dda:	6828      	ldr	r0, [r5, #0]
    1ddc:	f7fe fd34 	bl	848 <__aeabi_f2d>
    1de0:	4602      	mov	r2, r0
    1de2:	482d      	ldr	r0, [pc, #180]	; (1e98 <PrintInverterConfig+0xe8>)
    1de4:	460b      	mov	r3, r1
    1de6:	4478      	add	r0, pc
    1de8:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1dec:	4788      	blx	r1
    1dee:	482b      	ldr	r0, [pc, #172]	; (1e9c <PrintInverterConfig+0xec>)
    1df0:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1df4:	f8d5 1388 	ldr.w	r1, [r5, #904]	; 0x388
    1df8:	4478      	add	r0, pc
    1dfa:	4798      	blx	r3
    1dfc:	f105 0610 	add.w	r6, r5, #16
    1e00:	2700      	movs	r7, #0
    1e02:	44f8      	add	r8, pc
    1e04:	44f9      	add	r9, pc
    1e06:	44fa      	add	sl, pc
    1e08:	f8d5 3388 	ldr.w	r3, [r5, #904]	; 0x388
    1e0c:	42bb      	cmp	r3, r7
    1e0e:	dc01      	bgt.n	1e14 <PrintInverterConfig+0x64>
    1e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1e14:	3701      	adds	r7, #1
    1e16:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1e1a:	4639      	mov	r1, r7
    1e1c:	4640      	mov	r0, r8
    1e1e:	4798      	blx	r3
    1e20:	f856 0c08 	ldr.w	r0, [r6, #-8]
    1e24:	f7fe fd10 	bl	848 <__aeabi_f2d>
    1e28:	4602      	mov	r2, r0
    1e2a:	460b      	mov	r3, r1
    1e2c:	4648      	mov	r0, r9
    1e2e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1e32:	4788      	blx	r1
    1e34:	f856 0c04 	ldr.w	r0, [r6, #-4]
    1e38:	f7fe fd06 	bl	848 <__aeabi_f2d>
    1e3c:	4602      	mov	r2, r0
    1e3e:	460b      	mov	r3, r1
    1e40:	4650      	mov	r0, sl
    1e42:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1e46:	4788      	blx	r1
    1e48:	4815      	ldr	r0, [pc, #84]	; (1ea0 <PrintInverterConfig+0xf0>)
    1e4a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1e4e:	4478      	add	r0, pc
    1e50:	4798      	blx	r3
    1e52:	4630      	mov	r0, r6
    1e54:	f7ff ff56 	bl	1d04 <PrintSPWMConfig>
    1e58:	4812      	ldr	r0, [pc, #72]	; (1ea4 <PrintInverterConfig+0xf4>)
    1e5a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1e5e:	4478      	add	r0, pc
    1e60:	4798      	blx	r3
    1e62:	f106 0010 	add.w	r0, r6, #16
    1e66:	f7ff ff4d 	bl	1d04 <PrintSPWMConfig>
    1e6a:	480f      	ldr	r0, [pc, #60]	; (1ea8 <PrintInverterConfig+0xf8>)
    1e6c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1e70:	4478      	add	r0, pc
    1e72:	4798      	blx	r3
    1e74:	f106 0020 	add.w	r0, r6, #32
    1e78:	f7ff ff44 	bl	1d04 <PrintSPWMConfig>
    1e7c:	3638      	adds	r6, #56	; 0x38
    1e7e:	e7c3      	b.n	1e08 <PrintInverterConfig+0x58>
    1e80:	1000f800 	andne	pc, r0, r0, lsl #16
    1e84:	fffff058 			; <UNDEFINED> instruction: 0xfffff058
    1e88:	fffff066 			; <UNDEFINED> instruction: 0xfffff066
    1e8c:	fffff087 			; <UNDEFINED> instruction: 0xfffff087
    1e90:	fffff097 			; <UNDEFINED> instruction: 0xfffff097
    1e94:	fffff04f 			; <UNDEFINED> instruction: 0xfffff04f
    1e98:	fffff06f 			; <UNDEFINED> instruction: 0xfffff06f
    1e9c:	fffff073 			; <UNDEFINED> instruction: 0xfffff073
    1ea0:	fffff063 			; <UNDEFINED> instruction: 0xfffff063
    1ea4:	fffff077 			; <UNDEFINED> instruction: 0xfffff077
    1ea8:	fffff085 			; <UNDEFINED> instruction: 0xfffff085

Disassembly of section .text.get_enhanced_random:

00001eac <get_enhanced_random>:
    1eac:	4a0d      	ldr	r2, [pc, #52]	; (1ee4 <get_enhanced_random+0x38>)
    1eae:	490e      	ldr	r1, [pc, #56]	; (1ee8 <get_enhanced_random+0x3c>)
    1eb0:	447a      	add	r2, pc
    1eb2:	4479      	add	r1, pc
    1eb4:	8813      	ldrh	r3, [r2, #0]
    1eb6:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
    1eba:	490c      	ldr	r1, [pc, #48]	; (1eec <get_enhanced_random+0x40>)
    1ebc:	3301      	adds	r3, #1
    1ebe:	4479      	add	r1, pc
    1ec0:	b2db      	uxtb	r3, r3
    1ec2:	8013      	strh	r3, [r2, #0]
    1ec4:	880b      	ldrh	r3, [r1, #0]
    1ec6:	08da      	lsrs	r2, r3, #3
    1ec8:	ea82 0293 	eor.w	r2, r2, r3, lsr #2
    1ecc:	405a      	eors	r2, r3
    1ece:	ea82 1253 	eor.w	r2, r2, r3, lsr #5
    1ed2:	f002 0201 	and.w	r2, r2, #1
    1ed6:	085b      	lsrs	r3, r3, #1
    1ed8:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
    1edc:	800b      	strh	r3, [r1, #0]
    1ede:	4058      	eors	r0, r3
    1ee0:	4770      	bx	lr
    1ee2:	bf00      	nop
    1ee4:	ffffe6b8 			; <UNDEFINED> instruction: 0xffffe6b8
    1ee8:	fffff0da 			; <UNDEFINED> instruction: 0xfffff0da
    1eec:	ffffe230 			; <UNDEFINED> instruction: 0xffffe230

Disassembly of section .text.random_range:

00001ef0 <random_range>:
    1ef0:	b538      	push	{r3, r4, r5, lr}
    1ef2:	4605      	mov	r5, r0
    1ef4:	460c      	mov	r4, r1
    1ef6:	f7ff ffd9 	bl	1eac <get_enhanced_random>
    1efa:	1b61      	subs	r1, r4, r5
    1efc:	3101      	adds	r1, #1
    1efe:	fb90 f3f1 	sdiv	r3, r0, r1
    1f02:	fb03 0011 	mls	r0, r3, r1, r0
    1f06:	4428      	add	r0, r5
    1f08:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.SPWMGenerator_Init:

00001f0c <SPWMGenerator_Init>:
    1f0c:	4a05      	ldr	r2, [pc, #20]	; (1f24 <SPWMGenerator_Init+0x18>)
    1f0e:	6082      	str	r2, [r0, #8]
    1f10:	4a05      	ldr	r2, [pc, #20]	; (1f28 <SPWMGenerator_Init+0x1c>)
    1f12:	60c2      	str	r2, [r0, #12]
    1f14:	2300      	movs	r3, #0
    1f16:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    1f1a:	6003      	str	r3, [r0, #0]
    1f1c:	6043      	str	r3, [r0, #4]
    1f1e:	6102      	str	r2, [r0, #16]
    1f20:	6143      	str	r3, [r0, #20]
    1f22:	4770      	bx	lr
    1f24:	447a0000 	ldrbtmi	r0, [sl], #-0
    1f28:	42c80000 	sbcmi	r0, r8, #0

Disassembly of section .text.SPWMGenerator_GenerateSin:

00001f2c <SPWMGenerator_GenerateSin>:
    1f2c:	eddf 7a0c 	vldr	s15, [pc, #48]	; 1f60 <SPWMGenerator_GenerateSin+0x34>
    1f30:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 1f64 <SPWMGenerator_GenerateSin+0x38>
    1f34:	4a0c      	ldr	r2, [pc, #48]	; (1f68 <SPWMGenerator_GenerateSin+0x3c>)
    1f36:	ee20 0a27 	vmul.f32	s0, s0, s15
    1f3a:	2164      	movs	r1, #100	; 0x64
    1f3c:	eec0 7a07 	vdiv.f32	s15, s0, s14
    1f40:	447a      	add	r2, pc
    1f42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    1f46:	ee17 3a90 	vmov	r3, s15
    1f4a:	fb93 f0f1 	sdiv	r0, r3, r1
    1f4e:	fb01 3310 	mls	r3, r1, r0, r3
    1f52:	2b00      	cmp	r3, #0
    1f54:	bfb8      	it	lt
    1f56:	185b      	addlt	r3, r3, r1
    1f58:	4904      	ldr	r1, [pc, #16]	; (1f6c <SPWMGenerator_GenerateSin+0x40>)
    1f5a:	5852      	ldr	r2, [r2, r1]
    1f5c:	56d0      	ldrsb	r0, [r2, r3]
    1f5e:	4770      	bx	lr
    1f60:	42c80000 	sbcmi	r0, r8, #0
    1f64:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
    1f68:	ffffe62c 			; <UNDEFINED> instruction: 0xffffe62c
    1f6c:	00000000 	andeq	r0, r0, r0

Disassembly of section .text.SPWMGenerator_GenerateSamples:

00001f70 <SPWMGenerator_GenerateSamples>:
    1f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1f74:	ed2d 8b02 	vpush	{d8}
    1f78:	9e08      	ldr	r6, [sp, #32]
    1f7a:	4617      	mov	r7, r2
    1f7c:	4698      	mov	r8, r3
    1f7e:	4604      	mov	r4, r0
    1f80:	b920      	cbnz	r0, 1f8c <SPWMGenerator_GenerateSamples+0x1c>
    1f82:	2000      	movs	r0, #0
    1f84:	ecbd 8b02 	vpop	{d8}
    1f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1f8c:	2a00      	cmp	r2, #0
    1f8e:	d0f8      	beq.n	1f82 <SPWMGenerator_GenerateSamples+0x12>
    1f90:	2e00      	cmp	r6, #0
    1f92:	d0f6      	beq.n	1f82 <SPWMGenerator_GenerateSamples+0x12>
    1f94:	7a33      	ldrb	r3, [r6, #8]
    1f96:	b933      	cbnz	r3, 1fa6 <SPWMGenerator_GenerateSamples+0x36>
    1f98:	ea28 72e8 	bic.w	r2, r8, r8, asr #31
    1f9c:	4619      	mov	r1, r3
    1f9e:	4638      	mov	r0, r7
    1fa0:	f7fe fcae 	bl	900 <memset>
    1fa4:	e7ed      	b.n	1f82 <SPWMGenerator_GenerateSamples+0x12>
    1fa6:	2901      	cmp	r1, #1
    1fa8:	d016      	beq.n	1fd8 <SPWMGenerator_GenerateSamples+0x68>
    1faa:	2902      	cmp	r1, #2
    1fac:	d017      	beq.n	1fde <SPWMGenerator_GenerateSamples+0x6e>
    1fae:	b951      	cbnz	r1, 1fc6 <SPWMGenerator_GenerateSamples+0x56>
    1fb0:	f106 0508 	add.w	r5, r6, #8
    1fb4:	782b      	ldrb	r3, [r5, #0]
    1fb6:	2b01      	cmp	r3, #1
    1fb8:	d114      	bne.n	1fe4 <SPWMGenerator_GenerateSamples+0x74>
    1fba:	edd5 7a01 	vldr	s15, [r5, #4]
    1fbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1fc2:	edc4 7a02 	vstr	s15, [r4, #8]
    1fc6:	ed9f 8a3d 	vldr	s16, [pc, #244]	; 20bc <SPWMGenerator_GenerateSamples+0x14c>
    1fca:	eddf 8a3d 	vldr	s17, [pc, #244]	; 20c0 <SPWMGenerator_GenerateSamples+0x150>
    1fce:	2500      	movs	r5, #0
    1fd0:	4545      	cmp	r5, r8
    1fd2:	db39      	blt.n	2048 <SPWMGenerator_GenerateSamples+0xd8>
    1fd4:	2001      	movs	r0, #1
    1fd6:	e7d5      	b.n	1f84 <SPWMGenerator_GenerateSamples+0x14>
    1fd8:	f106 0518 	add.w	r5, r6, #24
    1fdc:	e7ea      	b.n	1fb4 <SPWMGenerator_GenerateSamples+0x44>
    1fde:	f106 0528 	add.w	r5, r6, #40	; 0x28
    1fe2:	e7e7      	b.n	1fb4 <SPWMGenerator_GenerateSamples+0x44>
    1fe4:	2b02      	cmp	r3, #2
    1fe6:	d117      	bne.n	2018 <SPWMGenerator_GenerateSamples+0xa8>
    1fe8:	e9d5 1001 	ldrd	r1, r0, [r5, #4]
    1fec:	1a40      	subs	r0, r0, r1
    1fee:	ee07 0a90 	vmov	s15, r0
    1ff2:	edd6 6a00 	vldr	s13, [r6]
    1ff6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    1ffa:	edd6 7a01 	vldr	s15, [r6, #4]
    1ffe:	ee70 0ae6 	vsub.f32	s1, s1, s13
    2002:	ee77 7ae6 	vsub.f32	s15, s15, s13
    2006:	eec0 6aa7 	vdiv.f32	s13, s1, s15
    200a:	ee07 1a90 	vmov	s15, r1
    200e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2012:	eee7 7a26 	vfma.f32	s15, s14, s13
    2016:	e7d4      	b.n	1fc2 <SPWMGenerator_GenerateSamples+0x52>
    2018:	2b04      	cmp	r3, #4
    201a:	d10c      	bne.n	2036 <SPWMGenerator_GenerateSamples+0xc6>
    201c:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
    2020:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2024:	ee80 7a27 	vdiv.f32	s14, s0, s15
    2028:	edd5 7a03 	vldr	s15, [r5, #12]
    202c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2030:	ee67 7a27 	vmul.f32	s15, s14, s15
    2034:	e7c5      	b.n	1fc2 <SPWMGenerator_GenerateSamples+0x52>
    2036:	2b03      	cmp	r3, #3
    2038:	d1c5      	bne.n	1fc6 <SPWMGenerator_GenerateSamples+0x56>
    203a:	e9d5 0101 	ldrd	r0, r1, [r5, #4]
    203e:	f7ff ff57 	bl	1ef0 <random_range>
    2042:	ee07 0a90 	vmov	s15, r0
    2046:	e7ba      	b.n	1fbe <SPWMGenerator_GenerateSamples+0x4e>
    2048:	edd4 7a03 	vldr	s15, [r4, #12]
    204c:	edd4 6a02 	vldr	s13, [r4, #8]
    2050:	ee67 7a88 	vmul.f32	s15, s15, s16
    2054:	ee66 6a88 	vmul.f32	s13, s13, s16
    2058:	ee87 7aa8 	vdiv.f32	s14, s15, s17
    205c:	edd4 7a01 	vldr	s15, [r4, #4]
    2060:	ee37 7a27 	vadd.f32	s14, s14, s15
    2064:	eec6 7aa8 	vdiv.f32	s15, s13, s17
    2068:	edd4 6a00 	vldr	s13, [r4]
    206c:	ed84 7a01 	vstr	s14, [r4, #4]
    2070:	eeb4 7ac8 	vcmpe.f32	s14, s16
    2074:	ee77 7aa6 	vadd.f32	s15, s15, s13
    2078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    207c:	bfa8      	it	ge
    207e:	ee37 7a48 	vsubge.f32	s14, s14, s16
    2082:	eef4 7ac8 	vcmpe.f32	s15, s16
    2086:	bfa8      	it	ge
    2088:	ed84 7a01 	vstrge	s14, [r4, #4]
    208c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2090:	edc4 7a00 	vstr	s15, [r4]
    2094:	bfa8      	it	ge
    2096:	ee77 7ac8 	vsubge.f32	s15, s15, s16
    209a:	ed94 0a01 	vldr	s0, [r4, #4]
    209e:	bfa8      	it	ge
    20a0:	edc4 7a00 	vstrge	s15, [r4]
    20a4:	f7ff ff42 	bl	1f2c <SPWMGenerator_GenerateSin>
    20a8:	eddf 0a06 	vldr	s1, [pc, #24]	; 20c4 <SPWMGenerator_GenerateSamples+0x154>
    20ac:	ed94 0a00 	vldr	s0, [r4]
    20b0:	f000 f80a 	bl	20c8 <GenerateTriangle>
    20b4:	5578      	strb	r0, [r7, r5]
    20b6:	3501      	adds	r5, #1
    20b8:	e78a      	b.n	1fd0 <SPWMGenerator_GenerateSamples+0x60>
    20ba:	bf00      	nop
    20bc:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
    20c0:	46c35000 	strbmi	r5, [r3], r0
    20c4:	3ca3d70a 	stccc	7, cr13, [r3], #40	; 0x28

Disassembly of section .text.GenerateTriangle:

000020c8 <GenerateTriangle>:
    20c8:	ed9f 7a13 	vldr	s14, [pc, #76]	; 2118 <GenerateTriangle+0x50>
    20cc:	eddf 7a13 	vldr	s15, [pc, #76]	; 211c <GenerateTriangle+0x54>
    20d0:	eeb4 0ac7 	vcmpe.f32	s0, s14
    20d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    20d8:	bf54      	ite	pl
    20da:	ee30 0a47 	vsubpl.f32	s0, s0, s14
    20de:	eec0 6a07 	vdivmi.f32	s13, s0, s14
    20e2:	b082      	sub	sp, #8
    20e4:	bf5d      	ittte	pl
    20e6:	eec0 6a07 	vdivpl.f32	s13, s0, s14
    20ea:	eeb7 7a00 	vmovpl.f32	s14, #112	; 0x3f800000  1.0
    20ee:	ee37 7a66 	vsubpl.f32	s14, s14, s13
    20f2:	ee66 7aa7 	vmulmi.f32	s15, s13, s15
    20f6:	bf58      	it	pl
    20f8:	ee67 7a27 	vmulpl.f32	s15, s14, s15
    20fc:	ed9f 7a08 	vldr	s14, [pc, #32]	; 2120 <GenerateTriangle+0x58>
    2100:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
    2104:	eea7 7aa6 	vfma.f32	s14, s15, s13
    2108:	eefd 7ac7 	vcvt.s32.f32	s15, s14
    210c:	edcd 7a01 	vstr	s15, [sp, #4]
    2110:	f99d 0004 	ldrsb.w	r0, [sp, #4]
    2114:	b002      	add	sp, #8
    2116:	4770      	bx	lr
    2118:	40490fdb 	ldrdmi	r0, [r9], #-251	; 0xffffff05
    211c:	42fe0000 	rscsmi	r0, lr, #0
    2120:	c2fe0000 	rscsgt	r0, lr, #0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <GenerateTriangle+0x10cec5c>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003141 	andeq	r3, r0, r1, asr #2
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000027 	andeq	r0, r0, r7, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	041e011c 	ldreq	r0, [lr], #-284	; 0xfffffee4
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000182 	andeq	r0, r0, r2, lsl #3
   4:	00470003 	subeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	2f636367 	svccs	0x00636367
  34:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
  38:	612f6769 			; <UNDEFINED> instruction: 0x612f6769
  3c:	00006d72 	andeq	r6, r0, r2, ror sp
  40:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  44:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  48:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	02050000 	andeq	r0, r5, #0
  54:	00000580 	andeq	r0, r0, r0, lsl #11
  58:	0100cc03 	tsteq	r0, r3, lsl #24
  5c:	2736332f 	ldrcs	r3, [r6, -pc, lsr #6]!
  60:	212f2f2f 			; <UNDEFINED> instruction: 0x212f2f2f
  64:	2f2f212f 	svccs	0x002f212f
  68:	2f322f2f 	svccs	0x00322f2f
  6c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
  70:	2f2f2f21 	svccs	0x002f2f21
  74:	21332f2f 	teqcs	r3, pc, lsr #30
  78:	2f2f2321 	svccs	0x002f2321
  7c:	21222f2f 			; <UNDEFINED> instruction: 0x21222f2f
  80:	2f2f2f34 	svccs	0x002f2f34
  84:	2f362122 	svccs	0x00362122
  88:	312e0903 			; <UNDEFINED> instruction: 0x312e0903
  8c:	3d2f212f 	stfccs	f2, [pc, #-188]!	; ffffffd8 <GenerateTriangle+0xffffdf10>
  90:	213d3d2f 	teqcs	sp, pc, lsr #26
  94:	2f212f2f 	svccs	0x00212f2f
  98:	323d2f21 	eorscc	r2, sp, #33, 30	; 0x84
  9c:	2f2f222f 	svccs	0x002f222f
  a0:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
  a4:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
  a8:	312f2f21 			; <UNDEFINED> instruction: 0x312f2f21
  ac:	2f352f2f 	svccs	0x00352f2f
  b0:	2f2f2f21 	svccs	0x002f2f21
  b4:	212f242f 			; <UNDEFINED> instruction: 0x212f242f
  b8:	2f21212f 	svccs	0x0021212f
  bc:	2f201d03 	svccs	0x00201d03
  c0:	2f212121 	svccs	0x00212121
  c4:	2f332121 	svccs	0x00332121
  c8:	2f242121 	svccs	0x00242121
  cc:	242f2f2f 	strtcs	r2, [pc], #-3887	; d4 <init+0xd0>
  d0:	302f212f 	eorcc	r2, pc, pc, lsr #2
  d4:	272f212f 	strcs	r2, [pc, -pc, lsr #2]!
  d8:	212f2121 			; <UNDEFINED> instruction: 0x212f2121
  dc:	21212f24 			; <UNDEFINED> instruction: 0x21212f24
  e0:	2f2f2321 	svccs	0x002f2321
  e4:	244b4b2f 	strbcs	r4, [fp], #-2863	; 0xfffff4d1
  e8:	4b2f2f2f 	blmi	bcbdac <GenerateTriangle+0xbc9ce4>
  ec:	212f2421 			; <UNDEFINED> instruction: 0x212f2421
  f0:	212f2f25 			; <UNDEFINED> instruction: 0x212f2f25
  f4:	2421212f 	strtcs	r2, [r1], #-303	; 0xfffffed1
  f8:	222f212f 	eorcs	r2, pc, #-1073741813	; 0xc000000b
  fc:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
 100:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 104:	21213122 			; <UNDEFINED> instruction: 0x21213122
 108:	212f2321 			; <UNDEFINED> instruction: 0x212f2321
 10c:	2f212121 	svccs	0x00212121
 110:	2f212f21 	svccs	0x00212f21
 114:	2f2f3221 	svccs	0x002f3221
 118:	2009032f 	andcs	r0, r9, pc, lsr #6
 11c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 120:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 124:	2f2f212f 	svccs	0x002f212f
 128:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
 12c:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 130:	322f2f26 	eorcc	r2, pc, #38, 30	; 0x98
 134:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
 138:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 13c:	2f2f2f26 	svccs	0x002f2f26
 140:	032f2421 			; <UNDEFINED> instruction: 0x032f2421
 144:	2f212e0a 	svccs	0x00212e0a
 148:	2f212f2f 	svccs	0x00212f2f
 14c:	2f222f2f 	svccs	0x00222f2f
 150:	212f2221 			; <UNDEFINED> instruction: 0x212f2221
 154:	2f26232f 	svccs	0x0026232f
 158:	0b032f2f 	bleq	cbe1c <GenerateTriangle+0xc9d54>
 15c:	22212f2e 	eorcs	r2, r1, #46, 30	; 0xb8
 160:	09032f26 	stmdbeq	r3, {r1, r2, r5, r8, r9, sl, fp, sp}
 164:	22212f20 	eorcs	r2, r1, #32, 30	; 0x80
 168:	21222f26 			; <UNDEFINED> instruction: 0x21222f26
 16c:	09032f34 	stmdbeq	r3, {r2, r4, r5, r8, r9, sl, fp, sp}
 170:	2f312f2e 	svccs	0x00312f2e
 174:	2f21212f 	svccs	0x0021212f
 178:	2f302121 	svccs	0x00302121
 17c:	2f4b2f2f 	svccs	0x004b2f2f
 180:	00010221 	andeq	r0, r1, r1, lsr #4
 184:	01bb0101 			; <UNDEFINED> instruction: 0x01bb0101
 188:	00030000 	andeq	r0, r3, r0
 18c:	000000c2 	andeq	r0, r0, r2, asr #1
 190:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 194:	0101000d 	tsteq	r1, sp
 198:	00000101 	andeq	r0, r0, r1, lsl #2
 19c:	00000100 	andeq	r0, r0, r0, lsl #2
 1a0:	2f2e2e01 	svccs	0x002e2e01
 1a4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1a8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 1ac:	2f2e2e2f 	svccs	0x002e2e2f
 1b0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1b4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 1b8:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1bc:	2f62696c 	svccs	0x0062696c
 1c0:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 1c4:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 1c8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1cc:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
 1d0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1d4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 1d8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 1dc:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 1e0:	61652d65 	cmnvs	r5, r5, ror #26
 1e4:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
 1e8:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 1ec:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
 1f0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 1f4:	622f0065 	eorvs	r0, pc, #101	; 0x65
 1f8:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
 1fc:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 200:	2d62696c 			; <UNDEFINED> instruction: 0x2d62696c
 204:	30334270 	eorscc	r4, r3, r0, ror r2
 208:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
 20c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 210:	2e332d62 	cdpcs	13, 3, cr2, cr3, cr2, {3}
 214:	2f302e33 	svccs	0x00302e33
 218:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 21c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420	; 80 <init+0x7c>
 220:	2f636269 	svccs	0x00636269
 224:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 228:	00656475 	rsbeq	r6, r5, r5, ror r4
 22c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 230:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
 234:	00010063 	andeq	r0, r1, r3, rrx
 238:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 23c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
 240:	00020068 	andeq	r0, r2, r8, rrx
 244:	72747300 	rsbsvc	r7, r4, #0, 6
 248:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
 24c:	00030068 	andeq	r0, r3, r8, rrx
 250:	01050000 	mrseq	r0, (UNDEF: 5)
 254:	00020500 	andeq	r0, r2, r0, lsl #10
 258:	03000009 	movweq	r0, #9
 25c:	03050128 	movweq	r0, #20776	; 0x5128
 260:	13131513 	tstne	r3, #79691776	; 0x4c00000
 264:	09051513 	stmdbeq	r5, {r0, r1, r4, r8, sl, ip}
 268:	06010501 	streq	r0, [r1], -r1, lsl #10
 26c:	05207603 	streq	r7, [r0, #-1539]!	; 0xfffff9fd
 270:	200a0309 	andcs	r0, sl, r9, lsl #6
 274:	22060705 	andcs	r0, r6, #1310720	; 0x140000
 278:	01060c05 	tsteq	r6, r5, lsl #24
 27c:	05200a05 	streq	r0, [r0, #-2565]!	; 0xfffff5fb
 280:	09052f10 	stmdbeq	r5, {r4, r8, r9, sl, fp, sp}
 284:	05207403 	streq	r7, [r0, #-1027]!	; 0xfffffbfd
 288:	2e0b030a 	cdpcs	3, 0, cr0, cr11, cr10, {0}
 28c:	06070520 	streq	r0, [r7], -r0, lsr #10
 290:	13090520 	movwne	r0, #38176	; 0x9520
 294:	01060e05 	tsteq	r6, r5, lsl #28
 298:	2b060905 	blcs	1826b4 <GenerateTriangle+0x1805ec>
 29c:	05360305 	ldreq	r0, [r6, #-773]!	; 0xfffffcfb
 2a0:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 2a4:	2e750310 	mrccs	3, 3, r0, cr5, cr0, {0}
 2a8:	03060705 	movweq	r0, #26373	; 0x6705
 2ac:	0516200e 	ldreq	r2, [r6, #-14]
 2b0:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 2b4:	052f0607 	streq	r0, [pc, #-1543]!	; fffffcb5 <GenerateTriangle+0xffffdbed>
 2b8:	0517060d 	ldreq	r0, [r7, #-1549]	; 0xfffff9f3
 2bc:	07051b0e 	streq	r1, [r5, -lr, lsl #22]
 2c0:	14052f06 	strne	r2, [r5], #-3846	; 0xfffff0fa
 2c4:	160d0501 	strne	r0, [sp], -r1, lsl #10
 2c8:	0b052006 	bleq	1482e8 <GenerateTriangle+0x146220>
 2cc:	1b05ae06 	blne	16baec <GenerateTriangle+0x169a24>
 2d0:	0b051306 	bleq	144ef0 <GenerateTriangle+0x142e28>
 2d4:	1b052f06 	blne	14bef4 <GenerateTriangle+0x149e2c>
 2d8:	0b051306 	bleq	144ef8 <GenerateTriangle+0x142e30>
 2dc:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
 2e0:	05017a03 	streq	r7, [r1, #-2563]	; 0xfffff5fd
 2e4:	05410618 	strbeq	r0, [r1, #-1560]	; 0xfffff9e8
 2e8:	1805320d 	stmdane	r5, {r0, r2, r3, r9, ip, sp}
 2ec:	2f0d052a 	svccs	0x000d052a
 2f0:	20063106 	andcs	r3, r6, r6, lsl #2
 2f4:	060b052e 	streq	r0, [fp], -lr, lsr #10
 2f8:	061b054c 	ldreq	r0, [fp], -ip, asr #10
 2fc:	060b0501 	streq	r0, [fp], -r1, lsl #10
 300:	0f0d052f 	svceq	0x000d052f
 304:	09053106 	stmdbeq	r5, {r1, r2, r8, ip, sp}
 308:	01063606 	tsteq	r6, r6, lsl #12
 30c:	5a031005 	bpl	c4328 <GenerateTriangle+0xc2260>
 310:	06050520 	streq	r0, [r5], -r0, lsr #10
 314:	052e2703 	streq	r2, [lr, #-1795]!	; 0xfffff8fd
 318:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 31c:	062d0609 	strteq	r0, [sp], -r9, lsl #12
 320:	32010501 	andcc	r0, r1, #4194304	; 0x400000
 324:	71030d05 	tstvc	r3, r5, lsl #26
 328:	1c180520 	cfldr32ne	mvfx0, [r8], {32}
 32c:	03060905 	movweq	r0, #26885	; 0x6905
 330:	0106200f 	tsteq	r6, pc
 334:	204e032e 	subcs	r0, lr, lr, lsr #6
 338:	05200903 	streq	r0, [r0, #-2307]!	; 0xfffff6fd
 33c:	2e15030d 	cdpcs	3, 1, cr0, cr5, cr13, {0}
 340:	01000302 	tsteq	r0, r2, lsl #6
 344:	Address 0x0000000000000344 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00000580 	andeq	r0, r0, r0, lsl #11
  14:	000008f6 	strdeq	r0, [r0], -r6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000031 	andeq	r0, r0, r1, lsr r0
  20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	01338001 	teqeq	r3, r1
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00f20104 	rscseq	r0, r2, r4, lsl #2
  34:	650c0000 	strvs	r0, [ip, #-0]
  38:	ac000001 	stcge	0, cr0, [r0], {1}
  3c:	00000001 	andeq	r0, r0, r1
  40:	a4000009 	strge	r0, [r0], #-9
  44:	86000000 	strhi	r0, [r0], -r0
  48:	02000001 	andeq	r0, r0, #1
  4c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  50:	b9030074 	stmdblt	r3, {r2, r4, r5, r6}
  54:	02000000 	andeq	r0, r0, #0
  58:	003817d1 	ldrsbteq	r1, [r8], -r1
  5c:	04040000 	streq	r0, [r4], #-0
  60:	0000ca07 	andeq	ip, r0, r7, lsl #20
  64:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  68:	000000ab 	andeq	r0, r0, fp, lsr #1
  6c:	09040804 	stmdbeq	r4, {r2, fp}
  70:	04000002 	streq	r0, [r0], #-2
  74:	00e60601 	rsceq	r0, r6, r1, lsl #12
  78:	01040000 	mrseq	r0, (UNDEF: 4)
  7c:	0000e408 	andeq	lr, r0, r8, lsl #8
  80:	05020400 	streq	r0, [r2, #-1024]	; 0xfffffc00
  84:	0000021c 	andeq	r0, r0, ip, lsl r2
  88:	99070204 	stmdbls	r7, {r2, r9}
  8c:	04000001 	streq	r0, [r0], #-1
  90:	00b00504 	adcseq	r0, r0, r4, lsl #10
  94:	04040000 	streq	r0, [r4], #-0
  98:	0000c507 	andeq	ip, r0, r7, lsl #10
  9c:	07080400 	streq	r0, [r8, -r0, lsl #8]
  a0:	000000c0 	andeq	r0, r0, r0, asr #1
  a4:	04060405 	streq	r0, [r6], #-1029	; 0xfffffbfb
  a8:	00000086 	andeq	r0, r0, r6, lsl #1
  ac:	ed080104 	stfs	f0, [r8, #-16]
  b0:	07000000 	streq	r0, [r0, -r0]
  b4:	00000215 	andeq	r0, r0, r5, lsl r2
  b8:	7e092103 	adfvce	f2, f1, f3
  bc:	00000000 	andeq	r0, r0, r0
  c0:	a4000009 	strge	r0, [r0], #-9
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	0001309c 	muleq	r1, ip, r0
  cc:	006d0800 	rsbeq	r0, sp, r0, lsl #16
  d0:	7e0f2601 	cfmadd32vc	mvax0, mvfx2, mvfx15, mvfx1
  d4:	01000000 	mrseq	r0, (UNDEF: 0)
  d8:	00630850 	rsbeq	r0, r3, r0, asr r8
  dc:	25062701 	strcs	r2, [r6, #-1793]	; 0xfffff8ff
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	006e0951 	rsbeq	r0, lr, r1, asr r9
  e8:	2c092801 	stccs	8, cr2, [r9], {1}
  ec:	14000000 	strne	r0, [r0], #-0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0a000000 	beq	fc <ActiveSpeedRange+0x8>
  f8:	2a010073 	bcs	402cc <GenerateTriangle+0x3e204>
  fc:	00008009 	andeq	r8, r0, r9
 100:	0000a600 	andeq	sl, r0, r0, lsl #12
 104:	00009000 	andeq	r9, r0, r0
 108:	00690a00 	rsbeq	r0, r9, r0, lsl #20
 10c:	38102d01 	ldmdacc	r0, {r0, r8, sl, fp, sp}
 110:	31000000 	mrscc	r0, (UNDEF: 0)
 114:	2b000001 	blcs	120 <ActiveSpeedRange+0x2c>
 118:	0b000001 	bleq	124 <ActiveSpeedRange+0x30>
 11c:	00000226 	andeq	r0, r0, r6, lsr #4
 120:	70112e01 	andsvc	r2, r1, r1, lsl #28
 124:	66000000 	strvs	r0, [r0], -r0
 128:	60000001 	andvs	r0, r0, r1
 12c:	0b000001 	bleq	138 <Conf+0xc>
 130:	000000d7 	ldrdeq	r0, [r0], -r7
 134:	30122f01 	andscc	r2, r2, r1, lsl #30
 138:	a1000001 	tstge	r0, r1
 13c:	8f000001 	svchi	0x00000001
 140:	0a000001 	beq	14c <Conf+0x20>
 144:	30010064 	andcc	r0, r1, r4, rrx
 148:	00003810 	andeq	r3, r0, r0, lsl r8
 14c:	00021400 	andeq	r1, r2, r0, lsl #8
 150:	00021200 	andeq	r1, r2, r0, lsl #4
 154:	04060000 	streq	r0, [r6], #-0
 158:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <GenerateTriangle+0x37eb4c>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	0b0b0024 	bleq	2c00c0 <GenerateTriangle+0x2bdff8>
  2c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  30:	16030000 	strne	r0, [r3], -r0
  34:	3a0e0300 	bcc	380c3c <GenerateTriangle+0x37eb74>
  38:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  3c:	0013490b 	andseq	r4, r3, fp, lsl #18
  40:	00240400 	eoreq	r0, r4, r0, lsl #8
  44:	0b3e0b0b 	bleq	f82c78 <GenerateTriangle+0xf80bb0>
  48:	00000e03 	andeq	r0, r0, r3, lsl #28
  4c:	0b000f05 	bleq	3c68 <GenerateTriangle+0x1ba0>
  50:	0600000b 	streq	r0, [r0], -fp
  54:	0b0b000f 	bleq	2c0098 <GenerateTriangle+0x2bdfd0>
  58:	00001349 	andeq	r1, r0, r9, asr #6
  5c:	3f012e07 	svccc	0x00012e07
  60:	3a0e0319 	bcc	380ccc <GenerateTriangle+0x37ec04>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  6c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	05080000 	streq	r0, [r8, #-0]
  7c:	3a080300 	bcc	200c84 <GenerateTriangle+0x1febbc>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	09000018 	stmdbeq	r0, {r3, r4}
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <GenerateTriangle+0xec0cb8>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0a000017 	beq	100 <ActiveSpeedRange+0xc>
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <GenerateTriangle+0xec0ccc>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0b000017 	bleq	114 <ActiveSpeedRange+0x20>
  b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b8:	0b3b0b3a 	bleq	ec2da8 <GenerateTriangle+0xec0ce0>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000580 	andeq	r0, r0, r0, lsl #11
  14:	00000376 	andeq	r0, r0, r6, ror r3
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00260002 	eoreq	r0, r6, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000900 	andeq	r0, r0, r0, lsl #18
  34:	000000a4 	andeq	r0, r0, r4, lsr #1
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
   4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
   8:	2f2e2e2f 	svccs	0x002e2e2f
   c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  10:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  14:	63636762 	cmnvs	r3, #25690112	; 0x1880000
  18:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
  1c:	2f676966 	svccs	0x00676966
  20:	2f6d7261 	svccs	0x006d7261
  24:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  28:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  2c:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  30:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
  34:	2f646c69 	svccs	0x00646c69
  38:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  44:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  48:	59682d69 	stmdbpl	r8!, {r0, r3, r5, r6, r8, sl, fp, sp}^
  4c:	344b6766 	strbcc	r6, [fp], #-1894	; 0xfffff89a
  50:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  54:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  58:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  5c:	61652d65 	cmnvs	r5, r5, ror #26
  60:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  64:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  68:	31323032 	teqcc	r2, r2, lsr r0
  6c:	2f37302e 	svccs	0x0037302e
  70:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  74:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
  78:	6f6e2d6d 	svcvs	0x006e2d6d
  7c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  80:	2f696261 	svccs	0x00696261
  84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  88:	37762f62 	ldrbcc	r2, [r6, -r2, ror #30]!
  8c:	2b6d2d65 	blcs	1b4b628 <GenerateTriangle+0x1b49560>
  90:	682f7066 	stmdavs	pc!, {r1, r2, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
  94:	2f647261 	svccs	0x00647261
  98:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
  9c:	47006363 	strmi	r6, [r0, -r3, ror #6]
  a0:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  a4:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  a8:	6c003733 	stcvs	7, cr3, [r0], {51}	; 0x33
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b8:	7a697300 	bvc	1a5ccc0 <GenerateTriangle+0x1a5abf8>
  bc:	00745f65 	rsbseq	r5, r4, r5, ror #30
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	6100746e 	tstvs	r0, lr, ror #8
  d8:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
  dc:	615f6465 	cmpvs	pc, r5, ror #8
  e0:	00726464 	rsbseq	r6, r2, r4, ror #8
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f4:	31432055 	qdaddcc	r2, r5, r3
  f8:	30312037 	eorscc	r2, r1, r7, lsr r0
  fc:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 100:	32303220 	eorscc	r3, r0, #32, 4
 104:	32363031 	eorscc	r3, r6, #49	; 0x31
 108:	72282031 	eorvc	r2, r8, #49	; 0x31
 10c:	61656c65 	cmnvs	r5, r5, ror #24
 110:	20296573 	eorcs	r6, r9, r3, ror r5
 114:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 118:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 11c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 120:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 124:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 128:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 12c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 130:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 134:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 138:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 13c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 140:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 144:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 148:	2d653776 	stclcs	7, cr3, [r5, #-472]!	; 0xfffffe28
 14c:	70662b6d 	rsbvc	r2, r6, sp, ror #22
 150:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 154:	20324f2d 	eorscs	r4, r2, sp, lsr #30
 158:	6f6e662d 	svcvs	0x006e662d
 15c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
 160:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
 164:	2f2e2e00 	svccs	0x002e2e00
 168:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 16c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 170:	2f2e2e2f 	svccs	0x002e2e2f
 174:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 178:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 17c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 180:	2f62696c 	svccs	0x0062696c
 184:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 188:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 18c:	2f676e69 	svccs	0x00676e69
 190:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
 194:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
 198:	6f687300 	svcvs	0x00687300
 19c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 1a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ac:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 1b0:	6e2f646c 	cdpvs	4, 2, cr6, cr15, cr12, {3}
 1b4:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 1b8:	42702d62 	rsbsmi	r2, r0, #6272	; 0x1880
 1bc:	65643033 	strbvs	r3, [r4, #-51]!	; 0xffffffcd
 1c0:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1c4:	2d62696c 			; <UNDEFINED> instruction: 0x2d62696c
 1c8:	2e332e33 	mrccs	14, 1, r2, cr3, cr3, {1}
 1cc:	75622f30 	strbvc	r2, [r2, #-3888]!	; 0xfffff0d0
 1d0:	2f646c69 	svccs	0x00646c69
 1d4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1d8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 1dc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 1e0:	68742f69 	ldmdavs	r4!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
 1e4:	2f626d75 	svccs	0x00626d75
 1e8:	2d653776 	stclcs	7, cr3, [r5, #-472]!	; 0xfffffe28
 1ec:	70662b6d 	rsbvc	r2, r6, sp, ror #22
 1f0:	7261682f 	rsbvc	r6, r1, #3080192	; 0x2f0000
 1f4:	656e2f64 	strbvs	r2, [lr, #-3940]!	; 0xfffff09c
 1f8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 1fc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 200:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
 204:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 208:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 20c:	6f642067 	svcvs	0x00642067
 210:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 214:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 218:	00746573 	rsbseq	r6, r4, r3, ror r5
 21c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 220:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 224:	75620074 	strbvc	r0, [r2, #-116]!	; 0xffffff8c
 228:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000580 	andeq	r0, r0, r0, lsl #11
  1c:	00000282 	andeq	r0, r0, r2, lsl #5
  20:	0c0e470a 	stceq	7, cr4, [lr], {10}
  24:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  28:	3a03018e 	bcc	c0668 <GenerateTriangle+0xbe5a0>
  2c:	00000b01 	andeq	r0, r0, r1, lsl #22
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000804 	andeq	r0, r0, r4, lsl #16
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	0c0e460a 	stceq	6, cr4, [lr], {10}
  44:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  48:	0b49018e 	bleq	1240688 <GenerateTriangle+0x123e5c0>
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000824 	andeq	r0, r0, r4, lsr #16
  58:	00000022 	andeq	r0, r0, r2, lsr #32
  5c:	0c0e460a 	stceq	6, cr4, [lr], {10}
  60:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  64:	0b4b018e 	bleq	12c06a4 <GenerateTriangle+0x12be5dc>
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000848 	andeq	r0, r0, r8, asr #16
  74:	00000042 	andeq	r0, r0, r2, asr #32
  78:	0c0e5a0a 			; <UNDEFINED> instruction: 0x0c0e5a0a
  7c:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  80:	0b47018e 	bleq	11c06c0 <GenerateTriangle+0x11be5f8>
  84:	00000024 	andeq	r0, r0, r4, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000088c 	andeq	r0, r0, ip, lsl #17
  90:	0000006a 	andeq	r0, r0, sl, rrx
  94:	0e450a0a 	vmlaeq.f32	s1, s10, s20
  98:	8503840c 	strhi	r8, [r3, #-1036]	; 0xfffffbf4
  9c:	43018e02 	movwmi	r8, #7682	; 0x1e02
  a0:	0c0e450b 	cfstr32eq	mvfx4, [lr], {11}
  a4:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  a8:	0b68018e 	bleq	1a006e8 <GenerateTriangle+0x19fe620>
  ac:	0000000c 	andeq	r0, r0, ip
  b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  b4:	7c020001 	stcvc	0, cr0, [r2], {1}
  b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
  c0:	000000ac 	andeq	r0, r0, ip, lsr #1
  c4:	00000900 	andeq	r0, r0, r0, lsl #18
  c8:	000000a4 	andeq	r0, r0, r4, lsr #1
  cc:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  d0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  d4:	00000001 	andeq	r0, r0, r1

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000001 	andeq	r0, r0, r1
   c:	01000000 	mrseq	r0, (UNDEF: 0)
  10:	00000001 	andeq	r0, r0, r1
  14:	00000000 	andeq	r0, r0, r0
  18:	00000008 	andeq	r0, r0, r8
  1c:	08520001 	ldmdaeq	r2, {r0}^
  20:	12000000 	andne	r0, r0, #0
  24:	01000000 	mrseq	r0, (UNDEF: 0)
  28:	00125400 	andseq	r5, r2, r0, lsl #8
  2c:	00140000 	andseq	r0, r4, r0
  30:	00030000 	andeq	r0, r3, r0
  34:	149f7f74 	ldrne	r7, [pc], #3956	; 3c <init+0x38>
  38:	16000000 	strne	r0, [r0], -r0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00165400 	andseq	r5, r6, r0, lsl #8
  44:	001e0000 	andseq	r0, lr, r0
  48:	00030000 	andeq	r0, r3, r0
  4c:	649f7f74 	ldrvs	r7, [pc], #3956	; 54 <init+0x50>
  50:	66000000 	strvs	r0, [r0], -r0
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	008e5c00 	addeq	r5, lr, r0, lsl #24
  5c:	00920000 	addseq	r0, r2, r0
  60:	00010000 	andeq	r0, r1, r0
  64:	0000925c 	andeq	r9, r0, ip, asr r2
  68:	00009200 	andeq	r9, r0, r0, lsl #4
  6c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  70:	00000092 	muleq	r0, r2, r0
  74:	00000098 	muleq	r0, r8, r0
  78:	7f740003 	svcvc	0x00740003
  7c:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  80:	00009e00 	andeq	r9, r0, r0, lsl #28
  84:	52000100 	andpl	r0, r0, #0, 2
	...
  90:	02000002 	andeq	r0, r0, #2
  94:	00000002 	andeq	r0, r0, r2
  98:	00010100 	andeq	r0, r1, r0, lsl #2
	...
  a8:	00120000 	andseq	r0, r2, r0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00001250 	andeq	r1, r0, r0, asr r2
  b4:	00001600 	andeq	r1, r0, r0, lsl #12
  b8:	53000100 	movwpl	r0, #256	; 0x100
  bc:	00000016 	andeq	r0, r0, r6, lsl r0
  c0:	0000001a 	andeq	r0, r0, sl, lsl r0
  c4:	01730003 	cmneq	r3, r3
  c8:	00001a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
  cc:	00006a00 	andeq	r6, r0, r0, lsl #20
  d0:	53000100 	movwpl	r0, #256	; 0x100
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
  d8:	00000084 	andeq	r0, r0, r4, lsl #1
  dc:	84530001 	ldrbhi	r0, [r3], #-1
  e0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
  e4:	03000000 	movweq	r0, #0
  e8:	9f017300 	svcls	0x00017300
  ec:	00000088 	andeq	r0, r0, r8, lsl #1
  f0:	0000008c 	andeq	r0, r0, ip, lsl #1
  f4:	8e530001 	cdphi	0, 5, cr0, cr3, cr1, {0}
  f8:	96000000 	strls	r0, [r0], -r0
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	00965300 	addseq	r5, r6, r0, lsl #6
 104:	00980000 	addseq	r0, r8, r0
 108:	00010000 	andeq	r0, r1, r0
 10c:	00009852 	andeq	r9, r0, r2, asr r8
 110:	00009e00 	andeq	r9, r0, r0, lsl #28
 114:	50000100 	andpl	r0, r0, r0, lsl #2
 118:	0000009e 	muleq	r0, lr, r0
 11c:	000000a4 	andeq	r0, r0, r4, lsr #1
 120:	00530001 	subseq	r0, r3, r1
 124:	00000000 	andeq	r0, r0, r0
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00000000 	andeq	r0, r0, r0
 130:	00002e00 	andeq	r2, r0, r0, lsl #28
 134:	00007e00 	andeq	r7, r0, r0, lsl #28
 138:	08000300 	stmdaeq	r0, {r8, r9}
 13c:	008e9f20 	addeq	r9, lr, r0, lsr #30
 140:	00980000 	addseq	r0, r8, r0
 144:	00030000 	andeq	r0, r3, r0
 148:	9e9f2008 	cdpls	0, 9, cr2, cr15, cr8, {0}
 14c:	a4000000 	strge	r0, [r0], #-0
 150:	03000000 	movweq	r0, #0
 154:	9f200800 	svcls	0x00200800
	...
 164:	00280000 	eoreq	r0, r8, r0
 168:	007e0000 	rsbseq	r0, lr, r0
 16c:	00010000 	andeq	r0, r1, r0
 170:	00008e55 	andeq	r8, r0, r5, asr lr
 174:	00009800 	andeq	r9, r0, r0, lsl #16
 178:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 17c:	0000009e 	muleq	r0, lr, r0
 180:	000000a4 	andeq	r0, r0, r4, lsr #1
 184:	00550001 	subseq	r0, r5, r1
 188:	00000000 	andeq	r0, r0, r0
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
 190:	01010100 	mrseq	r0, (UNDEF: 17)
 194:	00000001 	andeq	r0, r0, r1
 198:	00000101 	andeq	r0, r0, r1, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00002400 	andeq	r2, r0, r0, lsl #8
 1a4:	00004600 	andeq	r4, r0, r0, lsl #12
 1a8:	53000100 	movwpl	r0, #256	; 0x100
 1ac:	00000046 	andeq	r0, r0, r6, asr #32
 1b0:	0000004a 	andeq	r0, r0, sl, asr #32
 1b4:	74720003 	ldrbtvc	r0, [r2], #-3
 1b8:	00004a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
 1bc:	00004e00 	andeq	r4, r0, r0, lsl #28
 1c0:	72000300 	andvc	r0, r0, #0, 6
 1c4:	00649f7c 	rsbeq	r9, r4, ip, ror pc
 1c8:	00660000 	rsbeq	r0, r6, r0
 1cc:	00010000 	andeq	r0, r1, r0
 1d0:	00007252 	andeq	r7, r0, r2, asr r2
 1d4:	00007200 	andeq	r7, r0, r0, lsl #4
 1d8:	52000100 	andpl	r0, r0, #0, 2
 1dc:	00000072 	andeq	r0, r0, r2, ror r0
 1e0:	00000076 	andeq	r0, r0, r6, ror r0
 1e4:	04720003 	ldrbteq	r0, [r2], #-3
 1e8:	0000769f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
 1ec:	00007e00 	andeq	r7, r0, r0, lsl #28
 1f0:	52000100 	andpl	r0, r0, #0, 2
 1f4:	0000008e 	andeq	r0, r0, lr, lsl #1
 1f8:	00000098 	muleq	r0, r8, r0
 1fc:	9e520001 	cdpls	0, 5, cr0, cr2, cr1, {0}
 200:	a4000000 	strge	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005300 	andeq	r5, r0, r0, lsl #6
 20c:	00000000 	andeq	r0, r0, r0
 210:	00060000 	andeq	r0, r6, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	000000a4 	andeq	r0, r0, r4, lsr #1
 21c:	00710006 	rsbseq	r0, r1, r6
 220:	9f1aff08 	svcls	0x001aff08
	...
