<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>creare.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>edt_zcu106_ad9670_axi4_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ">149985016</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN">edt_zcu106_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>lvds_dco_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lvds_dco_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_P.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_P.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_P.CLK_DOMAIN">edt_zcu106_lvds_dco_p_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_P.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_P.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_P.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>lvds_dco_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lvds_dco_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_N.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_N.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_N.CLK_DOMAIN">edt_zcu106_lvds_dco_n_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_N.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_N.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.LVDS_DCO_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>lvds_fco_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lvds_fco_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_P.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_P.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_P.CLK_DOMAIN">edt_zcu106_lvds_fco_p_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_P.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_P.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_P.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>lvds_fco_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lvds_fco_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_N.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_N.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_N.CLK_DOMAIN">edt_zcu106_lvds_fco_n_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_N.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_N.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.LVDS_FCO_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ">149985016</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN">edt_zcu106_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_BUSIF">m_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.FREQ_HZ">149985016</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.CLK_DOMAIN">edt_zcu106_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:displayName>m_axis</spirit:displayName>
      <spirit:description>Master AXI Stream</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ">149985016</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN">edt_zcu106_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ad9670_axi4</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 04 01:49:23 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:77604f7b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:77604f7b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>edt_zcu106_ad9670_axi4_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 04 01:49:23 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:77604f7b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ad9670_axi4</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 04 01:49:23 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:dd4bc9ef</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>edt_zcu106_ad9670_axi4_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 04 01:49:23 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:dd4bc9ef</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 04 02:05:17 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:77604f7b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>tx_nrx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lvds_dco_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lvds_dco_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lvds_fco_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lvds_fco_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lvds_data_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N_ADC&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lvds_data_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N_ADC&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_trig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_DATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_N_BITS_FIFO_COUNTER</spirit:name>
        <spirit:displayName>C N Bits Fifo Counter</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_N_BITS_FIFO_COUNTER">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>N_ADC</spirit:name>
        <spirit:displayName>N Adc</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N_ADC">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>N_BITS_ADC</spirit:name>
        <spirit:displayName>N Bits Adc</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N_BITS_ADC">14</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M Axis Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_DATA_WIDTH">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ad9670_constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e4e1/hdl/ad9670_ctrl/deserializer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e4e1/hdl/ad9670_ctrl/ad9670_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e4e1/hdl/ad9670_axi4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/edt_zcu106_ad9670_axi4_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/e4e1/hdl/ad9670_ctrl/deserializer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e4e1/hdl/ad9670_ctrl/ad9670_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e4e1/hdl/ad9670_axi4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/edt_zcu106_ad9670_axi4_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>edt_zcu106_ad9670_axi4_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>edt_zcu106_ad9670_axi4_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>edt_zcu106_ad9670_axi4_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>edt_zcu106_ad9670_axi4_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>edt_zcu106_ad9670_axi4_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI interface to the AD9670, an 8-channel 14-bit ultrasound analog front end.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">edt_zcu106_ad9670_axi4_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_N_BITS_FIFO_COUNTER</spirit:name>
      <spirit:displayName>C_N_BITS_FIFO_COUNTER</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_N_BITS_FIFO_COUNTER" spirit:minimum="0" spirit:maximum="12" spirit:rangeType="long">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>N_ADC</spirit:name>
      <spirit:displayName>N Adc</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N_ADC">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>N_BITS_ADC</spirit:name>
      <spirit:displayName>N Bits Adc</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N_BITS_ADC">14</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M Axis Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_DATA_WIDTH">128</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ad9670_axi4</xilinx:displayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595ac7d5_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437a707d_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d02d855_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fde5cc_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5845621f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2eafe2_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db6be5f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f42cb1_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3dc635_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ecaa0_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327e416b_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc76af8_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189254e_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2313be68_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7653a6b5_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee9d37d_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bae0dd6_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6960640e_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdee472_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcaa086_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7b818d_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f83d4ac_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327ac6b0_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354f5391_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58048a2e_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b0fd_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c29725b_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d19b55a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f26515a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539102f4_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d55684_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1026f027_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59907248_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9b6f0a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268dc0c1_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b85e062_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366d4ca9_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27180c7e_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f74d77f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6244409a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef3169c_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79637ded_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54567c96_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a210051_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541be0db_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a280399_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521e7c49_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2beafe33_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30889817_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52939e8f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67327ed3_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e276a4d_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559cb280_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a013a5_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1b8fde_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284dfd8f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25172584_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681d4b14_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdd3e59_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d84331f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2942023_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d76bb7_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f90ce82_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536c650a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299ebe36_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c17d7e3_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b284028_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39acb3ea_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adfd580_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa708f5_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed7492a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c17d26_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@654310a8_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179c6ec9_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3592bd20_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e290ad8_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a89943_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e66d289_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249fbb9_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786ea4aa_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56edd4ec_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af8cb2f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d42d0e_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435b0903_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e23a19_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df8f216_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19cb09bf_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a04199_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8fd151_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df8cf93_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194a152e_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6498147b_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16436262_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fcb8d4_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c73459_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae723af_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b60c315_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4fb47a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51232a1f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374c7d6e_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63354566_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e53b31_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f5ed07_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@941681b_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6babfc4a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2373eee3_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36488779_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1a9181_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e29966_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68165171_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c4fa7f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63307aef_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ec8ae9_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db951ac_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c38cb5c_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bdb9b7_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41712e96_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f419776_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74903399_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582b3107_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@883a999_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7defbfa1_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a3a6a8_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@932ec46_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5da145_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5613d8f1_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b43410_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a0ae8b_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7686ef0f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684afe12_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1076aba2_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1ccf2b_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d709b6c_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a93ff6a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a3c757_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edb3e6f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2672821b_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31764ac1_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5712269_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15eae564_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30878a2d_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cf76db_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52797826_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aafa63f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7ad910_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4966b376_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca8bfbc_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95b5eef_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b9047_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fc9ea8_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e70facb_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aaed21b_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145fde2b_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc2a045_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cfc0bb_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1181707a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce82ce5_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6d178_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123997bb_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1e8735_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218b3e8d_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2435546d_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d2f291_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e3747d_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cce2e1a_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519ea3e_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5183e8f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbae8b9_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f5505f_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3605e3a7_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc6a443_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3840c950_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7ebc7c_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b515973_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7fc77d_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da56fc6_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39da1d85_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4918db89_ARCHIVE_LOCATION">c:/WHF_Data/Microblaze/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22eabea6_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64963242_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f7c11b_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ede04a_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebda6ac_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9138cfc_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@964dd0b_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e2fbbe_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c486b0a_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3f692_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef865f8_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2592a3_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d98b426_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6d6597_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d70c825_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a125cc_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fef0025_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fadb72f_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5383dbfc_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240a5799_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651db7d2_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2ebee5_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f81bff2_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9a9523_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5f559e_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30051250_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0bcb8d_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54277dbf_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3b1762_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f84ab_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7046b08d_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595dcba2_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c66a805_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665d58ca_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f615e75_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9537d8_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa8da29_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68aeb890_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d46a4ea_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f3ad3c_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35816a5e_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17951643_ARCHIVE_LOCATION">m:/ip_repo/ad9670_axi4_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LVDS_DCO_N.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LVDS_DCO_P.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LVDS_FCO_N.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LVDS_FCO_P.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="633824c6"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f79042fd"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5bb619e0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b47e2af8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="769ba2ba"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
