// Seed: 4004040421
module module_0 #(
    parameter id_1 = 32'd90,
    parameter id_3 = 32'd41
);
  logic _id_1;
  ;
  assign id_1 = id_1;
  assign module_1.id_7 = 0;
  wire [-1 : 1] id_2;
  wire _id_3;
  wire id_4, id_5, id_6, id_7, id_8;
  logic id_9[1  ?  -1 : "" : id_1  -  id_3], id_10;
  assign id_4 = 1;
  wire id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  inout wor id_2;
  input wire id_1;
  assign id_2 = -1;
  bufif1 primCall (id_2, id_3, id_4);
  assign id_2 = id_4 ? 1 : -1;
  assign id_2 = 1 == id_2;
  parameter id_5 = 1, id_6 = -1 * 1, id_7 = -1;
endmodule
