v 20130925 2
C 40000 52200 1 0 0 spice-model-1.sym
{
T 40100 52900 5 10 0 1 0 0 1
device=model
T 40100 52800 5 10 1 1 0 0 1
refdes=A2
T 41300 52500 5 10 1 1 0 0 1
model-name=AD825
T 40500 52300 5 10 1 1 0 0 1
file=../models/ad825.cir
}
C 40200 41800 1 0 0 vdc-1.sym
{
T 40900 42450 5 10 1 1 0 0 1
refdes=V4
T 40900 42650 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 40900 42850 5 10 0 0 0 0 1
footprint=none
T 40900 42250 5 10 1 1 0 0 1
value=DC 12V
}
C 40400 44700 1 0 0 gnd-1.sym
C 40200 45300 1 0 0 vac-1.sym
{
T 40900 45950 5 10 1 1 0 0 1
refdes=V1
T 40900 46150 5 10 0 0 0 0 1
device=vac
T 40900 46350 5 10 0 0 0 0 1
footprint=none
T 40900 45750 5 10 1 1 0 0 1
value=dc 1650mv ac 1650mv 1khz
}
C 40000 51200 1 0 0 spice-model-1.sym
{
T 40100 51900 5 10 0 1 0 0 1
device=model
T 40100 51800 5 10 1 1 0 0 1
refdes=A3
T 41300 51500 5 10 1 1 0 0 1
model-name=LM258/NS
T 40500 51300 5 10 1 1 0 0 1
file=../models/LM258.MOD
}
C 44200 46300 1 0 0 aop-spice-1.sym
{
T 45250 46450 5 8 0 0 0 0 1
device=AOP-Standard
T 44900 47100 5 10 1 1 0 0 1
refdes=U1
T 44900 46200 5 10 1 1 0 0 1
model-name=LM258/NS
}
C 43600 42700 1 90 0 resistor-1.sym
{
T 43200 43000 5 10 0 0 90 0 1
device=RESISTOR
T 43300 42900 5 10 1 1 90 0 1
refdes=R10
T 43600 42700 5 10 1 1 90 0 1
value=13300
}
C 43600 44500 1 90 0 resistor-1.sym
{
T 43200 44800 5 10 0 0 90 0 1
device=RESISTOR
T 43300 44700 5 10 1 1 90 0 1
refdes=R5
T 43600 44500 5 10 1 1 90 0 1
value=10k
}
C 44900 44400 1 180 0 resistor-1.sym
{
T 44600 44000 5 10 0 0 180 0 1
device=RESISTOR
T 44400 44600 5 10 1 1 180 0 1
refdes=R6
T 44900 44600 5 10 1 1 180 0 1
value=40k
}
C 44000 43600 1 0 0 capacitor-1.sym
{
T 44200 44300 5 10 0 0 0 0 1
device=CAPACITOR
T 44600 43600 5 10 1 1 0 0 1
refdes=C2
T 44200 44500 5 10 0 0 0 0 1
symversion=0.1
T 44000 43600 5 10 1 1 0 0 1
value=1n
}
N 43500 44500 43500 43600 4
N 44000 43800 44000 46500 4
N 44000 44300 43500 44300 4
N 44900 43800 44900 44300 4
N 44200 46500 44000 46500 4
N 43500 45400 43500 46000 4
{
T 43500 45400 5 10 1 1 0 0 1
netname=vdd
}
N 43500 42700 43500 42000 4
C 43400 41700 1 0 0 gnd-1.sym
C 43300 46000 1 0 0 vdd-1.sym
N 40500 46900 44200 46900 4
{
T 43300 47000 5 10 1 1 0 0 1
netname=Vin
}
N 40500 46900 40500 46500 4
N 40500 45300 40500 45000 4
N 44700 47100 44700 48800 4
{
T 44400 47600 5 10 1 1 0 0 1
netname=vm
}
N 45200 46700 46500 46700 4
{
T 45800 46800 5 10 1 1 0 0 1
netname=Vint01
}
N 44900 44300 45900 44300 4
N 45900 44300 45900 46700 4
N 40500 43000 40500 43500 4
{
T 40500 43000 5 10 1 1 0 0 1
netname=vp
}
N 40500 41500 40500 41800 4
N 40500 39800 40500 40300 4
{
T 40500 39800 5 10 1 1 0 0 1
netname=vm
}
C 40900 41000 1 0 0 gnd-1.sym
N 41000 41300 41000 41700 4
N 41000 41700 40500 41700 4
C 47400 46800 1 180 0 resistor-1.sym
{
T 47100 46400 5 10 0 0 180 0 1
device=RESISTOR
T 46900 47000 5 10 1 1 180 0 1
refdes=R1
T 47500 47000 5 10 1 1 180 0 1
value=410
}
C 50200 44100 1 180 0 resistor-1.sym
{
T 49900 43700 5 10 0 0 180 0 1
device=RESISTOR
T 49700 44300 5 10 1 1 180 0 1
refdes=R8
T 50200 44300 5 10 1 1 180 0 1
value=120k
}
N 50000 47400 50000 49700 4
{
T 49700 48600 5 10 1 1 0 0 1
netname=vp
}
N 50000 44400 50000 45500 4
{
T 49700 44900 5 10 1 1 0 0 1
netname=vm
}
C 47800 43000 1 0 0 gnd-1.sym
N 47900 45100 47900 43300 4
C 56300 42600 1 0 0 gnd-1.sym
C 40200 40300 1 0 0 vdc-1.sym
{
T 39600 41050 5 10 1 1 0 0 1
refdes=V5
T 40900 41150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 40900 41350 5 10 0 0 0 0 1
footprint=none
T 39500 40750 5 10 1 1 0 0 1
value=DC 12V
}
C 38700 41900 1 0 0 vdc-1.sym
{
T 39400 42550 5 10 1 1 0 0 1
refdes=V3
T 39400 42750 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 39400 42950 5 10 0 0 0 0 1
footprint=none
T 39400 42350 5 10 1 1 0 0 1
value=DC 3300MV
}
N 40500 41700 39000 41700 4
N 39000 41700 39000 41900 4
C 38800 44000 1 0 0 vdd-1.sym
N 39000 43100 39000 44000 4
{
T 39000 43100 5 10 1 1 0 0 1
netname=vdd
}
N 44700 46300 44700 45500 4
{
T 44700 46300 5 10 1 1 0 0 1
netname=vp
}
N 47400 46700 49000 46700 4
N 48800 36000 48800 46100 4
N 48800 46100 49000 46100 4
C 47800 46000 1 270 0 resistor-1.sym
{
T 48200 45700 5 10 0 0 270 0 1
device=RESISTOR
T 47600 45500 5 10 1 1 270 0 1
refdes=R3
T 47600 46000 5 10 1 1 270 0 1
value=120k
}
N 47900 46000 47900 46700 4
N 50200 44000 52000 44000 4
N 52000 43300 52000 46400 4
N 49300 44000 48800 44000 4
C 49300 43100 1 0 0 capacitor-1.sym
{
T 49500 43800 5 10 0 0 0 0 1
device=CAPACITOR
T 49900 43100 5 10 1 1 0 0 1
refdes=C3
T 49500 44000 5 10 0 0 0 0 1
symversion=0.1
T 49300 43100 5 10 1 1 0 0 1
value=30n
}
N 49300 43300 48800 43300 4
N 50200 43300 52000 43300 4
N 53000 39900 53000 42200 4
{
T 53300 41100 5 10 1 1 0 6 1
netname=vm
}
N 53000 38000 53000 39100 4
{
T 53300 38500 5 10 1 1 0 6 1
netname=vp
}
C 53500 39100 1 0 1 aop-spice-1.sym
{
T 52450 39250 5 8 0 0 0 6 1
device=AOP-Standard
T 52800 39900 5 10 1 1 0 6 1
refdes=U2
T 52800 39000 5 10 1 1 0 6 1
model-name=AD825
}
N 49100 39500 48800 39500 4
N 52000 39500 52000 38500 4
N 52000 38500 54000 38500 4
N 54000 38500 54000 39300 4
N 54000 39300 53500 39300 4
C 56300 44200 1 270 0 resistor-1.sym
{
T 56700 43900 5 10 0 0 270 0 1
device=RESISTOR
T 56100 43700 5 10 1 1 270 0 1
refdes=R9
T 56100 44200 5 10 1 1 270 0 1
value=10k
}
N 56400 43300 56400 42900 4
N 56400 45500 56400 44200 4
N 53500 39700 54500 39700 4
N 54500 39700 54500 44900 4
N 54500 44900 56400 44900 4
{
T 54500 44900 5 10 1 1 0 0 1
netname=Vres
}
C 57300 43300 1 90 0 capacitor-1.sym
{
T 56600 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 57300 43900 5 10 1 1 90 0 1
refdes=C1
T 56400 43500 5 10 0 0 90 0 1
symversion=0.1
T 57300 43300 5 10 1 1 90 0 1
value=1n
}
N 57100 44200 57100 44900 4
N 56400 44900 57700 44900 4
N 57100 43300 57100 43100 4
N 57100 43100 56400 43100 4
C 57700 44800 1 0 0 resistor-1.sym
{
T 58000 45200 5 10 0 0 0 0 1
device=RESISTOR
T 58200 44600 5 10 1 1 0 0 1
refdes=R7
T 57700 44600 5 10 1 1 0 0 1
value=1k
}
N 58600 44900 60000 44900 4
C 59700 43700 1 0 0 vpulse-1.sym
{
T 60400 44350 5 10 1 1 0 0 1
refdes=V2
T 60400 44550 5 10 0 0 0 0 1
device=vpulse
T 60400 44750 5 10 0 0 0 0 1
footprint=none
T 60400 44150 5 10 1 1 0 0 1
value=pulse -1 1 10n 10n 10n 1u 2u
}
C 59900 43100 1 0 0 gnd-1.sym
N 60000 43400 60000 43700 4
N 50000 39500 52500 39500 4
{
T 50000 39500 5 10 1 1 0 0 1
netname=Vfb
}
C 57000 39100 1 270 0 ina126.sym
{
T 58400 37500 5 10 0 1 270 0 1
value=INA126
T 58100 37800 5 10 0 1 270 0 1
value=INA126
T 58300 37900 5 10 1 1 270 0 1
value=INA126
T 58100 37900 5 10 1 1 270 0 1
refdes=X2
T 57000 39100 5 10 1 0 0 0 1
model-name=INA126
}
N 58400 38300 59500 38300 4
{
T 59000 38300 5 10 1 1 0 0 1
netname=vp
}
N 57000 38300 56000 38300 4
{
T 56300 38300 5 10 1 1 0 0 1
netname=vm
}
C 57300 39900 1 0 0 resistor-1.sym
{
T 57600 40300 5 10 0 0 0 0 1
device=RESISTOR
T 57500 40200 5 10 1 1 0 0 1
refdes=R11
T 57300 39900 5 10 1 0 0 0 1
value=5.3k
}
N 57500 39100 57500 40000 4
N 57500 40000 57300 40000 4
N 57900 39100 57900 40000 4
N 57900 40000 58200 40000 4
N 57300 39100 57300 39500 4
N 57300 39500 56000 39500 4
{
T 56400 39500 5 10 1 1 0 0 1
netname=Vres
}
N 58100 39100 58100 39500 4
N 58100 39500 59200 39500 4
{
T 58300 39500 5 10 1 1 0 0 1
netname=Vint02
}
N 57200 37900 56500 37900 4
N 56500 37900 56500 37500 4
C 56400 37200 1 0 0 gnd-1.sym
N 57700 37400 57700 36000 4
{
T 57800 36700 5 10 1 1 0 0 1
netname=Iout
}
C 57800 35100 1 90 0 resistor-1.sym
{
T 57400 35400 5 10 0 0 90 0 1
device=RESISTOR
T 57500 35300 5 10 1 1 90 0 1
refdes=R13
T 58000 35100 5 10 1 0 90 0 1
value=5.3k
}
N 57700 35100 57700 34500 4
C 57600 34200 1 0 0 gnd-1.sym
C 40000 50100 1 0 0 spice-model-1.sym
{
T 40100 50800 5 10 0 1 0 0 1
device=model
T 40100 50700 5 10 1 1 0 0 1
refdes=A4
T 41300 50400 5 10 1 1 0 0 1
model-name=INA126
T 40500 50200 5 10 1 1 0 0 1
file=../models/INA126.LIB
}
N 49100 36000 48800 36000 4
N 54400 36500 57700 36500 4
C 49000 45500 1 0 0 opa551.sym
{
T 50600 47200 5 10 1 1 0 0 1
refdes=X1
T 50600 46900 5 10 1 1 0 0 1
value=OPA551
T 49000 45500 5 10 1 1 0 0 1
model-name=OPA551
}
C 40000 53100 1 0 0 spice-model-1.sym
{
T 40100 53800 5 10 0 1 0 0 1
device=model
T 40100 53700 5 10 1 1 0 0 1
refdes=A1
T 41300 53400 5 10 1 1 0 0 1
model-name=OPA551
T 40500 53200 5 10 1 1 0 0 1
file=../models/OPA551.LIB
}
N 51500 46400 56400 46400 4
{
T 53200 46500 5 10 1 1 0 0 1
netname=Vint02
}
C 50800 45700 1 270 0 resistor-1.sym
{
T 51200 45400 5 10 0 0 270 0 1
device=RESISTOR
T 50600 45200 5 10 1 1 270 0 1
refdes=R4
T 50600 45700 5 10 1 1 270 0 1
value=120k
}
N 50900 45700 50900 46100 4
C 50800 44300 1 0 0 gnd-1.sym
N 50900 44600 50900 44800 4
C 56300 46400 1 270 0 resistor-1.sym
{
T 56700 46100 5 10 0 0 270 0 1
device=RESISTOR
T 56100 45900 5 10 1 1 270 0 1
refdes=R2
T 56100 46400 5 10 1 1 270 0 1
value=10
}
C 49900 37900 1 0 0 gnd-1.sym
N 50000 38200 50000 38400 4
C 50600 35000 1 180 0 resistor-1.sym
{
T 50300 34600 5 10 0 0 180 0 1
device=RESISTOR
T 50100 35200 5 10 1 1 180 0 1
refdes=R14
T 50600 35200 5 10 1 1 180 0 1
value=410
}
N 50600 34900 54400 34900 4
N 49700 34900 49100 34900 4
N 49100 34900 49100 36000 4
C 49900 39300 1 270 0 resistor-1.sym
{
T 50300 39000 5 10 0 0 270 0 1
device=RESISTOR
T 49700 38800 5 10 1 1 270 0 1
refdes=R12
T 49700 39300 5 10 1 1 270 0 1
value=410
}
N 50000 39300 50000 39500 4
N 54400 34900 54400 36500 4
