{"componentChunkName":"component---src-templates-post-jsx","path":"/4-6. Exceptions/","result":{"data":{"site":{"siteMetadata":{"title":"minjun.blog"}},"markdownRemark":{"id":"b3fc2b84-3be0-5b73-a339-cd42ef995cfc","excerpt":"contents: 0-1. CA Intro Code scheduling There are three types of critical dependencies Read after write Write after read Write after write If two instructions have one of the above dependencies, the …","html":"<p>contents: <a href=\"/0-1.%20CA%20Intro\" data-wiki-link=\"true\">0-1. CA Intro</a></p>\n<h2>Code scheduling</h2>\n<p>There are three types of critical dependencies</p>\n<ul>\n<li>\n<p>Read after write</p>\n</li>\n<li>\n<p>Write after read</p>\n</li>\n<li>\n<p>Write after write</p>\n</li>\n</ul>\n<p>If two instructions have one of the above dependencies,<br></p>\n<p><strong>the execution order these two instructions must be maintained</strong></p>\n<h2>Exceptions</h2>\n<h3>Exceptions VS Interrupts in MIPS</h3>\n<ul>\n<li>\n<p>Exception: arises within the CPU (internally)</p>\n</li>\n<li>\n<p>Interrupt: from an external I/O controller (externally)</p>\n</li>\n</ul>\n<table>\n<thead>\n<tr>\n<th>Type of event</th>\n<th>From where</th>\n<th>MIPS terminology</th>\n</tr>\n</thead>\n<tbody>\n<tr>\n<td>I/O device reques</td>\n<td>External</td>\n<td>Interrupt</td>\n</tr>\n<tr>\n<td>Invoke OS from a user program</td>\n<td>Internal</td>\n<td>Exception</td>\n</tr>\n<tr>\n<td>Arithmetic overflow</td>\n<td>Exception</td>\n<td>Exception</td>\n</tr>\n<tr>\n<td>Using an undefined instruction</td>\n<td>Internal</td>\n<td>Exception</td>\n</tr>\n<tr>\n<td>HW malfunctions</td>\n<td>Either</td>\n<td>Exception or interrupt</td>\n</tr>\n</tbody>\n</table>\n<br>\n<h3>How to handle</h3>\n<ul>\n<li>Step 1: Save the address of the offending instruction in the EPC (Exception Program Counter)</li>\n</ul>\n<p>    - EPC is a 32-bit register</p>\n<ul>\n<li>Step 2: Save the reason for the exception in the Cause register</li>\n</ul>\n<p>    - Cause is a 32-bit register (some bits are unused)</p>\n<ul>\n<li>Step 3: Jump to the exception handler corresponds to the cause</li>\n</ul>\n<p>    - The handler address for undefined opcode: <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mn>8000</mn><mtext>  </mtext><mn>000</mn><msub><mn>0</mn><mrow><mi>h</mi><mi>e</mi><mi>x</mi></mrow></msub></mrow><annotation encoding=\"application/x-tex\">8000\\;0000_{hex}</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.7944em;vertical-align:-0.15em;\"></span><span class=\"mord\">8000</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mord\">000</span><span class=\"mord\"><span class=\"mord\">0</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.3361em;\"><span style=\"top:-2.55em;margin-left:0em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathnormal mtight\">h</span><span class=\"mord mathnormal mtight\">e</span><span class=\"mord mathnormal mtight\">x</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span></span></span></span></span></p>\n<p>    - Overflow: <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mn>8000</mn><mtext>  </mtext><mn>018</mn><msub><mn>0</mn><mrow><mi>h</mi><mi>e</mi><mi>x</mi></mrow></msub></mrow><annotation encoding=\"application/x-tex\">8000\\;0180_{hex}</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.7944em;vertical-align:-0.15em;\"></span><span class=\"mord\">8000</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mord\">018</span><span class=\"mord\"><span class=\"mord\">0</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.3361em;\"><span style=\"top:-2.55em;margin-left:0em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathnormal mtight\">h</span><span class=\"mord mathnormal mtight\">e</span><span class=\"mord mathnormal mtight\">x</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span></span></span></span></span></p>\n<p>    - But sometimes without saving the reason for the exception, it jumps to the exception handler</p>\n<ul>\n<li>Step 4: Do actions</li>\n</ul>\n<p>    - Read the cause and determine the action required</p>\n<p>    - If recoverable, take a corrective action and use EPC to return to a program</p>\n<p>    - Otherwise, terminate the program and report error using EPC, cause, ...\n<img src=\"/attachments/01%209.jpg\" alt=\"01 9.jpg\"></p>\n<br>\n<h3>Exceptions according to the stage</h3>\n<p>Exceptions can occur in any stage (except WB)</p>\n<ul>\n<li>IF: Invalid memory access (memory fault)</li>\n</ul>\n<p>    - e.g., when PC holds an invalid memory address value</p>\n<ul>\n<li>ID: Undefined instruction</li>\n</ul>\n<p>    - e.g., <code class=\"language-text\">abc $t0, $t1, $t2</code></p>\n<ul>\n<li>EX: Overflow</li>\n</ul>\n<p>    - e.g., when we use add, addi, and sub instructions</p>\n<ul>\n<li>MEM: Invalid memory access (memory fault)</li>\n</ul>\n<p>    - e.g., when a computed target memory address is abnormal</p>\n<p>Regardless of the stage, the cause of exceptions is stored in the Cause register<br></p>\n<p>Then, guess which instruction caused the exception based on the cause</p>\n<br>\n<h3>Multiple exceptions</h3>\n<p>Multiple instructions are executed in different stages at the same time, which means multiple exceptions can occur in the same clock cycle.</p>\n<h4>How to prioritize multiple exceptions?</h4>\n<ul>\n<li>\n<p>In MIPS, earliest instruction first</p>\n</li>\n<li>\n<p>Flush subsequent instructions</p>\n</li>\n</ul>","frontmatter":{"title":"Exceptions","date":"2024년 08월 20일 12:08","updated":"2025년 07월 10일 15:07","tags":["컴퓨터구조","study"],"series":null},"fields":{"slug":"/4-6. Exceptions/","readingTime":{"minutes":2.145}}},"seriesList":{"edges":[{"node":{"id":"42bf5959-adba-55bb-a6ed-6347a22b7298","fields":{"slug":"/nuxt-katex/"},"frontmatter":{"title":"Nuxt content에 Mathtype 사용하기"}}},{"node":{"id":"7fc729dc-de56-5f85-a363-123afedc0e55","fields":{"slug":"/ZeroPage_지금그때_2022/"},"frontmatter":{"title":"2022 ZeroPage 지금그때"}}},{"node":{"id":"f8f7470f-000c-592f-9791-14400e103d5a","fields":{"slug":"/readme/"},"frontmatter":{"title":"README"}}},{"node":{"id":"d5272324-e922-5bdd-a8c3-90c1acb79b2f","fields":{"slug":"/why-obsidian/"},"frontmatter":{"title":"기존 블로그 대신 Obsidian을 택한 이유"}}},{"node":{"id":"4104488d-e257-5e42-896e-87f41761a795","fields":{"slug":"/0-1. CA Intro/"},"frontmatter":{"title":"Computer Architecture Intro"}}},{"node":{"id":"30fcde9e-20bd-5555-9560-ca0136d7d30f","fields":{"slug":"/0-2. CA Overview/"},"frontmatter":{"title":"CA Overview"}}},{"node":{"id":"6ce32435-2247-5f01-b7ae-30c6a72bdb9e","fields":{"slug":"/1-1. Defining Performance/"},"frontmatter":{"title":"Defining Performance"}}},{"node":{"id":"a9a2aee1-bbfd-5d10-984d-8ccc1473c416","fields":{"slug":"/1-2. Measuring Performance/"},"frontmatter":{"title":"Measuring Performance"}}},{"node":{"id":"62397c00-742b-5787-91b0-ac2bf4f89c1b","fields":{"slug":"/2-1. Designing principles 1~3 of MIPS ISA/"},"frontmatter":{"title":"Design principles 1~3 of MIPS ISA"}}},{"node":{"id":"4af0bcf6-9fee-5cf3-b1c9-b7b5835d8770","fields":{"slug":"/2-2. Design principles 4 of MIPS ISA/"},"frontmatter":{"title":"Design principles 4 of MIPS ISA"}}},{"node":{"id":"a5f532e7-7d9b-5055-b14a-aaed0a9db9d2","fields":{"slug":"/2-3. Representing Instructions in computer/"},"frontmatter":{"title":"Representing Instructions in computer"}}},{"node":{"id":"d9e769a8-0177-562e-a139-894ce27dcce6","fields":{"slug":"/2-4. Supporting procedures in computer HW/"},"frontmatter":{"title":"Supporting procedures in computer HW"}}},{"node":{"id":"739cb579-ef60-52a7-a84f-443e55d9fbd1","fields":{"slug":"/2-5. MIPS memory allocation & addressing/"},"frontmatter":{"title":"MIPS memory allocation & addressing"}}},{"node":{"id":"d87f2a2c-3c02-5edc-a6b6-e3433578add0","fields":{"slug":"/3-1. Addition and Subtraction/"},"frontmatter":{"title":"Addition and Subtraction"}}},{"node":{"id":"ebbf8c5b-a2bd-5064-a19f-6bdc33c974a4","fields":{"slug":"/3-2. Multiplication/"},"frontmatter":{"title":"Multiplication"}}},{"node":{"id":"b56fb71a-95a2-517d-9081-511b86a2f657","fields":{"slug":"/3-3. Division/"},"frontmatter":{"title":"Division"}}},{"node":{"id":"b937d69d-1c63-5872-b7ac-2b1fb0042cc4","fields":{"slug":"/4-1. Processor Overview/"},"frontmatter":{"title":"Processor Overview"}}},{"node":{"id":"ed6e43e5-a2df-59f6-be3d-c464f14c0530","fields":{"slug":"/4-2. Controlling a datapath/"},"frontmatter":{"title":"Controlling a datapath"}}},{"node":{"id":"e534d64c-5713-536b-8872-8333d169670a","fields":{"slug":"/4-3. A single-cycle datapath/"},"frontmatter":{"title":"A single-cycle datapath"}}},{"node":{"id":"a6701aa1-cb00-5e8e-b3d6-c536fab41e8b","fields":{"slug":"/4-4. Pipelining overview/"},"frontmatter":{"title":"Pipelining overview"}}},{"node":{"id":"1fcf23d9-0d39-57a9-aad6-d5354378e3e2","fields":{"slug":"/4-5. Handling hazards/"},"frontmatter":{"title":"Handling hazards"}}},{"node":{"id":"b3fc2b84-3be0-5b73-a339-cd42ef995cfc","fields":{"slug":"/4-6. Exceptions/"},"frontmatter":{"title":"Exceptions"}}},{"node":{"id":"579ead23-f5d4-5b7b-9a0f-125b86fd6678","fields":{"slug":"/5-1. Cache overview/"},"frontmatter":{"title":"Cache overview"}}},{"node":{"id":"54b7e29f-b59a-5f90-a9f7-a097eb9d71da","fields":{"slug":"/5-2. Improving cache performance/"},"frontmatter":{"title":"Improving cache performance"}}},{"node":{"id":"449ab907-aecb-5a4a-a143-ba9fe16f212b","fields":{"slug":"/5-3. Virtual memory Part 1/"},"frontmatter":{"title":"Virtual memory Part 1"}}},{"node":{"id":"f757510a-442a-55e1-a52e-52bea333756d","fields":{"slug":"/5-4. Virtual memory Part 2/"},"frontmatter":{"title":"Virtual memory Part 2"}}},{"node":{"id":"b67fe3d6-c0bd-51a6-a205-771b3f728a7d","fields":{"slug":"/interesting topic among sigchi 2024/"},"frontmatter":{"title":"sigchi 2024 관심 주제"}}},{"node":{"id":"56ad90a2-6eb5-5ba6-9785-36a854dc09c1","fields":{"slug":"/Respiratory Sound Database 유효성 분석/"},"frontmatter":{"title":"Respiratory Sound Database 유효성 분석"}}},{"node":{"id":"92c89d1b-e219-5dd0-af89-a3e7b13b5697","fields":{"slug":"/우아한테크코스_7기_BE_프리코스_1주차_회고/"},"frontmatter":{"title":"우아한테크코스 7기 BE 프리코스 1주차 회고"}}},{"node":{"id":"c9026e49-4fc7-552d-9335-15b0e60c5753","fields":{"slug":"/우아한테크코스_7기_BE_프리코스_2주차_회고/"},"frontmatter":{"title":"우아한테크코스 7기 BE 프리코스 2주차 회고"}}},{"node":{"id":"9f4f37ab-c5ad-5670-9f13-227e12f0ec1e","fields":{"slug":"/우아한테크코스_7기_BE_프리코스_3주차_회고/"},"frontmatter":{"title":"우아한테크코스 7기 BE 프리코스 3주차 회고"}}},{"node":{"id":"455b72bd-1d68-5108-bc7a-c929a02cea02","fields":{"slug":"/우아한테크코스_7기_BE_프리코스_4주차_회고/"},"frontmatter":{"title":"우아한테크코스 7기 BE 프리코스 4주차 회고"}}},{"node":{"id":"a20dad6a-f970-5208-83a9-7d6df1d9a35a","fields":{"slug":"/mobile spirometry 관련 자료/"},"frontmatter":{"title":"mobile spirometry 관련 논문"}}},{"node":{"id":"d49afac2-bf1e-5cc6-87f3-d722d867bcd4","fields":{"slug":"/스마트기기 내장 마이크기반 폐질환 진단기기 개발/"},"frontmatter":{"title":"논문 요약 - 스마트기기 내장 마이크기반 폐질환 진단기기 개발"}}},{"node":{"id":"f9ec4dcc-5e06-5216-a094-b4504c8d8028","fields":{"slug":"/spirosmart/"},"frontmatter":{"title":"논문 요약 - SpiroSmart: Using a Microphone to Measure\rLung Function on a Mobile Phone"}}},{"node":{"id":"05a766d5-0438-59c4-b291-59f60607988b","fields":{"slug":"/20241122_미팅내용정리/"},"frontmatter":{"title":"11/22 폐음연구 관련 미팅 내용 정리"}}},{"node":{"id":"a3f641d2-fd6a-5e57-bc47-29eaf0b499e3","fields":{"slug":"/ZeroPage_지금그때_2024/"},"frontmatter":{"title":"2024 ZeroPage 지금그때"}}},{"node":{"id":"0c07dd55-12a1-5d8c-9e6c-c8f4d40453b3","fields":{"slug":"/폐기능검사_지침_요약/"},"frontmatter":{"title":"폐음연구 - 폐기능검사 지침 요약"}}},{"node":{"id":"398c98b1-0496-536e-aeb5-088f063ab920","fields":{"slug":"/20241220_분당서울대병원_참관/"},"frontmatter":{"title":"12/20 분당서울대병원 폐기능 검사실 참관"}}},{"node":{"id":"ae45b7bc-f495-577f-a7e1-071a99f82620","fields":{"slug":"/우테코 git/"},"frontmatter":{"title":"우아한테크코스 GitHub"}}},{"node":{"id":"85dc5324-9611-5ff8-a0f1-bf6a22eb4335","fields":{"slug":"/daily_easy_english_expression_summary/"},"frontmatter":{"title":"Daily Easy English Expression"}}},{"node":{"id":"3eb58153-afe0-5d52-a81f-2cb59b028f11","fields":{"slug":"/우아한테크코스 레벨1 고민거리와 자료들/"},"frontmatter":{"title":"우아한테크코스 레벨1 고민거리와 자료들"}}},{"node":{"id":"ea3c6223-2692-5c98-bb92-e2dc93e551c1","fields":{"slug":"/우아한테크코스_7기_BE_레벨1_회고/"},"frontmatter":{"title":"우아한테크코스 7기 BE 레벨1 회고"}}},{"node":{"id":"5122772d-9cec-51cd-966a-66a9d1bb4c2d","fields":{"slug":"/spring-mvc-dispatcherservlet/"},"frontmatter":{"title":"Understanding DispatcherServlet in Spring MVC"}}},{"node":{"id":"0eaf5ac6-8b17-54cf-8c8a-b5e9cd31368b","fields":{"slug":"/how-spring-injects-httpsession/"},"frontmatter":{"title":"How Spring Injects HttpSession"}}},{"node":{"id":"e971a6f2-daaa-5ed1-a9aa-f99c52972162","fields":{"slug":"/우아한테크코스_7기_BE_레벨2_회고/"},"frontmatter":{"title":"우아한테크코스 7기 BE 레벨2 회고"}}}]},"previous":{"fields":{"slug":"/4-5. Handling hazards/"},"frontmatter":{"title":"Handling hazards"}},"next":{"fields":{"slug":"/5-1. Cache overview/"},"frontmatter":{"title":"Cache overview"}}},"pageContext":{"id":"b3fc2b84-3be0-5b73-a339-cd42ef995cfc","series":null,"previousPostId":"1fcf23d9-0d39-57a9-aad6-d5354378e3e2","nextPostId":"579ead23-f5d4-5b7b-9a0f-125b86fd6678"}},"staticQueryHashes":[],"slicesMap":{}}