

================================================================
== Vitis HLS Report for 'backward_1_Pipeline_VITIS_LOOP_50_1'
================================================================
* Date:           Mon Dec 26 02:54:37 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.585 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.380 us|  0.380 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_1  |       74|       74|        12|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     15|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     126|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     126|     78|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_23_fu_81_p2                     |         +|   0|  0|   7|           7|           1|
    |icmp_ln50_fu_75_p2                |      icmp|   0|  0|   4|           7|           8|
    |ap_block_pp0_stage0_00001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  15|          17|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_22    |   9|          2|    7|         14|
    |i_fu_40                  |   9|          2|    7|         14|
    |mid1_i_i_blk_n           |   9|          2|    1|          2|
    |out_grad_x1_blk_n        |   9|          2|    1|          2|
    |out_grad_x2_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_i_reg_135                      |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_40                            |   7|   0|    7|          0|
    |out_grad_x1_read_reg_115           |  32|   0|   32|          0|
    |out_grad_x2_read_reg_120           |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 126|   0|  126|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_598_p_din0    |  out|   32|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_598_p_din1    |  out|   32|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_598_p_opcode  |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_598_p_dout0   |   in|   32|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_598_p_ce      |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_50_1|  return value|
|out_grad_x1_dout     |   in|   32|     ap_fifo|                          out_grad_x1|       pointer|
|out_grad_x1_empty_n  |   in|    1|     ap_fifo|                          out_grad_x1|       pointer|
|out_grad_x1_read     |  out|    1|     ap_fifo|                          out_grad_x1|       pointer|
|out_grad_x2_dout     |   in|   32|     ap_fifo|                          out_grad_x2|       pointer|
|out_grad_x2_empty_n  |   in|    1|     ap_fifo|                          out_grad_x2|       pointer|
|out_grad_x2_read     |  out|    1|     ap_fifo|                          out_grad_x2|       pointer|
|mid1_i_i_din         |  out|   32|     ap_fifo|                             mid1_i_i|       pointer|
|mid1_i_i_full_n      |   in|    1|     ap_fifo|                             mid1_i_i|       pointer|
|mid1_i_i_write       |  out|    1|     ap_fifo|                             mid1_i_i|       pointer|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

