design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/lucah/gfmpw1-multi/openlane/wrapped_qcpu,wrapped_qcpu,25_07_23_18_11,flow completed,0h13m19s0ms,0h10m22s0ms,13797.101449275362,1.38,5518.840579710145,48.31,-1,594.54,7373,0,0,0,0,0,0,4,0,0,0,-1,-1,309580,47122,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,486801989.0,0.0,37.29,41.63,3.7,-1,27.69,4436,5573,266,1369,0,0,0,4778,104,5,182,158,848,331,114,1160,591,590,45,4949,2350,2591,7016,7616,24522,318940.60800000007,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,17.0,58.8235294117647,16,1,40,153.18,153.6,0.3,1,4,0.65,1,gf180mcu_as_sc_mcu7t3v3,AREA 0
