

================================================================
== Vivado HLS Report for 'shuffle_96_p'
================================================================
* Date:           Thu Dec 13 17:50:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16513|  16513|  16513|  16513|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  16512|  16512|        86|          -|          -|   192|    no    |
        | + Loop 1.1      |     84|     84|        14|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |     12|     12|         2|          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (4)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:834
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (6)  [1/1] 0.00ns
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_14, %.loopexit.loopexit ]

ST_2: tmp_79 (7)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:834
.loopexit:1  %tmp_79 = trunc i8 %co to i1

ST_2: exitcond2 (8)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:834
.loopexit:2  %exitcond2 = icmp eq i8 %co, -64

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_2: co_14 (10)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:834
.loopexit:4  %co_14 = add i8 1, %co

ST_2: StgValue_12 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:834
.loopexit:5  br i1 %exitcond2, label %5, label %.preheader3.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:834
.preheader3.preheader:0  %tmp = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:834
.preheader3.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp, i3 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:834
.preheader3.preheader:2  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_196 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:834
.preheader3.preheader:3  %tmp_196 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp, i1 false)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader3.preheader:4  %p_shl3_cast = zext i8 %tmp_196 to i11

ST_2: tmp_197 (18)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader3.preheader:5  %tmp_197 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_274_cast (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader3.preheader:6  %tmp_274_cast = sext i11 %tmp_197 to i12

ST_2: tmp_198 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:834
.preheader3.preheader:7  %tmp_198 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %co, i3 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:834
.preheader3.preheader:8  %p_shl_cast = zext i11 %tmp_198 to i12

ST_2: tmp_199 (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:834
.preheader3.preheader:9  %tmp_199 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %co, i1 false)

ST_2: p_shl1_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader3.preheader:10  %p_shl1_cast = zext i9 %tmp_199 to i12

ST_2: tmp_200 (24)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader3.preheader:11  %tmp_200 = sub i12 %p_shl_cast, %p_shl1_cast

ST_2: tmp_277_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader3.preheader:12  %tmp_277_cast = sext i12 %tmp_200 to i13

ST_2: StgValue_26 (26)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:835
.preheader3.preheader:13  br label %.preheader3

ST_2: StgValue_27 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:842
:0  ret void


 <State 3>: 4.67ns
ST_3: h (28)  [1/1] 0.00ns
.preheader3:0  %h = phi i3 [ 0, %.preheader3.preheader ], [ %h_14, %.preheader3.loopexit ]

ST_3: exitcond1 (29)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:835
.preheader3:1  %exitcond1 = icmp eq i3 %h, -2

ST_3: empty_59 (30)  [1/1] 0.00ns
.preheader3:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_3: h_14 (31)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:835
.preheader3:3  %h_14 = add i3 %h, 1

ST_3: StgValue_32 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:835
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast9 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:0  %tmp_cast9 = zext i3 %h to i13

ST_3: tmp_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:1  %tmp_cast = zext i3 %h to i12

ST_3: tmp_201 (36)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:2  %tmp_201 = add i12 %tmp_cast, %tmp_274_cast

ST_3: tmp_80 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:3  %tmp_80 = trunc i12 %tmp_201 to i10

ST_3: p_shl6_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:4  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_80, i3 0)

ST_3: p_shl7_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:5  %p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_201, i1 false)

ST_3: tmp_202 (40)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:6  %tmp_202 = sub i13 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_203 (41)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:7  %tmp_203 = add i13 %tmp_cast9, %tmp_277_cast

ST_3: tmp_81 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:8  %tmp_81 = trunc i13 %tmp_203 to i11

ST_3: p_shl4_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:9  %p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_81, i3 0)

ST_3: p_shl5_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:10  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_203, i1 false)

ST_3: tmp_204 (45)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:837
.preheader.preheader:11  %tmp_204 = sub i14 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_45 (46)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:836
.preheader.preheader:12  br label %.preheader

ST_3: StgValue_46 (77)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.59ns
ST_4: w (48)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_14, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (49)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:836
.preheader:1  %exitcond = icmp eq i3 %w, -2

ST_4: empty_60 (50)  [1/1] 0.00ns
.preheader:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_4: w_14 (51)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:836
.preheader:3  %w_14 = add i3 %w, 1

ST_4: StgValue_51 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:836
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_4: tmp_74_cast8 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
:0  %tmp_74_cast8 = zext i3 %w to i14

ST_4: tmp_74_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
:1  %tmp_74_cast = zext i3 %w to i13

ST_4: tmp_205 (56)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:837
:2  %tmp_205 = add i13 %tmp_202, %tmp_74_cast

ST_4: tmp_286_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
:3  %tmp_286_cast = zext i13 %tmp_205 to i64

ST_4: left_addr (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
:4  %left_addr = getelementptr [3456 x float]* %left_r, i64 0, i64 %tmp_286_cast

ST_4: tmp_206 (59)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:837
:5  %tmp_206 = add i14 %tmp_204, %tmp_74_cast8

ST_4: tmp_287_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
:6  %tmp_287_cast = zext i14 %tmp_206 to i64

ST_4: output_addr (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
:7  %output_addr = getelementptr [6912 x float]* %output_r, i64 0, i64 %tmp_287_cast

ST_4: buffer1_1_96_4x4_p_a (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:838
:8  %buffer1_1_96_4x4_p_a = getelementptr [3456 x float]* @buffer1_1_96_4x4_p, i64 0, i64 %tmp_286_cast

ST_4: StgValue_61 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
:9  br i1 %tmp_79, label %3, label %2

ST_4: left_load (65)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:837
:0  %left_load = load float* %left_addr, align 4

ST_4: buffer1_1_96_4x4_p_l (68)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:838
:0  %buffer1_1_96_4x4_p_l = load float* %buffer1_1_96_4x4_p_a, align 4

ST_4: StgValue_64 (75)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 8.10ns
ST_5: left_load (65)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:837
:0  %left_load = load float* %left_addr, align 4

ST_5: StgValue_66 (66)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:837
:1  br label %4

ST_5: buffer1_1_96_4x4_p_l (68)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:838
:0  %buffer1_1_96_4x4_p_l = load float* %buffer1_1_96_4x4_p_a, align 4

ST_5: StgValue_68 (69)  [1/1] 1.59ns
:1  br label %4

ST_5: storemerge (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:837
:0  %storemerge = phi float [ %left_load, %2 ], [ %buffer1_1_96_4x4_p_l, %3 ]

ST_5: StgValue_70 (72)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:838
:1  store float %storemerge, float* %output_addr, align 4

ST_5: StgValue_71 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:836
:2  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:834) [6]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:834) [6]  (0 ns)
	'icmp' operation ('exitcond2', acceleartor_hls_padding/components.cpp:834) [8]  (2.91 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:835) [28]  (0 ns)
	'add' operation ('tmp_203', acceleartor_hls_padding/components.cpp:837) [41]  (2.33 ns)
	'sub' operation ('tmp_204', acceleartor_hls_padding/components.cpp:837) [45]  (2.34 ns)

 <State 4>: 5.59ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:836) [48]  (0 ns)
	'add' operation ('tmp_205', acceleartor_hls_padding/components.cpp:837) [56]  (2.34 ns)
	'getelementptr' operation ('left_addr', acceleartor_hls_padding/components.cpp:837) [58]  (0 ns)
	'load' operation ('left_load', acceleartor_hls_padding/components.cpp:837) on array 'left_r' [65]  (3.25 ns)

 <State 5>: 8.1ns
The critical path consists of the following:
	'load' operation ('left_load', acceleartor_hls_padding/components.cpp:837) on array 'left_r' [65]  (3.25 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:837) with incoming values : ('left_load', acceleartor_hls_padding/components.cpp:837) ('buffer1_1_96_4x4_p_l', acceleartor_hls_padding/components.cpp:838) [71]  (1.59 ns)
	'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:837) with incoming values : ('left_load', acceleartor_hls_padding/components.cpp:837) ('buffer1_1_96_4x4_p_l', acceleartor_hls_padding/components.cpp:838) [71]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:838) of variable 'storemerge', acceleartor_hls_padding/components.cpp:837 on array 'output_r' [72]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
