// Seed: 3690415554
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  tri  id_2,
    output tri1 id_3,
    output tri0 id_4
);
  tri0 id_6;
  module_0 modCall_1 ();
  assign id_4 = id_6;
  assign id_3 = 1'd0 == id_1;
endmodule
module module_0 (
    input wand id_0,
    output tri id_1,
    input supply0 id_2,
    output tri id_3,
    input wor id_4,
    output tri id_5
);
  id_7 :
  assert property (@(negedge module_2) 1 | id_2)
  else $display;
  wire id_8;
  wand id_9 = 1;
  module_0 modCall_1 ();
  assign id_5 = 1'b0;
endmodule
