Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep 21 11:12:01 2024
| Host         : LAPTOP-ARIBH9A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file key_led_timing_summary_routed.rpt -pb key_led_timing_summary_routed.pb -rpx key_led_timing_summary_routed.rpx -warn_on_violation
| Design       : key_led
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.984        0.000                      0                   28        0.287        0.000                      0                   28        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            14.984        0.000                      0                   28        0.287        0.000                      0                   28        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.984ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 2.070ns (40.879%)  route 2.994ns (59.121%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    cnt_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    cnt_reg[16]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.295    cnt_reg[20]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.514 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.514    cnt_reg[24]_i_1_n_7
    SLICE_X42Y58         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                 14.984    

Slack (MET) :             14.997ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 2.057ns (40.727%)  route 2.994ns (59.273%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    cnt_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    cnt_reg[16]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.501 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.501    cnt_reg[20]_i_1_n_6
    SLICE_X42Y57         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                 14.997    

Slack (MET) :             15.005ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 2.049ns (40.633%)  route 2.994ns (59.367%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    cnt_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    cnt_reg[16]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.493 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.493    cnt_reg[20]_i_1_n_4
    SLICE_X42Y57         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                 15.005    

Slack (MET) :             15.081ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.973ns (39.725%)  route 2.994ns (60.275%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    cnt_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    cnt_reg[16]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.417 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.417    cnt_reg[20]_i_1_n_5
    SLICE_X42Y57         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                 15.081    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.953ns (39.481%)  route 2.994ns (60.519%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    cnt_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    cnt_reg[16]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.397 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.397    cnt_reg[20]_i_1_n_7
    SLICE_X42Y57         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.115ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 1.940ns (39.321%)  route 2.994ns (60.679%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    cnt_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.384 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.384    cnt_reg[16]_i_1_n_6
    SLICE_X42Y56         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.932ns (39.223%)  route 2.994ns (60.777%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    cnt_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.376 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.376    cnt_reg[16]_i_1_n_4
    SLICE_X42Y56         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 15.123    

Slack (MET) :             15.199ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.856ns (38.270%)  route 2.994ns (61.730%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    cnt_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.300 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.300    cnt_reg[16]_i_1_n_5
    SLICE_X42Y56         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 15.199    

Slack (MET) :             15.219ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.836ns (38.015%)  route 2.994ns (61.985%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    cnt_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.280 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.280    cnt_reg[16]_i_1_n_7
    SLICE_X42Y56         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                 15.219    

Slack (MET) :             15.232ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.823ns (37.848%)  route 2.994ns (62.152%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.807     6.775    cnt_reg[7]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.899 f  led_flag_i_3/O
                         net (fo=2, routed)           0.929     7.828    led_flag_i_3_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.952 f  cnt[0]_i_8/O
                         net (fo=25, routed)          1.257     9.210    cnt[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.334    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.710 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    cnt_reg[0]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.827    cnt_reg[4]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    cnt_reg[8]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.267 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[12]_i_1_n_6
    SLICE_X42Y55         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                 15.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[19]/Q
                         net (fo=3, routed)           0.148     1.852    cnt_reg[19]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.897    cnt[16]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.961 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.961    cnt_reg[16]_i_1_n_4
    SLICE_X42Y56         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.541    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.148     1.853    cnt_reg[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.898 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.898    cnt[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.962 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    cnt_reg[0]_i_1_n_4
    SLICE_X42Y52         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.134     1.675    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[11]/Q
                         net (fo=3, routed)           0.149     1.854    cnt_reg[11]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.899    cnt[8]_i_2_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.963 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.963    cnt_reg[8]_i_1_n_4
    SLICE_X42Y54         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.149     1.854    cnt_reg[7]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.899    cnt[4]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.963 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.963    cnt_reg[4]_i_1_n_4
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y53         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.159     1.864    cnt_reg[15]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.909    cnt[12]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.973 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    cnt_reg[12]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[8]/Q
                         net (fo=2, routed)           0.174     1.878    cnt_reg[8]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     1.923    cnt[8]_i_5_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.993 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.993    cnt_reg[8]_i_1_n_7
    SLICE_X42Y54         FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.175     1.880    cnt_reg[4]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.925    cnt[4]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.995 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    cnt_reg[4]_i_1_n_7
    SLICE_X42Y53         FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y53         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  cnt_reg[20]/Q
                         net (fo=3, routed)           0.175     1.879    cnt_reg[20]
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.924 r  cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     1.924    cnt[20]_i_5_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.994 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.994    cnt_reg[20]_i_1_n_7
    SLICE_X42Y57         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.134     1.673    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.649%)  route 0.185ns (40.351%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  cnt_reg[23]/Q
                         net (fo=27, routed)          0.185     1.888    cnt_reg[23]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.933    cnt[20]_i_2_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.997 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.997    cnt_reg[20]_i_1_n_4
    SLICE_X42Y57         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.134     1.673    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 led_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  led_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  led_flag_reg/Q
                         net (fo=3, routed)           0.231     1.913    led_flag_reg_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.958 r  led_flag_i_1/O
                         net (fo=1, routed)           0.000     1.958    led_flag_i_1_n_0
    SLICE_X43Y55         FDCE                                         r  led_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  led_flag_reg/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.092     1.632    led_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y52   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y54   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y54   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y56   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y56   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y52   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y56   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y56   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y56   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y52   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y52   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[11]/C



