GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
822f15b1c78ef12e1df7e816e9d3e692  /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx32-dimy32/transpose
Extracting PTX file and ptxas options    1: transpose.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx32-dimy32/transpose
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx32-dimy32/transpose
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx32-dimy32/transpose
Running md5sum using "md5sum /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx32-dimy32/transpose "
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx32-dimy32/transpose
Extracting specific PTX file named transpose.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z22transposeCoarseGrainedPfS_ii : hostFun 0x0x561e70203420, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing transpose.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z4copyPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13copySharedMemPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13copySharedMemPfS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14transposeNaivePfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18transposeCoalescedPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18transposeCoalescedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24transposeNoBankConflictsPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24transposeNoBankConflictsPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17transposeDiagonalPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17transposeDiagonalPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20transposeFineGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20transposeFineGrainedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22transposeCoarseGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22transposeCoarseGrainedPfS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file transpose.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from transpose.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z22transposeCoarseGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z20transposeFineGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z17transposeDiagonalPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z24transposeNoBankConflictsPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z18transposeCoalescedPfS_ii' : regs=10, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z14transposeNaivePfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z13copySharedMemPfS_ii' : regs=9, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z4copyPfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: __cudaRegisterFunction _Z20transposeFineGrainedPfS_ii : hostFun 0x0x561e70203286, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17transposeDiagonalPfS_ii : hostFun 0x0x561e702030ec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24transposeNoBankConflictsPfS_ii : hostFun 0x0x561e70202f52, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18transposeCoalescedPfS_ii : hostFun 0x0x561e70202db8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14transposeNaivePfS_ii : hostFun 0x0x561e70202c1e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13copySharedMemPfS_ii : hostFun 0x0x561e70202a84, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4copyPfS_ii : hostFun 0x0x561e702028ea, fat_cubin_handle = 1
Transpose Starting...

GPU Device 0: "Volta" with compute capability 7.0

> Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 "
> SM Capability 7.0 detected:
> [GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 ] has 20 MP(s) x 64 (Cores/MP) = 1280 (Cores)
> Compute performance scaling factor = 1.00
> MatrixSize X = 32
> MatrixSize Y = 32

Matrix size: 32x32 (2x2 tiles), tile size: 16x16, block size: 16x16

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e702028ea (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4copyPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4copyPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4copyPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1385
gpu_sim_insn = 20480
gpu_ipc =      14.7870
gpu_tot_sim_cycle = 1385
gpu_tot_sim_insn = 20480
gpu_tot_ipc =      14.7870
gpu_tot_issued_cta = 4
gpu_occupancy = 12.1773% 
gpu_tot_occupancy = 12.1773% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16
partiton_level_parallism =       0.1011
partiton_level_parallism_total  =       0.1011
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       1.8667
L2_BW  =       5.1981 GB/Sec
L2_BW_total  =       5.1981 GB/Sec
gpu_total_sim_rate=20480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 320
	L1I_total_cache_misses = 64
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 96
	L1C_total_cache_misses = 96
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 96
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 92
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 96
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 320

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 20480
gpgpu_n_tot_w_icount = 640
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56	W0_Idle:6650	W0_Scoreboard:3584	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:640
single_issue_nums: WS0:224	WS1:224	
dual_issue_nums: WS0:48	WS1:48	
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4608 {72:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4608 {72:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
maxmflatency = 310 
max_icnt2mem_latency = 23 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 198 
avg_icnt2mem_latency = 225 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 241 
mrq_lat_table:19 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	78 	38 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        123        96    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        105       104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        105       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        108       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        108       110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        108       111    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        111       113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        112       114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2102 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04085
n_activity=265 dram_eff=0.3321
bk0: 16a 2000i bk1: 12a 2018i bk2: 0a 2151i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040854 
total_CMD = 2154 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 1958 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2102 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.003714 
CoL_Bus_Util = 0.020427 
Either_Row_CoL_Bus_Util = 0.024141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.213092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.213092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=121 dram_eff=0.5289
bk0: 8a 2060i bk1: 8a 2049i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900901
Bank_Level_Parallism_Col = 1.900000
Bank_Level_Parallism_Ready = 1.424242
write_to_read_ratio_blp_rw_average = 0.554545
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 2042 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.157382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.157382
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.155989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.155989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.153668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.153668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.156453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.156453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.154132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.154132
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.156917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.156917
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.154596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.154596

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 3, Miss_rate = 0.250, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 140
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=308
icnt_total_pkts_simt_to_mem=268
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.4643
	minimum = 6
	maximum = 56
Network latency average = 12.5357
	minimum = 6
	maximum = 56
Slowest packet = 97
Flit latency average = 12.1875
	minimum = 6
	maximum = 54
Slowest flit = 155
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00404332
	minimum = 0 (at node 4)
	maximum = 0.0252708 (at node 0)
Accepted packet rate average = 0.00404332
	minimum = 0 (at node 4)
	maximum = 0.0252708 (at node 0)
Injected flit rate average = 0.00831769
	minimum = 0 (at node 4)
	maximum = 0.0483755 (at node 0)
Accepted flit rate average= 0.00831769
	minimum = 0 (at node 4)
	maximum = 0.0555957 (at node 0)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4643 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Network latency average = 12.5357 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Flit latency average = 12.1875 (1 samples)
	minimum = 6 (1 samples)
	maximum = 54 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00404332 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0252708 (1 samples)
Accepted packet rate average = 0.00404332 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0252708 (1 samples)
Injected flit rate average = 0.00831769 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0483755 (1 samples)
Accepted flit rate average = 0.00831769 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0555957 (1 samples)
Injected packet size average = 2.05714 (1 samples)
Accepted packet size average = 2.05714 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 20480 (inst/sec)
gpgpu_simulation_rate = 1385 (cycle/sec)
gpgpu_silicon_slowdown = 1160288x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e702028ea (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 858
gpu_sim_insn = 20480
gpu_ipc =      23.8695
gpu_tot_sim_cycle = 2243
gpu_tot_sim_insn = 40960
gpu_tot_ipc =      18.2613
gpu_tot_issued_cta = 8
gpu_occupancy = 12.0868% 
gpu_tot_occupancy = 12.1424% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16
partiton_level_parallism =       0.1632
partiton_level_parallism_total  =       0.1248
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       1.8667
L2_BW  =       8.3909 GB/Sec
L2_BW_total  =       6.4194 GB/Sec
gpu_total_sim_rate=40960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 640
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192
	L1C_total_cache_misses = 192
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 184
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 40960
gpgpu_n_tot_w_icount = 1280
gpgpu_n_stall_shd_mem = 132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120	W0_Idle:10278	W0_Scoreboard:6132	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1280
single_issue_nums: WS0:448	WS1:448	
dual_issue_nums: WS0:96	WS1:96	
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9216 {72:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 128 {8:16,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9216 {72:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 2176 {136:16,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 219 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 31 
mrq_lat_table:19 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	203 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	152 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	166 	54 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        205       156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        179       174    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        178       181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        186       177    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        184       187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        190       184    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        192       195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        194       197    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3436 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02523
n_activity=265 dram_eff=0.3321
bk0: 16a 3334i bk1: 12a 3352i bk2: 0a 3485i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025229 
total_CMD = 3488 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 3292 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3436 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.002294 
CoL_Bus_Util = 0.012615 
Either_Row_CoL_Bus_Util = 0.014908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.131594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.131594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=121 dram_eff=0.5289
bk0: 8a 3394i bk1: 8a 3383i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900901
Bank_Level_Parallism_Col = 1.900000
Bank_Level_Parallism_Ready = 1.424242
write_to_read_ratio_blp_rw_average = 0.554545
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3376 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0971904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0963303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.094897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0948968
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.096617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.095183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0951835
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0969037
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.095470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0954702

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 3, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 280
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.1250
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=616
icnt_total_pkts_simt_to_mem=536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8714
	minimum = 6
	maximum = 54
Network latency average = 12.6214
	minimum = 6
	maximum = 54
Slowest packet = 380
Flit latency average = 12.2153
	minimum = 6
	maximum = 52
Slowest flit = 740
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00652681
	minimum = 0 (at node 0)
	maximum = 0.0407925 (at node 4)
Accepted packet rate average = 0.00652681
	minimum = 0 (at node 0)
	maximum = 0.0407925 (at node 4)
Injected flit rate average = 0.0134266
	minimum = 0 (at node 0)
	maximum = 0.0780886 (at node 4)
Accepted flit rate average= 0.0134266
	minimum = 0 (at node 0)
	maximum = 0.0897436 (at node 4)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6679 (2 samples)
	minimum = 6 (2 samples)
	maximum = 55 (2 samples)
Network latency average = 12.5786 (2 samples)
	minimum = 6 (2 samples)
	maximum = 55 (2 samples)
Flit latency average = 12.2014 (2 samples)
	minimum = 6 (2 samples)
	maximum = 53 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00528506 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0330316 (2 samples)
Accepted packet rate average = 0.00528506 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0330316 (2 samples)
Injected flit rate average = 0.0108721 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.063232 (2 samples)
Accepted flit rate average = 0.0108721 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0726696 (2 samples)
Injected packet size average = 2.05714 (2 samples)
Accepted packet size average = 2.05714 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 40960 (inst/sec)
gpgpu_simulation_rate = 2243 (cycle/sec)
gpgpu_silicon_slowdown = 716451x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose simple copy       , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70202a84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13copySharedMemPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (transpose.1.sm_30.ptx:94) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (transpose.1.sm_30.ptx:100) cvta.to.global.u64 %rd2, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a8 (transpose.1.sm_30.ptx:106) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (transpose.1.sm_30.ptx:112) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13copySharedMemPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13copySharedMemPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1348
gpu_sim_insn = 35840
gpu_ipc =      26.5875
gpu_tot_sim_cycle = 3591
gpu_tot_sim_insn = 76800
gpu_tot_ipc =      21.3868
gpu_tot_issued_cta = 12
gpu_occupancy = 12.2382% 
gpu_tot_occupancy = 12.1786% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 32
partiton_level_parallism =       0.1068
partiton_level_parallism_total  =       0.1181
partiton_level_parallism_util =       1.8228
partiton_level_parallism_util_total  =       1.8515
L2_BW  =       5.4934 GB/Sec
L2_BW_total  =       6.0718 GB/Sec
gpu_total_sim_rate=76800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1248
	L1I_total_cache_misses = 224
	L1I_total_cache_miss_rate = 0.1795
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 320
	L1C_total_cache_misses = 320
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 308
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 224
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 196
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1248

Total_core_cache_fail_stats:
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 78848
gpgpu_n_tot_w_icount = 2464
gpgpu_n_stall_shd_mem = 304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 12
gpgpu_n_load_insn  = 3072
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 2048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:236	W0_Idle:16802	W0_Scoreboard:9076	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2464
single_issue_nums: WS0:976	WS1:976	
dual_issue_nums: WS0:128	WS1:128	
traffic_breakdown_coretomem[CONST_ACC_R] = 96 {8:12,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13824 {72:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 224 {8:28,}
traffic_breakdown_memtocore[CONST_ACC_R] = 864 {72:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13824 {72:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 3808 {136:28,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 182 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 19 
mrq_lat_table:21 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	228 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	250 	86 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        284       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        204       196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        255       254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        263       250    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        261       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        269       264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        272       276    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        276       280    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5584 n_nop=5532 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01576
n_activity=265 dram_eff=0.3321
bk0: 16a 5430i bk1: 12a 5448i bk2: 0a 5581i bk3: 0a 5584i bk4: 0a 5584i bk5: 0a 5584i bk6: 0a 5584i bk7: 0a 5584i bk8: 0a 5584i bk9: 0a 5584i bk10: 0a 5584i bk11: 0a 5584i bk12: 0a 5584i bk13: 0a 5584i bk14: 0a 5584i bk15: 0a 5585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015759 
total_CMD = 5584 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 5388 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5584 
n_nop = 5532 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.001433 
CoL_Bus_Util = 0.007880 
Either_Row_CoL_Bus_Util = 0.009312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0821991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5584 n_nop=5538 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01433
n_activity=225 dram_eff=0.3556
bk0: 12a 5460i bk1: 12a 5448i bk2: 0a 5581i bk3: 0a 5583i bk4: 0a 5583i bk5: 0a 5583i bk6: 0a 5584i bk7: 0a 5584i bk8: 0a 5584i bk9: 0a 5584i bk10: 0a 5584i bk11: 0a 5584i bk12: 0a 5585i bk13: 0a 5585i bk14: 0a 5585i bk15: 0a 5586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014327 
total_CMD = 5584 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 5408 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5584 
n_nop = 5538 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.001074 
CoL_Bus_Util = 0.007163 
Either_Row_CoL_Bus_Util = 0.008238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0607092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5584 n_nop=5550 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01146
n_activity=120 dram_eff=0.5333
bk0: 8a 5490i bk1: 8a 5480i bk2: 0a 5582i bk3: 0a 5584i bk4: 0a 5584i bk5: 0a 5584i bk6: 0a 5584i bk7: 0a 5584i bk8: 0a 5584i bk9: 0a 5584i bk10: 0a 5584i bk11: 0a 5584i bk12: 0a 5584i bk13: 0a 5584i bk14: 0a 5584i bk15: 0a 5585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011461 
total_CMD = 5584 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5473 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5584 
n_nop = 5550 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.005731 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0601719
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5584 n_nop=5550 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01146
n_activity=120 dram_eff=0.5333
bk0: 8a 5490i bk1: 8a 5480i bk2: 0a 5582i bk3: 0a 5584i bk4: 0a 5584i bk5: 0a 5584i bk6: 0a 5584i bk7: 0a 5584i bk8: 0a 5584i bk9: 0a 5584i bk10: 0a 5584i bk11: 0a 5584i bk12: 0a 5584i bk13: 0a 5584i bk14: 0a 5584i bk15: 0a 5585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011461 
total_CMD = 5584 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5473 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5584 
n_nop = 5550 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.005731 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0592765
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5584 n_nop=5550 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01146
n_activity=120 dram_eff=0.5333
bk0: 8a 5490i bk1: 8a 5480i bk2: 0a 5582i bk3: 0a 5584i bk4: 0a 5584i bk5: 0a 5584i bk6: 0a 5584i bk7: 0a 5584i bk8: 0a 5584i bk9: 0a 5584i bk10: 0a 5584i bk11: 0a 5584i bk12: 0a 5584i bk13: 0a 5584i bk14: 0a 5584i bk15: 0a 5585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011461 
total_CMD = 5584 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5473 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5584 
n_nop = 5550 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.005731 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.060351
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5584 n_nop=5550 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01146
n_activity=120 dram_eff=0.5333
bk0: 8a 5490i bk1: 8a 5480i bk2: 0a 5582i bk3: 0a 5584i bk4: 0a 5584i bk5: 0a 5584i bk6: 0a 5584i bk7: 0a 5584i bk8: 0a 5584i bk9: 0a 5584i bk10: 0a 5584i bk11: 0a 5584i bk12: 0a 5584i bk13: 0a 5584i bk14: 0a 5584i bk15: 0a 5585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011461 
total_CMD = 5584 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5473 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5584 
n_nop = 5550 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.005731 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0594556
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5584 n_nop=5550 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01146
n_activity=120 dram_eff=0.5333
bk0: 8a 5490i bk1: 8a 5480i bk2: 0a 5582i bk3: 0a 5584i bk4: 0a 5584i bk5: 0a 5584i bk6: 0a 5584i bk7: 0a 5584i bk8: 0a 5584i bk9: 0a 5584i bk10: 0a 5584i bk11: 0a 5584i bk12: 0a 5584i bk13: 0a 5584i bk14: 0a 5584i bk15: 0a 5585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011461 
total_CMD = 5584 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5473 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5584 
n_nop = 5550 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.005731 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0605301
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5584 n_nop=5550 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01146
n_activity=120 dram_eff=0.5333
bk0: 8a 5490i bk1: 8a 5480i bk2: 0a 5582i bk3: 0a 5584i bk4: 0a 5584i bk5: 0a 5584i bk6: 0a 5584i bk7: 0a 5584i bk8: 0a 5584i bk9: 0a 5584i bk10: 0a 5584i bk11: 0a 5584i bk12: 0a 5584i bk13: 0a 5584i bk14: 0a 5584i bk15: 0a 5585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011461 
total_CMD = 5584 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 5473 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5584 
n_nop = 5550 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.005731 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0596347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 4, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 36, Miss = 3, Miss_rate = 0.083, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 3, Miss_rate = 0.107, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 28, Miss = 3, Miss_rate = 0.107, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 424
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0873
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=944
icnt_total_pkts_simt_to_mem=808
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.125
	minimum = 6
	maximum = 54
Network latency average = 12.3056
	minimum = 6
	maximum = 54
Slowest packet = 660
Flit latency average = 12.1567
	minimum = 6
	maximum = 52
Slowest flit = 1316
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004273
	minimum = 0 (at node 0)
	maximum = 0.0267062 (at node 8)
Accepted packet rate average = 0.004273
	minimum = 0 (at node 0)
	maximum = 0.0267062 (at node 8)
Injected flit rate average = 0.00890208
	minimum = 0 (at node 0)
	maximum = 0.0504451 (at node 8)
Accepted flit rate average= 0.00890208
	minimum = 0 (at node 0)
	maximum = 0.0608309 (at node 8)
Injected packet length average = 2.08333
Accepted packet length average = 2.08333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8202 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Network latency average = 12.4876 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Flit latency average = 12.1865 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00494771 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0309232 (3 samples)
Accepted packet rate average = 0.00494771 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0309232 (3 samples)
Injected flit rate average = 0.0102154 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0589697 (3 samples)
Accepted flit rate average = 0.0102154 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0687234 (3 samples)
Injected packet size average = 2.06468 (3 samples)
Accepted packet size average = 2.06468 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 76800 (inst/sec)
gpgpu_simulation_rate = 3591 (cycle/sec)
gpgpu_silicon_slowdown = 447507x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70202a84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 1074
gpu_sim_insn = 35840
gpu_ipc =      33.3706
gpu_tot_sim_cycle = 4665
gpu_tot_sim_insn = 112640
gpu_tot_ipc =      24.1458
gpu_tot_issued_cta = 16
gpu_occupancy = 12.1707% 
gpu_tot_occupancy = 12.1768% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 32
partiton_level_parallism =       0.1341
partiton_level_parallism_total  =       0.1218
partiton_level_parallism_util =       1.8228
partiton_level_parallism_util_total  =       1.8442
L2_BW  =       6.8948 GB/Sec
L2_BW_total  =       6.2613 GB/Sec
gpu_total_sim_rate=112640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1856
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.1724
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 448
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 432
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1856

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 116736
gpgpu_n_tot_w_icount = 3648
gpgpu_n_stall_shd_mem = 492
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 16
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:344	W0_Idle:21294	W0_Scoreboard:11868	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3648
single_issue_nums: WS0:1504	WS1:1504	
dual_issue_nums: WS0:160	WS1:160	
traffic_breakdown_coretomem[CONST_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1152 {72:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 174 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 18 
mrq_lat_table:21 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	467 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	296 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	334 	118 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        357       273    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        263       254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        329       328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        341       329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        341       346    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        344       340    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        353       358    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        356       360    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7254 n_nop=7202 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01213
n_activity=265 dram_eff=0.3321
bk0: 16a 7100i bk1: 12a 7118i bk2: 0a 7251i bk3: 0a 7254i bk4: 0a 7254i bk5: 0a 7254i bk6: 0a 7254i bk7: 0a 7254i bk8: 0a 7254i bk9: 0a 7254i bk10: 0a 7254i bk11: 0a 7254i bk12: 0a 7254i bk13: 0a 7254i bk14: 0a 7254i bk15: 0a 7255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012131 
total_CMD = 7254 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 7058 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7254 
n_nop = 7202 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.001103 
CoL_Bus_Util = 0.006066 
Either_Row_CoL_Bus_Util = 0.007168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0632754
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7254 n_nop=7208 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01103
n_activity=225 dram_eff=0.3556
bk0: 12a 7130i bk1: 12a 7118i bk2: 0a 7251i bk3: 0a 7253i bk4: 0a 7253i bk5: 0a 7253i bk6: 0a 7254i bk7: 0a 7254i bk8: 0a 7254i bk9: 0a 7254i bk10: 0a 7254i bk11: 0a 7254i bk12: 0a 7255i bk13: 0a 7255i bk14: 0a 7255i bk15: 0a 7256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011028 
total_CMD = 7254 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 7078 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7254 
n_nop = 7208 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000827 
CoL_Bus_Util = 0.005514 
Either_Row_CoL_Bus_Util = 0.006341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0467328
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7254 n_nop=7220 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008823
n_activity=120 dram_eff=0.5333
bk0: 8a 7160i bk1: 8a 7150i bk2: 0a 7252i bk3: 0a 7254i bk4: 0a 7254i bk5: 0a 7254i bk6: 0a 7254i bk7: 0a 7254i bk8: 0a 7254i bk9: 0a 7254i bk10: 0a 7254i bk11: 0a 7254i bk12: 0a 7254i bk13: 0a 7254i bk14: 0a 7254i bk15: 0a 7255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008823 
total_CMD = 7254 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7143 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7254 
n_nop = 7220 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.004411 
Either_Row_CoL_Bus_Util = 0.004687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0463193
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7254 n_nop=7220 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008823
n_activity=120 dram_eff=0.5333
bk0: 8a 7160i bk1: 8a 7150i bk2: 0a 7252i bk3: 0a 7254i bk4: 0a 7254i bk5: 0a 7254i bk6: 0a 7254i bk7: 0a 7254i bk8: 0a 7254i bk9: 0a 7254i bk10: 0a 7254i bk11: 0a 7254i bk12: 0a 7254i bk13: 0a 7254i bk14: 0a 7254i bk15: 0a 7255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008823 
total_CMD = 7254 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7143 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7254 
n_nop = 7220 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.004411 
Either_Row_CoL_Bus_Util = 0.004687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.04563
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7254 n_nop=7220 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008823
n_activity=120 dram_eff=0.5333
bk0: 8a 7160i bk1: 8a 7150i bk2: 0a 7252i bk3: 0a 7254i bk4: 0a 7254i bk5: 0a 7254i bk6: 0a 7254i bk7: 0a 7254i bk8: 0a 7254i bk9: 0a 7254i bk10: 0a 7254i bk11: 0a 7254i bk12: 0a 7254i bk13: 0a 7254i bk14: 0a 7254i bk15: 0a 7255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008823 
total_CMD = 7254 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7143 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7254 
n_nop = 7220 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.004411 
Either_Row_CoL_Bus_Util = 0.004687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0464571
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7254 n_nop=7220 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008823
n_activity=120 dram_eff=0.5333
bk0: 8a 7160i bk1: 8a 7150i bk2: 0a 7252i bk3: 0a 7254i bk4: 0a 7254i bk5: 0a 7254i bk6: 0a 7254i bk7: 0a 7254i bk8: 0a 7254i bk9: 0a 7254i bk10: 0a 7254i bk11: 0a 7254i bk12: 0a 7254i bk13: 0a 7254i bk14: 0a 7254i bk15: 0a 7255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008823 
total_CMD = 7254 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7143 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7254 
n_nop = 7220 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.004411 
Either_Row_CoL_Bus_Util = 0.004687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0457679
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7254 n_nop=7220 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008823
n_activity=120 dram_eff=0.5333
bk0: 8a 7160i bk1: 8a 7150i bk2: 0a 7252i bk3: 0a 7254i bk4: 0a 7254i bk5: 0a 7254i bk6: 0a 7254i bk7: 0a 7254i bk8: 0a 7254i bk9: 0a 7254i bk10: 0a 7254i bk11: 0a 7254i bk12: 0a 7254i bk13: 0a 7254i bk14: 0a 7254i bk15: 0a 7255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008823 
total_CMD = 7254 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7143 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7254 
n_nop = 7220 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.004411 
Either_Row_CoL_Bus_Util = 0.004687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.046595
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7254 n_nop=7220 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008823
n_activity=120 dram_eff=0.5333
bk0: 8a 7160i bk1: 8a 7150i bk2: 0a 7252i bk3: 0a 7254i bk4: 0a 7254i bk5: 0a 7254i bk6: 0a 7254i bk7: 0a 7254i bk8: 0a 7254i bk9: 0a 7254i bk10: 0a 7254i bk11: 0a 7254i bk12: 0a 7254i bk13: 0a 7254i bk14: 0a 7254i bk15: 0a 7255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008823 
total_CMD = 7254 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 7143 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7254 
n_nop = 7220 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.004411 
Either_Row_CoL_Bus_Util = 0.004687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0459057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 3, Miss_rate = 0.062, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 3, Miss_rate = 0.075, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 3, Miss_rate = 0.075, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 568
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0651
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1272
icnt_total_pkts_simt_to_mem=1080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7222
	minimum = 6
	maximum = 42
Network latency average = 12.0278
	minimum = 6
	maximum = 42
Slowest packet = 971
Flit latency average = 11.71
	minimum = 6
	maximum = 40
Slowest flit = 1981
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00536313
	minimum = 0 (at node 0)
	maximum = 0.0335196 (at node 12)
Accepted packet rate average = 0.00536313
	minimum = 0 (at node 0)
	maximum = 0.0335196 (at node 12)
Injected flit rate average = 0.0111732
	minimum = 0 (at node 0)
	maximum = 0.0633147 (at node 12)
Accepted flit rate average= 0.0111732
	minimum = 0 (at node 0)
	maximum = 0.0763501 (at node 12)
Injected packet length average = 2.08333
Accepted packet length average = 2.08333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7957 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.5 (4 samples)
Network latency average = 12.3726 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.5 (4 samples)
Flit latency average = 12.0674 (4 samples)
	minimum = 6 (4 samples)
	maximum = 49.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00505156 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0315723 (4 samples)
Accepted packet rate average = 0.00505156 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0315723 (4 samples)
Injected flit rate average = 0.0104549 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.060056 (4 samples)
Accepted flit rate average = 0.0104549 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0706301 (4 samples)
Injected packet size average = 2.06963 (4 samples)
Accepted packet size average = 2.06963 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 112640 (inst/sec)
gpgpu_simulation_rate = 4665 (cycle/sec)
gpgpu_silicon_slowdown = 344480x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose shared memory copy, Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70202c1e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14transposeNaivePfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14transposeNaivePfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14transposeNaivePfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 1209
gpu_sim_insn = 23552
gpu_ipc =      19.4806
gpu_tot_sim_cycle = 5874
gpu_tot_sim_insn = 136192
gpu_tot_ipc =      23.1856
gpu_tot_issued_cta = 20
gpu_occupancy = 10.7471% 
gpu_tot_occupancy = 11.8814% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 40
partiton_level_parallism =       0.4864
partiton_level_parallism_total  =       0.1968
partiton_level_parallism_util =       3.4386
partiton_level_parallism_util_total  =       2.4134
L2_BW  =      25.0102 GB/Sec
L2_BW_total  =      10.1202 GB/Sec
gpu_total_sim_rate=136192

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2240
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1714
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 576
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2240

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 140288
gpgpu_n_tot_w_icount = 4384
gpgpu_n_stall_shd_mem = 1948
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 5120
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:424	W0_Idle:28358	W0_Scoreboard:13612	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4384
single_issue_nums: WS0:1840	WS1:1840	
dual_issue_nums: WS0:176	WS1:176	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38912 {40:512,72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23040 {72:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 64 
averagemflatency = 165 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 16 
mrq_lat_table:22 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1047 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	376 	780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	862 	158 	84 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        623       553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        543       533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        543       680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        693       682    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        693       699    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        696       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        704       709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        710       715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9134 n_nop=9082 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009634
n_activity=265 dram_eff=0.3321
bk0: 16a 8980i bk1: 12a 8998i bk2: 0a 9131i bk3: 0a 9134i bk4: 0a 9134i bk5: 0a 9134i bk6: 0a 9134i bk7: 0a 9134i bk8: 0a 9134i bk9: 0a 9134i bk10: 0a 9134i bk11: 0a 9134i bk12: 0a 9134i bk13: 0a 9134i bk14: 0a 9134i bk15: 0a 9135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009634 
total_CMD = 9134 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 8938 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9134 
n_nop = 9082 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000876 
CoL_Bus_Util = 0.004817 
Either_Row_CoL_Bus_Util = 0.005693 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0502518
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9134 n_nop=9088 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008758
n_activity=225 dram_eff=0.3556
bk0: 12a 9010i bk1: 12a 8998i bk2: 0a 9131i bk3: 0a 9133i bk4: 0a 9133i bk5: 0a 9133i bk6: 0a 9134i bk7: 0a 9134i bk8: 0a 9134i bk9: 0a 9134i bk10: 0a 9134i bk11: 0a 9134i bk12: 0a 9135i bk13: 0a 9135i bk14: 0a 9135i bk15: 0a 9136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008758 
total_CMD = 9134 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 8958 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9134 
n_nop = 9088 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000657 
CoL_Bus_Util = 0.004379 
Either_Row_CoL_Bus_Util = 0.005036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0371141
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9134 n_nop=9094 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007883
n_activity=172 dram_eff=0.4186
bk0: 12a 9010i bk1: 8a 9029i bk2: 0a 9131i bk3: 0a 9133i bk4: 0a 9133i bk5: 0a 9133i bk6: 0a 9134i bk7: 0a 9134i bk8: 0a 9134i bk9: 0a 9134i bk10: 0a 9134i bk11: 0a 9134i bk12: 0a 9135i bk13: 0a 9135i bk14: 0a 9135i bk15: 0a 9136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.709220
Bank_Level_Parallism_Col = 1.779528
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.472441
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007883 
total_CMD = 9134 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 8991 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9134 
n_nop = 9094 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000438 
CoL_Bus_Util = 0.003941 
Either_Row_CoL_Bus_Util = 0.004379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0367856
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9134 n_nop=9100 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007007
n_activity=120 dram_eff=0.5333
bk0: 8a 9040i bk1: 8a 9030i bk2: 0a 9132i bk3: 0a 9134i bk4: 0a 9134i bk5: 0a 9134i bk6: 0a 9134i bk7: 0a 9134i bk8: 0a 9134i bk9: 0a 9134i bk10: 0a 9134i bk11: 0a 9134i bk12: 0a 9134i bk13: 0a 9134i bk14: 0a 9134i bk15: 0a 9135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007007 
total_CMD = 9134 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9023 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9134 
n_nop = 9100 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000219 
CoL_Bus_Util = 0.003503 
Either_Row_CoL_Bus_Util = 0.003722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362382
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9134 n_nop=9100 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007007
n_activity=120 dram_eff=0.5333
bk0: 8a 9040i bk1: 8a 9030i bk2: 0a 9132i bk3: 0a 9134i bk4: 0a 9134i bk5: 0a 9134i bk6: 0a 9134i bk7: 0a 9134i bk8: 0a 9134i bk9: 0a 9134i bk10: 0a 9134i bk11: 0a 9134i bk12: 0a 9134i bk13: 0a 9134i bk14: 0a 9134i bk15: 0a 9135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007007 
total_CMD = 9134 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9023 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9134 
n_nop = 9100 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000219 
CoL_Bus_Util = 0.003503 
Either_Row_CoL_Bus_Util = 0.003722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0368951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9134 n_nop=9100 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007007
n_activity=120 dram_eff=0.5333
bk0: 8a 9040i bk1: 8a 9030i bk2: 0a 9132i bk3: 0a 9134i bk4: 0a 9134i bk5: 0a 9134i bk6: 0a 9134i bk7: 0a 9134i bk8: 0a 9134i bk9: 0a 9134i bk10: 0a 9134i bk11: 0a 9134i bk12: 0a 9134i bk13: 0a 9134i bk14: 0a 9134i bk15: 0a 9135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007007 
total_CMD = 9134 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9023 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9134 
n_nop = 9100 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000219 
CoL_Bus_Util = 0.003503 
Either_Row_CoL_Bus_Util = 0.003722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0363477
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9134 n_nop=9100 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007007
n_activity=120 dram_eff=0.5333
bk0: 8a 9040i bk1: 8a 9030i bk2: 0a 9132i bk3: 0a 9134i bk4: 0a 9134i bk5: 0a 9134i bk6: 0a 9134i bk7: 0a 9134i bk8: 0a 9134i bk9: 0a 9134i bk10: 0a 9134i bk11: 0a 9134i bk12: 0a 9134i bk13: 0a 9134i bk14: 0a 9134i bk15: 0a 9135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007007 
total_CMD = 9134 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9023 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9134 
n_nop = 9100 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000219 
CoL_Bus_Util = 0.003503 
Either_Row_CoL_Bus_Util = 0.003722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0370046
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9134 n_nop=9100 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007007
n_activity=120 dram_eff=0.5333
bk0: 8a 9040i bk1: 8a 9030i bk2: 0a 9132i bk3: 0a 9134i bk4: 0a 9134i bk5: 0a 9134i bk6: 0a 9134i bk7: 0a 9134i bk8: 0a 9134i bk9: 0a 9134i bk10: 0a 9134i bk11: 0a 9134i bk12: 0a 9134i bk13: 0a 9134i bk14: 0a 9134i bk15: 0a 9135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007007 
total_CMD = 9134 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9023 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9134 
n_nop = 9100 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000219 
CoL_Bus_Util = 0.003503 
Either_Row_CoL_Bus_Util = 0.003722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0364572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96, Miss = 4, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 3, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 76, Miss = 3, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 80, Miss = 3, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 72, Miss = 3, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1156
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0329
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2028
icnt_total_pkts_simt_to_mem=2180
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2126
	minimum = 6
	maximum = 62
Network latency average = 10.5476
	minimum = 6
	maximum = 62
Slowest packet = 1227
Flit latency average = 11.2543
	minimum = 6
	maximum = 60
Slowest flit = 2489
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0194541
	minimum = 0 (at node 0)
	maximum = 0.121588 (at node 16)
Accepted packet rate average = 0.0194541
	minimum = 0 (at node 0)
	maximum = 0.121588 (at node 16)
Injected flit rate average = 0.0307031
	minimum = 0 (at node 0)
	maximum = 0.227461 (at node 16)
Accepted flit rate average= 0.0307031
	minimum = 0 (at node 0)
	maximum = 0.156328 (at node 16)
Injected packet length average = 1.57823
Accepted packet length average = 1.57823
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0791 (5 samples)
	minimum = 6 (5 samples)
	maximum = 53.6 (5 samples)
Network latency average = 12.0076 (5 samples)
	minimum = 6 (5 samples)
	maximum = 53.6 (5 samples)
Flit latency average = 11.9048 (5 samples)
	minimum = 6 (5 samples)
	maximum = 51.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00793207 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0495754 (5 samples)
Accepted packet rate average = 0.00793207 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0495754 (5 samples)
Injected flit rate average = 0.0145045 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0935369 (5 samples)
Accepted flit rate average = 0.0145045 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0877696 (5 samples)
Injected packet size average = 1.82859 (5 samples)
Accepted packet size average = 1.82859 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 136192 (inst/sec)
gpgpu_simulation_rate = 5874 (cycle/sec)
gpgpu_silicon_slowdown = 273578x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70202c1e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 1078
gpu_sim_insn = 23552
gpu_ipc =      21.8479
gpu_tot_sim_cycle = 6952
gpu_tot_sim_insn = 159744
gpu_tot_ipc =      22.9781
gpu_tot_issued_cta = 24
gpu_occupancy = 10.5309% 
gpu_tot_occupancy = 11.6716% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 40
partiton_level_parallism =       0.5417
partiton_level_parallism_total  =       0.2503
partiton_level_parallism_util =       1.9932
partiton_level_parallism_util_total  =       2.2539
L2_BW  =      27.8586 GB/Sec
L2_BW_total  =      12.8708 GB/Sec
gpu_total_sim_rate=159744

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2624
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.1707
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 704
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.8182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2176
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2624

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 163840
gpgpu_n_tot_w_icount = 5120
gpgpu_n_stall_shd_mem = 3404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 1280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:496	W0_Idle:34358	W0_Scoreboard:15376	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5120
single_issue_nums: WS0:2176	WS1:2176	
dual_issue_nums: WS0:192	WS1:192	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59392 {40:1024,72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27648 {72:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10240 {8:1280,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 70 
averagemflatency = 161 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 12 
mrq_lat_table:22 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1623 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	449 	1291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1386 	192 	98 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        866       832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        823       813    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        824      1031    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1045      1035    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1045      1052    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1050      1047    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1056      1063    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1063      1069    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10810 n_nop=10758 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008141
n_activity=265 dram_eff=0.3321
bk0: 16a 10656i bk1: 12a 10674i bk2: 0a 10807i bk3: 0a 10810i bk4: 0a 10810i bk5: 0a 10810i bk6: 0a 10810i bk7: 0a 10810i bk8: 0a 10810i bk9: 0a 10810i bk10: 0a 10810i bk11: 0a 10810i bk12: 0a 10810i bk13: 0a 10810i bk14: 0a 10810i bk15: 0a 10811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008141 
total_CMD = 10810 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 10614 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10810 
n_nop = 10758 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000740 
CoL_Bus_Util = 0.004070 
Either_Row_CoL_Bus_Util = 0.004810 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0424607
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10810 n_nop=10764 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007401
n_activity=225 dram_eff=0.3556
bk0: 12a 10686i bk1: 12a 10674i bk2: 0a 10807i bk3: 0a 10809i bk4: 0a 10809i bk5: 0a 10809i bk6: 0a 10810i bk7: 0a 10810i bk8: 0a 10810i bk9: 0a 10810i bk10: 0a 10810i bk11: 0a 10810i bk12: 0a 10811i bk13: 0a 10811i bk14: 0a 10811i bk15: 0a 10812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007401 
total_CMD = 10810 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 10634 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10810 
n_nop = 10764 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000555 
CoL_Bus_Util = 0.003700 
Either_Row_CoL_Bus_Util = 0.004255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0313599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10810 n_nop=10770 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00666
n_activity=172 dram_eff=0.4186
bk0: 12a 10686i bk1: 8a 10705i bk2: 0a 10807i bk3: 0a 10809i bk4: 0a 10809i bk5: 0a 10809i bk6: 0a 10810i bk7: 0a 10810i bk8: 0a 10810i bk9: 0a 10810i bk10: 0a 10810i bk11: 0a 10810i bk12: 0a 10811i bk13: 0a 10811i bk14: 0a 10811i bk15: 0a 10812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.709220
Bank_Level_Parallism_Col = 1.779528
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.472441
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006660 
total_CMD = 10810 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 10667 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10810 
n_nop = 10770 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000370 
CoL_Bus_Util = 0.003330 
Either_Row_CoL_Bus_Util = 0.003700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0310823
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10810 n_nop=10776 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00592
n_activity=120 dram_eff=0.5333
bk0: 8a 10716i bk1: 8a 10706i bk2: 0a 10808i bk3: 0a 10810i bk4: 0a 10810i bk5: 0a 10810i bk6: 0a 10810i bk7: 0a 10810i bk8: 0a 10810i bk9: 0a 10810i bk10: 0a 10810i bk11: 0a 10810i bk12: 0a 10810i bk13: 0a 10810i bk14: 0a 10810i bk15: 0a 10811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005920 
total_CMD = 10810 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10699 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10810 
n_nop = 10776 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002960 
Either_Row_CoL_Bus_Util = 0.003145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0306198
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10810 n_nop=10776 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00592
n_activity=120 dram_eff=0.5333
bk0: 8a 10716i bk1: 8a 10706i bk2: 0a 10808i bk3: 0a 10810i bk4: 0a 10810i bk5: 0a 10810i bk6: 0a 10810i bk7: 0a 10810i bk8: 0a 10810i bk9: 0a 10810i bk10: 0a 10810i bk11: 0a 10810i bk12: 0a 10810i bk13: 0a 10810i bk14: 0a 10810i bk15: 0a 10811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005920 
total_CMD = 10810 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10699 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10810 
n_nop = 10776 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002960 
Either_Row_CoL_Bus_Util = 0.003145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0311748
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10810 n_nop=10776 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00592
n_activity=120 dram_eff=0.5333
bk0: 8a 10716i bk1: 8a 10706i bk2: 0a 10808i bk3: 0a 10810i bk4: 0a 10810i bk5: 0a 10810i bk6: 0a 10810i bk7: 0a 10810i bk8: 0a 10810i bk9: 0a 10810i bk10: 0a 10810i bk11: 0a 10810i bk12: 0a 10810i bk13: 0a 10810i bk14: 0a 10810i bk15: 0a 10811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005920 
total_CMD = 10810 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10699 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10810 
n_nop = 10776 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002960 
Either_Row_CoL_Bus_Util = 0.003145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0307123
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10810 n_nop=10776 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00592
n_activity=120 dram_eff=0.5333
bk0: 8a 10716i bk1: 8a 10706i bk2: 0a 10808i bk3: 0a 10810i bk4: 0a 10810i bk5: 0a 10810i bk6: 0a 10810i bk7: 0a 10810i bk8: 0a 10810i bk9: 0a 10810i bk10: 0a 10810i bk11: 0a 10810i bk12: 0a 10810i bk13: 0a 10810i bk14: 0a 10810i bk15: 0a 10811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005920 
total_CMD = 10810 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10699 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10810 
n_nop = 10776 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002960 
Either_Row_CoL_Bus_Util = 0.003145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0312673
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10810 n_nop=10776 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00592
n_activity=120 dram_eff=0.5333
bk0: 8a 10716i bk1: 8a 10706i bk2: 0a 10808i bk3: 0a 10810i bk4: 0a 10810i bk5: 0a 10810i bk6: 0a 10810i bk7: 0a 10810i bk8: 0a 10810i bk9: 0a 10810i bk10: 0a 10810i bk11: 0a 10810i bk12: 0a 10810i bk13: 0a 10810i bk14: 0a 10810i bk15: 0a 10811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005920 
total_CMD = 10810 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10699 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10810 
n_nop = 10776 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002960 
Either_Row_CoL_Bus_Util = 0.003145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0308048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132, Miss = 4, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 3, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 3, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 104, Miss = 2, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1740
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2772
icnt_total_pkts_simt_to_mem=3276
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.3373
	minimum = 6
	maximum = 68
Network latency average = 10.6378
	minimum = 6
	maximum = 68
Slowest packet = 2397
Flit latency average = 11.4071
	minimum = 6
	maximum = 66
Slowest flit = 4356
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216698
	minimum = 0 (at node 4)
	maximum = 0.135436 (at node 0)
Accepted packet rate average = 0.0216698
	minimum = 0 (at node 4)
	maximum = 0.135436 (at node 0)
Injected flit rate average = 0.0341373
	minimum = 0 (at node 4)
	maximum = 0.254174 (at node 0)
Accepted flit rate average= 0.0341373
	minimum = 0 (at node 4)
	maximum = 0.172542 (at node 0)
Injected packet length average = 1.57534
Accepted packet length average = 1.57534
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2888 (6 samples)
	minimum = 6 (6 samples)
	maximum = 56 (6 samples)
Network latency average = 11.7793 (6 samples)
	minimum = 6 (6 samples)
	maximum = 56 (6 samples)
Flit latency average = 11.8218 (6 samples)
	minimum = 6 (6 samples)
	maximum = 54 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0102217 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0638855 (6 samples)
Accepted packet rate average = 0.0102217 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0638855 (6 samples)
Injected flit rate average = 0.0177766 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.12031 (6 samples)
Accepted flit rate average = 0.0177766 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.101898 (6 samples)
Injected packet size average = 1.73911 (6 samples)
Accepted packet size average = 1.73911 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 159744 (inst/sec)
gpgpu_simulation_rate = 6952 (cycle/sec)
gpgpu_silicon_slowdown = 231156x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose naive             , Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70202db8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z18transposeCoalescedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z18transposeCoalescedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1391
gpu_sim_insn = 37888
gpu_ipc =      27.2380
gpu_tot_sim_cycle = 8343
gpu_tot_sim_insn = 197632
gpu_tot_ipc =      23.6884
gpu_tot_issued_cta = 28
gpu_occupancy = 12.2464% 
gpu_tot_occupancy = 11.7678% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 64
partiton_level_parallism =       0.1006
partiton_level_parallism_total  =       0.2253
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.2196
L2_BW  =       5.1757 GB/Sec
L2_BW_total  =      11.5878 GB/Sec
gpu_total_sim_rate=98816

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3232
	L1I_total_cache_misses = 544
	L1I_total_cache_miss_rate = 0.1683
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 832
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.6923
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3232

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 201728
gpgpu_n_tot_w_icount = 6304
gpgpu_n_stall_shd_mem = 3816
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 448
gpgpu_n_mem_write_global = 1344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 7168
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 6144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 224
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:560	W0_Idle:42294	W0_Scoreboard:17304	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6304
single_issue_nums: WS0:2704	WS1:2704	
dual_issue_nums: WS0:224	WS1:224	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3584 {8:448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64000 {40:1024,72:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32256 {72:448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10752 {8:1344,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 70 
averagemflatency = 161 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 12 
mrq_lat_table:25 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1751 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	501 	1379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1462 	228 	114 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        915       888    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        884       871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        884       886    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       887    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1125      1132    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1130      1129    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1139      1147    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1146      1154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12973 n_nop=12921 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006783
n_activity=265 dram_eff=0.3321
bk0: 16a 12819i bk1: 12a 12837i bk2: 0a 12970i bk3: 0a 12973i bk4: 0a 12973i bk5: 0a 12973i bk6: 0a 12973i bk7: 0a 12973i bk8: 0a 12973i bk9: 0a 12973i bk10: 0a 12973i bk11: 0a 12973i bk12: 0a 12973i bk13: 0a 12973i bk14: 0a 12973i bk15: 0a 12974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006783 
total_CMD = 12973 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 12777 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12973 
n_nop = 12921 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000617 
CoL_Bus_Util = 0.003392 
Either_Row_CoL_Bus_Util = 0.004008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0353812
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12973 n_nop=12927 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006167
n_activity=225 dram_eff=0.3556
bk0: 12a 12849i bk1: 12a 12837i bk2: 0a 12970i bk3: 0a 12972i bk4: 0a 12972i bk5: 0a 12972i bk6: 0a 12973i bk7: 0a 12973i bk8: 0a 12973i bk9: 0a 12973i bk10: 0a 12973i bk11: 0a 12973i bk12: 0a 12974i bk13: 0a 12974i bk14: 0a 12974i bk15: 0a 12975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006167 
total_CMD = 12973 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 12797 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12973 
n_nop = 12927 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.003083 
Either_Row_CoL_Bus_Util = 0.003546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0261312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12973 n_nop=12927 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006167
n_activity=224 dram_eff=0.3571
bk0: 12a 12849i bk1: 12a 12838i bk2: 0a 12970i bk3: 0a 12972i bk4: 0a 12972i bk5: 0a 12972i bk6: 0a 12973i bk7: 0a 12973i bk8: 0a 12973i bk9: 0a 12973i bk10: 0a 12973i bk11: 0a 12973i bk12: 0a 12974i bk13: 0a 12974i bk14: 0a 12974i bk15: 0a 12975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006167 
total_CMD = 12973 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 12798 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12973 
n_nop = 12927 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.003083 
Either_Row_CoL_Bus_Util = 0.003546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0258999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12973 n_nop=12927 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006167
n_activity=224 dram_eff=0.3571
bk0: 12a 12849i bk1: 12a 12838i bk2: 0a 12970i bk3: 0a 12972i bk4: 0a 12972i bk5: 0a 12972i bk6: 0a 12973i bk7: 0a 12973i bk8: 0a 12973i bk9: 0a 12973i bk10: 0a 12973i bk11: 0a 12973i bk12: 0a 12974i bk13: 0a 12974i bk14: 0a 12974i bk15: 0a 12975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006167 
total_CMD = 12973 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 12798 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12973 
n_nop = 12927 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.003083 
Either_Row_CoL_Bus_Util = 0.003546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0255145
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12973 n_nop=12939 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004933
n_activity=120 dram_eff=0.5333
bk0: 8a 12879i bk1: 8a 12869i bk2: 0a 12971i bk3: 0a 12973i bk4: 0a 12973i bk5: 0a 12973i bk6: 0a 12973i bk7: 0a 12973i bk8: 0a 12973i bk9: 0a 12973i bk10: 0a 12973i bk11: 0a 12973i bk12: 0a 12973i bk13: 0a 12973i bk14: 0a 12973i bk15: 0a 12974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004933 
total_CMD = 12973 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12862 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12973 
n_nop = 12939 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.002467 
Either_Row_CoL_Bus_Util = 0.002621 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.025977
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12973 n_nop=12939 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004933
n_activity=120 dram_eff=0.5333
bk0: 8a 12879i bk1: 8a 12869i bk2: 0a 12971i bk3: 0a 12973i bk4: 0a 12973i bk5: 0a 12973i bk6: 0a 12973i bk7: 0a 12973i bk8: 0a 12973i bk9: 0a 12973i bk10: 0a 12973i bk11: 0a 12973i bk12: 0a 12973i bk13: 0a 12973i bk14: 0a 12973i bk15: 0a 12974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004933 
total_CMD = 12973 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12862 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12973 
n_nop = 12939 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.002467 
Either_Row_CoL_Bus_Util = 0.002621 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0255916
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12973 n_nop=12939 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004933
n_activity=120 dram_eff=0.5333
bk0: 8a 12879i bk1: 8a 12869i bk2: 0a 12971i bk3: 0a 12973i bk4: 0a 12973i bk5: 0a 12973i bk6: 0a 12973i bk7: 0a 12973i bk8: 0a 12973i bk9: 0a 12973i bk10: 0a 12973i bk11: 0a 12973i bk12: 0a 12973i bk13: 0a 12973i bk14: 0a 12973i bk15: 0a 12974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004933 
total_CMD = 12973 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12862 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12973 
n_nop = 12939 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.002467 
Either_Row_CoL_Bus_Util = 0.002621 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0260541
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12973 n_nop=12939 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004933
n_activity=120 dram_eff=0.5333
bk0: 8a 12879i bk1: 8a 12869i bk2: 0a 12971i bk3: 0a 12973i bk4: 0a 12973i bk5: 0a 12973i bk6: 0a 12973i bk7: 0a 12973i bk8: 0a 12973i bk9: 0a 12973i bk10: 0a 12973i bk11: 0a 12973i bk12: 0a 12973i bk13: 0a 12973i bk14: 0a 12973i bk15: 0a 12974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004933 
total_CMD = 12973 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12862 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12973 
n_nop = 12939 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.002467 
Either_Row_CoL_Bus_Util = 0.002621 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0256687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 116, Miss = 3, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 116, Miss = 3, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 116, Miss = 3, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1880
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1344
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 68
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3088
icnt_total_pkts_simt_to_mem=3544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9786
	minimum = 6
	maximum = 40
Network latency average = 12.9286
	minimum = 6
	maximum = 40
Slowest packet = 3585
Flit latency average = 12.5788
	minimum = 6
	maximum = 38
Slowest flit = 6235
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00402588
	minimum = 0 (at node 0)
	maximum = 0.0251618 (at node 4)
Accepted packet rate average = 0.00402588
	minimum = 0 (at node 0)
	maximum = 0.0251618 (at node 4)
Injected flit rate average = 0.00839684
	minimum = 0 (at node 0)
	maximum = 0.0481668 (at node 4)
Accepted flit rate average= 0.00839684
	minimum = 0 (at node 0)
	maximum = 0.0567937 (at node 4)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3873 (7 samples)
	minimum = 6 (7 samples)
	maximum = 53.7143 (7 samples)
Network latency average = 11.9435 (7 samples)
	minimum = 6 (7 samples)
	maximum = 53.7143 (7 samples)
Flit latency average = 11.9299 (7 samples)
	minimum = 6 (7 samples)
	maximum = 51.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00933657 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0583536 (7 samples)
Accepted packet rate average = 0.00933657 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0583536 (7 samples)
Injected flit rate average = 0.0164367 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.110004 (7 samples)
Accepted flit rate average = 0.0164367 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0954547 (7 samples)
Injected packet size average = 1.76046 (7 samples)
Accepted packet size average = 1.76046 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 98816 (inst/sec)
gpgpu_simulation_rate = 4171 (cycle/sec)
gpgpu_silicon_slowdown = 385279x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70202db8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 999
gpu_sim_insn = 37888
gpu_ipc =      37.9259
gpu_tot_sim_cycle = 9342
gpu_tot_sim_insn = 235520
gpu_tot_ipc =      25.2109
gpu_tot_issued_cta = 32
gpu_occupancy = 12.1457% 
gpu_tot_occupancy = 11.8083% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 64
partiton_level_parallism =       0.1401
partiton_level_parallism_total  =       0.2162
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.1909
L2_BW  =       7.2066 GB/Sec
L2_BW_total  =      11.1193 GB/Sec
gpu_total_sim_rate=117760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3840
	L1I_total_cache_misses = 640
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 960
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.6000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 560
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3840

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 239616
gpgpu_n_tot_w_icount = 7488
gpgpu_n_stall_shd_mem = 4228
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 1408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1408
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:648	W0_Idle:47106	W0_Scoreboard:19196	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7488
single_issue_nums: WS0:3232	WS1:3232	
dual_issue_nums: WS0:256	WS1:256	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68608 {40:1024,72:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11264 {8:1408,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 70 
averagemflatency = 160 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 13 
mrq_lat_table:25 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1879 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	553 	1467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1538 	264 	130 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        963       944    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        943       931    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        945       948    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        963       946    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1204      1213    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1210      1210    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1221      1230    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1231      1240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14526 n_nop=14474 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006058
n_activity=265 dram_eff=0.3321
bk0: 16a 14372i bk1: 12a 14390i bk2: 0a 14523i bk3: 0a 14526i bk4: 0a 14526i bk5: 0a 14526i bk6: 0a 14526i bk7: 0a 14526i bk8: 0a 14526i bk9: 0a 14526i bk10: 0a 14526i bk11: 0a 14526i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006058 
total_CMD = 14526 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 14330 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14526 
n_nop = 14474 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000551 
CoL_Bus_Util = 0.003029 
Either_Row_CoL_Bus_Util = 0.003580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0315985
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14526 n_nop=14480 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005507
n_activity=225 dram_eff=0.3556
bk0: 12a 14402i bk1: 12a 14390i bk2: 0a 14523i bk3: 0a 14525i bk4: 0a 14525i bk5: 0a 14525i bk6: 0a 14526i bk7: 0a 14526i bk8: 0a 14526i bk9: 0a 14526i bk10: 0a 14526i bk11: 0a 14526i bk12: 0a 14527i bk13: 0a 14527i bk14: 0a 14527i bk15: 0a 14528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005507 
total_CMD = 14526 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 14350 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14526 
n_nop = 14480 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.002754 
Either_Row_CoL_Bus_Util = 0.003167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0233375
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14526 n_nop=14480 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005507
n_activity=224 dram_eff=0.3571
bk0: 12a 14402i bk1: 12a 14391i bk2: 0a 14523i bk3: 0a 14525i bk4: 0a 14525i bk5: 0a 14525i bk6: 0a 14526i bk7: 0a 14526i bk8: 0a 14526i bk9: 0a 14526i bk10: 0a 14526i bk11: 0a 14526i bk12: 0a 14527i bk13: 0a 14527i bk14: 0a 14527i bk15: 0a 14528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005507 
total_CMD = 14526 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 14351 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14526 
n_nop = 14480 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.002754 
Either_Row_CoL_Bus_Util = 0.003167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0231309
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14526 n_nop=14480 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005507
n_activity=224 dram_eff=0.3571
bk0: 12a 14402i bk1: 12a 14391i bk2: 0a 14523i bk3: 0a 14525i bk4: 0a 14525i bk5: 0a 14525i bk6: 0a 14526i bk7: 0a 14526i bk8: 0a 14526i bk9: 0a 14526i bk10: 0a 14526i bk11: 0a 14526i bk12: 0a 14527i bk13: 0a 14527i bk14: 0a 14527i bk15: 0a 14528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005507 
total_CMD = 14526 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 14351 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14526 
n_nop = 14480 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.002754 
Either_Row_CoL_Bus_Util = 0.003167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0227867
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14526 n_nop=14492 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004406
n_activity=120 dram_eff=0.5333
bk0: 8a 14432i bk1: 8a 14422i bk2: 0a 14524i bk3: 0a 14526i bk4: 0a 14526i bk5: 0a 14526i bk6: 0a 14526i bk7: 0a 14526i bk8: 0a 14526i bk9: 0a 14526i bk10: 0a 14526i bk11: 0a 14526i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004406 
total_CMD = 14526 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14415 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14526 
n_nop = 14492 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0231998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14526 n_nop=14492 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004406
n_activity=120 dram_eff=0.5333
bk0: 8a 14432i bk1: 8a 14422i bk2: 0a 14524i bk3: 0a 14526i bk4: 0a 14526i bk5: 0a 14526i bk6: 0a 14526i bk7: 0a 14526i bk8: 0a 14526i bk9: 0a 14526i bk10: 0a 14526i bk11: 0a 14526i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004406 
total_CMD = 14526 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14415 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14526 
n_nop = 14492 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0228556
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14526 n_nop=14492 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004406
n_activity=120 dram_eff=0.5333
bk0: 8a 14432i bk1: 8a 14422i bk2: 0a 14524i bk3: 0a 14526i bk4: 0a 14526i bk5: 0a 14526i bk6: 0a 14526i bk7: 0a 14526i bk8: 0a 14526i bk9: 0a 14526i bk10: 0a 14526i bk11: 0a 14526i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004406 
total_CMD = 14526 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14415 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14526 
n_nop = 14492 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0232686
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14526 n_nop=14492 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004406
n_activity=120 dram_eff=0.5333
bk0: 8a 14432i bk1: 8a 14422i bk2: 0a 14524i bk3: 0a 14526i bk4: 0a 14526i bk5: 0a 14526i bk6: 0a 14526i bk7: 0a 14526i bk8: 0a 14526i bk9: 0a 14526i bk10: 0a 14526i bk11: 0a 14526i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004406 
total_CMD = 14526 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14415 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14526 
n_nop = 14492 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0229244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 4, Miss_rate = 0.027, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2020
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3404
icnt_total_pkts_simt_to_mem=3812
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 48
Network latency average = 12.8714
	minimum = 6
	maximum = 48
Slowest packet = 3865
Flit latency average = 12.4555
	minimum = 6
	maximum = 46
Slowest flit = 6819
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00560561
	minimum = 0 (at node 0)
	maximum = 0.035035 (at node 8)
Accepted packet rate average = 0.00560561
	minimum = 0 (at node 0)
	maximum = 0.035035 (at node 8)
Injected flit rate average = 0.0116917
	minimum = 0 (at node 0)
	maximum = 0.0670671 (at node 8)
Accepted flit rate average= 0.0116917
	minimum = 0 (at node 0)
	maximum = 0.0790791 (at node 8)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4425 (8 samples)
	minimum = 6 (8 samples)
	maximum = 53 (8 samples)
Network latency average = 12.0595 (8 samples)
	minimum = 6 (8 samples)
	maximum = 53 (8 samples)
Flit latency average = 11.9956 (8 samples)
	minimum = 6 (8 samples)
	maximum = 51 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0088702 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0554387 (8 samples)
Accepted packet rate average = 0.0088702 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0554387 (8 samples)
Injected flit rate average = 0.0158436 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.104637 (8 samples)
Accepted flit rate average = 0.0158436 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0934078 (8 samples)
Injected packet size average = 1.78616 (8 samples)
Accepted packet size average = 1.78616 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 117760 (inst/sec)
gpgpu_simulation_rate = 4671 (cycle/sec)
gpgpu_silicon_slowdown = 344037x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coalesced         , Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70202f52 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z24transposeNoBankConflictsPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z24transposeNoBankConflictsPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 1249
gpu_sim_insn = 35840
gpu_ipc =      28.6950
gpu_tot_sim_cycle = 10591
gpu_tot_sim_insn = 271360
gpu_tot_ipc =      25.6218
gpu_tot_issued_cta = 36
gpu_occupancy = 12.2173% 
gpu_tot_occupancy = 11.8566% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 80
partiton_level_parallism =       0.1121
partiton_level_parallism_total  =       0.2039
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.1665
L2_BW  =       5.7641 GB/Sec
L2_BW_total  =      10.4878 GB/Sec
gpu_total_sim_rate=135680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4416
	L1I_total_cache_misses = 736
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1088
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.5294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4416

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 275456
gpgpu_n_tot_w_icount = 8608
gpgpu_n_stall_shd_mem = 4480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 1472
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 10240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 512
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:728	W0_Idle:54038	W0_Scoreboard:21008	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8608
single_issue_nums: WS0:3760	WS1:3760	
dual_issue_nums: WS0:272	WS1:272	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73216 {40:1024,72:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 736 {8:92,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41472 {72:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11776 {8:1472,}
traffic_breakdown_memtocore[INST_ACC_R] = 12512 {136:92,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 70 
averagemflatency = 160 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 13 
mrq_lat_table:27 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2007 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	605 	1555 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1614 	288 	158 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1012      1001    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1001       989    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1006      1010    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1026      1004    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1026      1034    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1291      1293    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1303      1313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1315      1325    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16468 n_nop=16416 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005344
n_activity=265 dram_eff=0.3321
bk0: 16a 16314i bk1: 12a 16332i bk2: 0a 16465i bk3: 0a 16468i bk4: 0a 16468i bk5: 0a 16468i bk6: 0a 16468i bk7: 0a 16468i bk8: 0a 16468i bk9: 0a 16468i bk10: 0a 16468i bk11: 0a 16468i bk12: 0a 16468i bk13: 0a 16468i bk14: 0a 16468i bk15: 0a 16469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005344 
total_CMD = 16468 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16468 
n_nop = 16416 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.002672 
Either_Row_CoL_Bus_Util = 0.003158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0278722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16468 n_nop=16422 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004858
n_activity=225 dram_eff=0.3556
bk0: 12a 16344i bk1: 12a 16332i bk2: 0a 16465i bk3: 0a 16467i bk4: 0a 16467i bk5: 0a 16467i bk6: 0a 16468i bk7: 0a 16468i bk8: 0a 16468i bk9: 0a 16468i bk10: 0a 16468i bk11: 0a 16468i bk12: 0a 16469i bk13: 0a 16469i bk14: 0a 16469i bk15: 0a 16470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004858 
total_CMD = 16468 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 16292 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16468 
n_nop = 16422 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000364 
CoL_Bus_Util = 0.002429 
Either_Row_CoL_Bus_Util = 0.002793 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0205854
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16468 n_nop=16422 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004858
n_activity=224 dram_eff=0.3571
bk0: 12a 16344i bk1: 12a 16333i bk2: 0a 16465i bk3: 0a 16467i bk4: 0a 16467i bk5: 0a 16467i bk6: 0a 16468i bk7: 0a 16468i bk8: 0a 16468i bk9: 0a 16468i bk10: 0a 16468i bk11: 0a 16468i bk12: 0a 16469i bk13: 0a 16469i bk14: 0a 16469i bk15: 0a 16470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004858 
total_CMD = 16468 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 16293 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16468 
n_nop = 16422 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000364 
CoL_Bus_Util = 0.002429 
Either_Row_CoL_Bus_Util = 0.002793 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0204032
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16468 n_nop=16422 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004858
n_activity=224 dram_eff=0.3571
bk0: 12a 16344i bk1: 12a 16333i bk2: 0a 16465i bk3: 0a 16467i bk4: 0a 16467i bk5: 0a 16467i bk6: 0a 16468i bk7: 0a 16468i bk8: 0a 16468i bk9: 0a 16468i bk10: 0a 16468i bk11: 0a 16468i bk12: 0a 16469i bk13: 0a 16469i bk14: 0a 16469i bk15: 0a 16470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004858 
total_CMD = 16468 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 16293 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16468 
n_nop = 16422 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000364 
CoL_Bus_Util = 0.002429 
Either_Row_CoL_Bus_Util = 0.002793 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0200996
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16468 n_nop=16422 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004858
n_activity=224 dram_eff=0.3571
bk0: 12a 16344i bk1: 12a 16333i bk2: 0a 16465i bk3: 0a 16467i bk4: 0a 16467i bk5: 0a 16467i bk6: 0a 16468i bk7: 0a 16468i bk8: 0a 16468i bk9: 0a 16468i bk10: 0a 16468i bk11: 0a 16468i bk12: 0a 16469i bk13: 0a 16469i bk14: 0a 16469i bk15: 0a 16470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004858 
total_CMD = 16468 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 16293 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16468 
n_nop = 16422 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000364 
CoL_Bus_Util = 0.002429 
Either_Row_CoL_Bus_Util = 0.002793 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0204639
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16468 n_nop=16434 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003886
n_activity=120 dram_eff=0.5333
bk0: 8a 16374i bk1: 8a 16364i bk2: 0a 16466i bk3: 0a 16468i bk4: 0a 16468i bk5: 0a 16468i bk6: 0a 16468i bk7: 0a 16468i bk8: 0a 16468i bk9: 0a 16468i bk10: 0a 16468i bk11: 0a 16468i bk12: 0a 16468i bk13: 0a 16468i bk14: 0a 16468i bk15: 0a 16469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003886 
total_CMD = 16468 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16357 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16468 
n_nop = 16434 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.002065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0201603
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16468 n_nop=16434 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003886
n_activity=120 dram_eff=0.5333
bk0: 8a 16374i bk1: 8a 16364i bk2: 0a 16466i bk3: 0a 16468i bk4: 0a 16468i bk5: 0a 16468i bk6: 0a 16468i bk7: 0a 16468i bk8: 0a 16468i bk9: 0a 16468i bk10: 0a 16468i bk11: 0a 16468i bk12: 0a 16468i bk13: 0a 16468i bk14: 0a 16468i bk15: 0a 16469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003886 
total_CMD = 16468 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16357 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16468 
n_nop = 16434 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.002065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0205247
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16468 n_nop=16434 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003886
n_activity=120 dram_eff=0.5333
bk0: 8a 16374i bk1: 8a 16364i bk2: 0a 16466i bk3: 0a 16468i bk4: 0a 16468i bk5: 0a 16468i bk6: 0a 16468i bk7: 0a 16468i bk8: 0a 16468i bk9: 0a 16468i bk10: 0a 16468i bk11: 0a 16468i bk12: 0a 16468i bk13: 0a 16468i bk14: 0a 16468i bk15: 0a 16469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003886 
total_CMD = 16468 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16357 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16468 
n_nop = 16434 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.002065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.020221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 4, Miss_rate = 0.026, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 136, Miss = 3, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 132, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 132, Miss = 3, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2160
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 92
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3720
icnt_total_pkts_simt_to_mem=4080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9571
	minimum = 6
	maximum = 40
Network latency average = 12.9071
	minimum = 6
	maximum = 40
Slowest packet = 4161
Flit latency average = 12.5514
	minimum = 6
	maximum = 38
Slowest flit = 7451
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00448359
	minimum = 0 (at node 0)
	maximum = 0.0280224 (at node 12)
Accepted packet rate average = 0.00448359
	minimum = 0 (at node 0)
	maximum = 0.0280224 (at node 12)
Injected flit rate average = 0.00935148
	minimum = 0 (at node 0)
	maximum = 0.0536429 (at node 12)
Accepted flit rate average= 0.00935148
	minimum = 0 (at node 0)
	maximum = 0.0632506 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4997 (9 samples)
	minimum = 6 (9 samples)
	maximum = 51.5556 (9 samples)
Network latency average = 12.1537 (9 samples)
	minimum = 6 (9 samples)
	maximum = 51.5556 (9 samples)
Flit latency average = 12.0574 (9 samples)
	minimum = 6 (9 samples)
	maximum = 49.5556 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0083828 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0523925 (9 samples)
Accepted packet rate average = 0.0083828 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0523925 (9 samples)
Injected flit rate average = 0.0151222 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0989706 (9 samples)
Accepted flit rate average = 0.0151222 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.090057 (9 samples)
Injected packet size average = 1.80396 (9 samples)
Accepted packet size average = 1.80396 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 135680 (inst/sec)
gpgpu_simulation_rate = 5295 (cycle/sec)
gpgpu_silicon_slowdown = 303493x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70202f52 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 991
gpu_sim_insn = 35840
gpu_ipc =      36.1655
gpu_tot_sim_cycle = 11582
gpu_tot_sim_insn = 307200
gpu_tot_ipc =      26.5239
gpu_tot_issued_cta = 40
gpu_occupancy = 12.1429% 
gpu_tot_occupancy = 11.8811% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 80
partiton_level_parallism =       0.1413
partiton_level_parallism_total  =       0.1986
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.1455
L2_BW  =       7.2647 GB/Sec
L2_BW_total  =      10.2120 GB/Sec
gpu_total_sim_rate=102400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4992
	L1I_total_cache_misses = 832
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1216
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.4737
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4160
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 832
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 728
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4992

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 311296
gpgpu_n_tot_w_icount = 9728
gpgpu_n_stall_shd_mem = 4732
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 10240
gpgpu_n_shmem_insn = 12288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 576
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1536
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:816	W0_Idle:58874	W0_Scoreboard:22844	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9728
single_issue_nums: WS0:4288	WS1:4288	
dual_issue_nums: WS0:288	WS1:288	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77824 {40:1024,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 832 {8:104,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46080 {72:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_memtocore[INST_ACC_R] = 14144 {136:104,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 70 
averagemflatency = 160 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 13 
mrq_lat_table:27 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2135 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	657 	1643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1698 	312 	178 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1064      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1062      1045    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1070      1069    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1089      1062    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1090      1099    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1374      1368    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1385      1397    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1399      1410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18009 n_nop=17957 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004886
n_activity=265 dram_eff=0.3321
bk0: 16a 17855i bk1: 12a 17873i bk2: 0a 18006i bk3: 0a 18009i bk4: 0a 18009i bk5: 0a 18009i bk6: 0a 18009i bk7: 0a 18009i bk8: 0a 18009i bk9: 0a 18009i bk10: 0a 18009i bk11: 0a 18009i bk12: 0a 18009i bk13: 0a 18009i bk14: 0a 18009i bk15: 0a 18010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004886 
total_CMD = 18009 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 17813 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18009 
n_nop = 17957 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.002443 
Either_Row_CoL_Bus_Util = 0.002887 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0254873
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18009 n_nop=17963 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004442
n_activity=225 dram_eff=0.3556
bk0: 12a 17885i bk1: 12a 17873i bk2: 0a 18006i bk3: 0a 18008i bk4: 0a 18008i bk5: 0a 18008i bk6: 0a 18009i bk7: 0a 18009i bk8: 0a 18009i bk9: 0a 18009i bk10: 0a 18009i bk11: 0a 18009i bk12: 0a 18010i bk13: 0a 18010i bk14: 0a 18010i bk15: 0a 18011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004442 
total_CMD = 18009 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 17833 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18009 
n_nop = 17963 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000333 
CoL_Bus_Util = 0.002221 
Either_Row_CoL_Bus_Util = 0.002554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0188239
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18009 n_nop=17963 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004442
n_activity=224 dram_eff=0.3571
bk0: 12a 17885i bk1: 12a 17874i bk2: 0a 18006i bk3: 0a 18008i bk4: 0a 18008i bk5: 0a 18008i bk6: 0a 18009i bk7: 0a 18009i bk8: 0a 18009i bk9: 0a 18009i bk10: 0a 18009i bk11: 0a 18009i bk12: 0a 18010i bk13: 0a 18010i bk14: 0a 18010i bk15: 0a 18011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004442 
total_CMD = 18009 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 17834 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18009 
n_nop = 17963 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000333 
CoL_Bus_Util = 0.002221 
Either_Row_CoL_Bus_Util = 0.002554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0186573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18009 n_nop=17963 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004442
n_activity=224 dram_eff=0.3571
bk0: 12a 17885i bk1: 12a 17874i bk2: 0a 18006i bk3: 0a 18008i bk4: 0a 18008i bk5: 0a 18008i bk6: 0a 18009i bk7: 0a 18009i bk8: 0a 18009i bk9: 0a 18009i bk10: 0a 18009i bk11: 0a 18009i bk12: 0a 18010i bk13: 0a 18010i bk14: 0a 18010i bk15: 0a 18011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004442 
total_CMD = 18009 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 17834 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18009 
n_nop = 17963 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000333 
CoL_Bus_Util = 0.002221 
Either_Row_CoL_Bus_Util = 0.002554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0183797
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18009 n_nop=17963 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004442
n_activity=224 dram_eff=0.3571
bk0: 12a 17885i bk1: 12a 17874i bk2: 0a 18006i bk3: 0a 18008i bk4: 0a 18008i bk5: 0a 18008i bk6: 0a 18009i bk7: 0a 18009i bk8: 0a 18009i bk9: 0a 18009i bk10: 0a 18009i bk11: 0a 18009i bk12: 0a 18010i bk13: 0a 18010i bk14: 0a 18010i bk15: 0a 18011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004442 
total_CMD = 18009 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 17834 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18009 
n_nop = 17963 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000333 
CoL_Bus_Util = 0.002221 
Either_Row_CoL_Bus_Util = 0.002554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0187129
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18009 n_nop=17975 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003554
n_activity=120 dram_eff=0.5333
bk0: 8a 17915i bk1: 8a 17905i bk2: 0a 18007i bk3: 0a 18009i bk4: 0a 18009i bk5: 0a 18009i bk6: 0a 18009i bk7: 0a 18009i bk8: 0a 18009i bk9: 0a 18009i bk10: 0a 18009i bk11: 0a 18009i bk12: 0a 18009i bk13: 0a 18009i bk14: 0a 18009i bk15: 0a 18010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003554 
total_CMD = 18009 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17898 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18009 
n_nop = 17975 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001888 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0184352
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18009 n_nop=17975 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003554
n_activity=120 dram_eff=0.5333
bk0: 8a 17915i bk1: 8a 17905i bk2: 0a 18007i bk3: 0a 18009i bk4: 0a 18009i bk5: 0a 18009i bk6: 0a 18009i bk7: 0a 18009i bk8: 0a 18009i bk9: 0a 18009i bk10: 0a 18009i bk11: 0a 18009i bk12: 0a 18009i bk13: 0a 18009i bk14: 0a 18009i bk15: 0a 18010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003554 
total_CMD = 18009 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17898 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18009 
n_nop = 17975 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001888 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0187684
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18009 n_nop=17975 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003554
n_activity=120 dram_eff=0.5333
bk0: 8a 17915i bk1: 8a 17905i bk2: 0a 18007i bk3: 0a 18009i bk4: 0a 18009i bk5: 0a 18009i bk6: 0a 18009i bk7: 0a 18009i bk8: 0a 18009i bk9: 0a 18009i bk10: 0a 18009i bk11: 0a 18009i bk12: 0a 18009i bk13: 0a 18009i bk14: 0a 18009i bk15: 0a 18010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003554 
total_CMD = 18009 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17898 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18009 
n_nop = 17975 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.001777 
Either_Row_CoL_Bus_Util = 0.001888 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0184908

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164, Miss = 4, Miss_rate = 0.024, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2300
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0187
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 104
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4036
icnt_total_pkts_simt_to_mem=4348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 40
Network latency average = 12.8357
	minimum = 6
	maximum = 40
Slowest packet = 4441
Flit latency average = 12.3767
	minimum = 6
	maximum = 38
Slowest flit = 8035
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00565086
	minimum = 0 (at node 0)
	maximum = 0.0353179 (at node 16)
Accepted packet rate average = 0.00565086
	minimum = 0 (at node 0)
	maximum = 0.0353179 (at node 16)
Injected flit rate average = 0.0117861
	minimum = 0 (at node 0)
	maximum = 0.0676085 (at node 16)
Accepted flit rate average= 0.0117861
	minimum = 0 (at node 0)
	maximum = 0.0797175 (at node 16)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5326 (10 samples)
	minimum = 6 (10 samples)
	maximum = 50.4 (10 samples)
Network latency average = 12.2219 (10 samples)
	minimum = 6 (10 samples)
	maximum = 50.4 (10 samples)
Flit latency average = 12.0893 (10 samples)
	minimum = 6 (10 samples)
	maximum = 48.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0081096 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.050685 (10 samples)
Accepted packet rate average = 0.0081096 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.050685 (10 samples)
Injected flit rate average = 0.0147886 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0958344 (10 samples)
Accepted flit rate average = 0.0147886 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.089023 (10 samples)
Injected packet size average = 1.82359 (10 samples)
Accepted packet size average = 1.82359 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 102400 (inst/sec)
gpgpu_simulation_rate = 3860 (cycle/sec)
gpgpu_silicon_slowdown = 416321x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose optimized         , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70203420 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22transposeCoarseGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22transposeCoarseGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 1362
gpu_sim_insn = 32768
gpu_ipc =      24.0587
gpu_tot_sim_cycle = 12944
gpu_tot_sim_insn = 339968
gpu_tot_ipc =      26.2645
gpu_tot_issued_cta = 44
gpu_occupancy = 12.2163% 
gpu_tot_occupancy = 11.9166% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 104
partiton_level_parallism =       0.1028
partiton_level_parallism_total  =       0.1885
partiton_level_parallism_util =       2.2581
partiton_level_parallism_util_total  =       2.1517
L2_BW  =       5.2859 GB/Sec
L2_BW_total  =       9.6936 GB/Sec
gpu_total_sim_rate=113322

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5504
	L1I_total_cache_misses = 928
	L1I_total_cache_miss_rate = 0.1686
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1344
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.4286
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4576
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 928
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 812
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5504

Total_core_cache_fail_stats:
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 81, 82, 
gpgpu_n_tot_thrd_icount = 344064
gpgpu_n_tot_w_icount = 10752
gpgpu_n_stall_shd_mem = 4989
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 704
gpgpu_n_mem_write_global = 1600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 11264
gpgpu_n_shmem_insn = 14336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 43008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:907	W0_Idle:66883	W0_Scoreboard:24636	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
single_issue_nums: WS0:4732	WS1:4732	
dual_issue_nums: WS0:322	WS1:322	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5632 {8:704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82432 {40:1024,72:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 928 {8:116,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50688 {72:704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12800 {8:1600,}
traffic_breakdown_memtocore[INST_ACC_R] = 15776 {136:116,}
maxmflatency = 310 
max_icnt2mem_latency = 36 
maxmrqlatency = 50 
max_icnt2sh_latency = 76 
averagemflatency = 160 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:30 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2263 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	707 	1731 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1775 	344 	195 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        958      1123    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1122      1103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1131      1130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1152      1122    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1152      1163    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1455      1451    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1466      1478    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1185      1194    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20127 n_nop=20069 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00477
n_activity=317 dram_eff=0.3028
bk0: 20a 19943i bk1: 12a 19990i bk2: 0a 20123i bk3: 0a 20126i bk4: 0a 20126i bk5: 0a 20126i bk6: 0a 20127i bk7: 0a 20127i bk8: 0a 20127i bk9: 0a 20127i bk10: 0a 20127i bk11: 0a 20127i bk12: 0a 20128i bk13: 0a 20128i bk14: 0a 20128i bk15: 0a 20129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004770 
total_CMD = 20127 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 19899 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20127 
n_nop = 20069 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000497 
CoL_Bus_Util = 0.002385 
Either_Row_CoL_Bus_Util = 0.002882 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0228052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20127 n_nop=20081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003975
n_activity=225 dram_eff=0.3556
bk0: 12a 20003i bk1: 12a 19991i bk2: 0a 20124i bk3: 0a 20126i bk4: 0a 20126i bk5: 0a 20126i bk6: 0a 20127i bk7: 0a 20127i bk8: 0a 20127i bk9: 0a 20127i bk10: 0a 20127i bk11: 0a 20127i bk12: 0a 20128i bk13: 0a 20128i bk14: 0a 20128i bk15: 0a 20129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003975 
total_CMD = 20127 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 19951 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20127 
n_nop = 20081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.001987 
Either_Row_CoL_Bus_Util = 0.002285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.016843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20127 n_nop=20081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003975
n_activity=224 dram_eff=0.3571
bk0: 12a 20003i bk1: 12a 19992i bk2: 0a 20124i bk3: 0a 20126i bk4: 0a 20126i bk5: 0a 20126i bk6: 0a 20127i bk7: 0a 20127i bk8: 0a 20127i bk9: 0a 20127i bk10: 0a 20127i bk11: 0a 20127i bk12: 0a 20128i bk13: 0a 20128i bk14: 0a 20128i bk15: 0a 20129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003975 
total_CMD = 20127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20127 
n_nop = 20081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.001987 
Either_Row_CoL_Bus_Util = 0.002285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.016694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20127 n_nop=20081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003975
n_activity=224 dram_eff=0.3571
bk0: 12a 20003i bk1: 12a 19992i bk2: 0a 20124i bk3: 0a 20126i bk4: 0a 20126i bk5: 0a 20126i bk6: 0a 20127i bk7: 0a 20127i bk8: 0a 20127i bk9: 0a 20127i bk10: 0a 20127i bk11: 0a 20127i bk12: 0a 20128i bk13: 0a 20128i bk14: 0a 20128i bk15: 0a 20129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003975 
total_CMD = 20127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20127 
n_nop = 20081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.001987 
Either_Row_CoL_Bus_Util = 0.002285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0164456
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20127 n_nop=20081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003975
n_activity=224 dram_eff=0.3571
bk0: 12a 20003i bk1: 12a 19992i bk2: 0a 20124i bk3: 0a 20126i bk4: 0a 20126i bk5: 0a 20126i bk6: 0a 20127i bk7: 0a 20127i bk8: 0a 20127i bk9: 0a 20127i bk10: 0a 20127i bk11: 0a 20127i bk12: 0a 20128i bk13: 0a 20128i bk14: 0a 20128i bk15: 0a 20129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003975 
total_CMD = 20127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20127 
n_nop = 20081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.001987 
Either_Row_CoL_Bus_Util = 0.002285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0167437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20127 n_nop=20093 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00318
n_activity=120 dram_eff=0.5333
bk0: 8a 20033i bk1: 8a 20023i bk2: 0a 20125i bk3: 0a 20127i bk4: 0a 20127i bk5: 0a 20127i bk6: 0a 20127i bk7: 0a 20127i bk8: 0a 20127i bk9: 0a 20127i bk10: 0a 20127i bk11: 0a 20127i bk12: 0a 20127i bk13: 0a 20127i bk14: 0a 20127i bk15: 0a 20128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003180 
total_CMD = 20127 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 20016 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20127 
n_nop = 20093 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001689 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0164953
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20127 n_nop=20093 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00318
n_activity=120 dram_eff=0.5333
bk0: 8a 20033i bk1: 8a 20023i bk2: 0a 20125i bk3: 0a 20127i bk4: 0a 20127i bk5: 0a 20127i bk6: 0a 20127i bk7: 0a 20127i bk8: 0a 20127i bk9: 0a 20127i bk10: 0a 20127i bk11: 0a 20127i bk12: 0a 20127i bk13: 0a 20127i bk14: 0a 20127i bk15: 0a 20128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003180 
total_CMD = 20127 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 20016 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20127 
n_nop = 20093 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001689 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0167934
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20127 n_nop=20081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003975
n_activity=224 dram_eff=0.3571
bk0: 12a 20003i bk1: 12a 19992i bk2: 0a 20124i bk3: 0a 20126i bk4: 0a 20126i bk5: 0a 20126i bk6: 0a 20127i bk7: 0a 20127i bk8: 0a 20127i bk9: 0a 20127i bk10: 0a 20127i bk11: 0a 20127i bk12: 0a 20128i bk13: 0a 20128i bk14: 0a 20128i bk15: 0a 20129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003975 
total_CMD = 20127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20127 
n_nop = 20081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.001987 
Either_Row_CoL_Bus_Util = 0.002285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0165449

========= L2 cache stats =========
L2_cache_bank[0]: Access = 176, Miss = 5, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 144, Miss = 2, Miss_rate = 0.014, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 144, Miss = 2, Miss_rate = 0.014, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 144, Miss = 2, Miss_rate = 0.014, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 144, Miss = 2, Miss_rate = 0.014, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 148, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 148, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 2440
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0189
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 116
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4352
icnt_total_pkts_simt_to_mem=4616
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.5143
	minimum = 6
	maximum = 74
Network latency average = 13.5643
	minimum = 6
	maximum = 74
Slowest packet = 4697
Flit latency average = 13.3801
	minimum = 6
	maximum = 72
Slowest flit = 8547
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0041116
	minimum = 0 (at node 4)
	maximum = 0.0256975 (at node 0)
Accepted packet rate average = 0.0041116
	minimum = 0 (at node 4)
	maximum = 0.0256975 (at node 0)
Injected flit rate average = 0.00857562
	minimum = 0 (at node 4)
	maximum = 0.0491924 (at node 0)
Accepted flit rate average= 0.00857562
	minimum = 0 (at node 4)
	maximum = 0.0580029 (at node 0)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6218 (11 samples)
	minimum = 6 (11 samples)
	maximum = 52.5455 (11 samples)
Network latency average = 12.3439 (11 samples)
	minimum = 6 (11 samples)
	maximum = 52.5455 (11 samples)
Flit latency average = 12.2067 (11 samples)
	minimum = 6 (11 samples)
	maximum = 50.5455 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00774615 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0484134 (11 samples)
Accepted packet rate average = 0.00774615 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0484134 (11 samples)
Injected flit rate average = 0.0142238 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0915942 (11 samples)
Accepted flit rate average = 0.0142238 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.086203 (11 samples)
Injected packet size average = 1.83624 (11 samples)
Accepted packet size average = 1.83624 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 113322 (inst/sec)
gpgpu_simulation_rate = 4314 (cycle/sec)
gpgpu_silicon_slowdown = 372508x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70203420 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 969
gpu_sim_insn = 32768
gpu_ipc =      33.8163
gpu_tot_sim_cycle = 13913
gpu_tot_sim_insn = 372736
gpu_tot_ipc =      26.7905
gpu_tot_issued_cta = 48
gpu_occupancy = 12.1347% 
gpu_tot_occupancy = 11.9318% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 104
partiton_level_parallism =       0.1445
partiton_level_parallism_total  =       0.1854
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.1340
L2_BW  =       7.4297 GB/Sec
L2_BW_total  =       9.5360 GB/Sec
gpu_total_sim_rate=124245

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6016
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.1702
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1472
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3913
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4992
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 896
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1472
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6016

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 81, 82, 
gpgpu_n_tot_thrd_icount = 376832
gpgpu_n_tot_w_icount = 11776
gpgpu_n_stall_shd_mem = 5241
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 1664
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 47104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:983	W0_Idle:71727	W0_Scoreboard:26432	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11776
single_issue_nums: WS0:5180	WS1:5172	
dual_issue_nums: WS0:354	WS1:358	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 87040 {40:1024,72:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 1024 {8:128,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13312 {8:1664,}
traffic_breakdown_memtocore[INST_ACC_R] = 17408 {136:128,}
maxmflatency = 310 
max_icnt2mem_latency = 36 
maxmrqlatency = 50 
max_icnt2sh_latency = 76 
averagemflatency = 160 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 14 
mrq_lat_table:30 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2391 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	759 	1819 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1851 	384 	203 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1008      1182    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1182      1161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1190      1190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1213      1184    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1215      1226    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1535      1532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1546      1560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1249      1259    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21575 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004438
n_activity=317 dram_eff=0.3028
bk0: 20a 21449i bk1: 12a 21496i bk2: 0a 21629i bk3: 0a 21632i bk4: 0a 21632i bk5: 0a 21632i bk6: 0a 21633i bk7: 0a 21633i bk8: 0a 21633i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21634i bk13: 0a 21634i bk14: 0a 21634i bk15: 0a 21635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004438 
total_CMD = 21633 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 21405 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21633 
n_nop = 21575 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.002219 
Either_Row_CoL_Bus_Util = 0.002681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0212176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21587 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003698
n_activity=225 dram_eff=0.3556
bk0: 12a 21509i bk1: 12a 21497i bk2: 0a 21630i bk3: 0a 21632i bk4: 0a 21632i bk5: 0a 21632i bk6: 0a 21633i bk7: 0a 21633i bk8: 0a 21633i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21634i bk13: 0a 21634i bk14: 0a 21634i bk15: 0a 21635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003698 
total_CMD = 21633 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 21457 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21633 
n_nop = 21587 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.001849 
Either_Row_CoL_Bus_Util = 0.002126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0156705
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21587 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003698
n_activity=224 dram_eff=0.3571
bk0: 12a 21509i bk1: 12a 21498i bk2: 0a 21630i bk3: 0a 21632i bk4: 0a 21632i bk5: 0a 21632i bk6: 0a 21633i bk7: 0a 21633i bk8: 0a 21633i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21634i bk13: 0a 21634i bk14: 0a 21634i bk15: 0a 21635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003698 
total_CMD = 21633 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21458 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21633 
n_nop = 21587 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.001849 
Either_Row_CoL_Bus_Util = 0.002126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0155318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21587 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003698
n_activity=224 dram_eff=0.3571
bk0: 12a 21509i bk1: 12a 21498i bk2: 0a 21630i bk3: 0a 21632i bk4: 0a 21632i bk5: 0a 21632i bk6: 0a 21633i bk7: 0a 21633i bk8: 0a 21633i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21634i bk13: 0a 21634i bk14: 0a 21634i bk15: 0a 21635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003698 
total_CMD = 21633 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21458 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21633 
n_nop = 21587 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.001849 
Either_Row_CoL_Bus_Util = 0.002126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153007
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21587 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003698
n_activity=224 dram_eff=0.3571
bk0: 12a 21509i bk1: 12a 21498i bk2: 0a 21630i bk3: 0a 21632i bk4: 0a 21632i bk5: 0a 21632i bk6: 0a 21633i bk7: 0a 21633i bk8: 0a 21633i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21634i bk13: 0a 21634i bk14: 0a 21634i bk15: 0a 21635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003698 
total_CMD = 21633 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21458 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21633 
n_nop = 21587 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.001849 
Either_Row_CoL_Bus_Util = 0.002126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0155781
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21599 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002958
n_activity=120 dram_eff=0.5333
bk0: 8a 21539i bk1: 8a 21529i bk2: 0a 21631i bk3: 0a 21633i bk4: 0a 21633i bk5: 0a 21633i bk6: 0a 21633i bk7: 0a 21633i bk8: 0a 21633i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21633i bk13: 0a 21633i bk14: 0a 21633i bk15: 0a 21634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002958 
total_CMD = 21633 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21522 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21633 
n_nop = 21599 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001479 
Either_Row_CoL_Bus_Util = 0.001572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21599 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002958
n_activity=120 dram_eff=0.5333
bk0: 8a 21539i bk1: 8a 21529i bk2: 0a 21631i bk3: 0a 21633i bk4: 0a 21633i bk5: 0a 21633i bk6: 0a 21633i bk7: 0a 21633i bk8: 0a 21633i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21633i bk13: 0a 21633i bk14: 0a 21633i bk15: 0a 21634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002958 
total_CMD = 21633 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21522 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21633 
n_nop = 21599 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001479 
Either_Row_CoL_Bus_Util = 0.001572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0156243
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21587 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003698
n_activity=224 dram_eff=0.3571
bk0: 12a 21509i bk1: 12a 21498i bk2: 0a 21630i bk3: 0a 21632i bk4: 0a 21632i bk5: 0a 21632i bk6: 0a 21633i bk7: 0a 21633i bk8: 0a 21633i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21634i bk13: 0a 21634i bk14: 0a 21634i bk15: 0a 21635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003698 
total_CMD = 21633 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21458 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21633 
n_nop = 21587 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.001849 
Either_Row_CoL_Bus_Util = 0.002126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188, Miss = 5, Miss_rate = 0.027, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 152, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 152, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 152, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 2580
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0178
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 76
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1664
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 128
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4668
icnt_total_pkts_simt_to_mem=4884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 62
Network latency average = 12.8643
	minimum = 6
	maximum = 62
Slowest packet = 4963
Flit latency average = 12.4486
	minimum = 6
	maximum = 60
Slowest flit = 9089
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00577915
	minimum = 0 (at node 0)
	maximum = 0.0361197 (at node 4)
Accepted packet rate average = 0.00577915
	minimum = 0 (at node 0)
	maximum = 0.0361197 (at node 4)
Injected flit rate average = 0.0120537
	minimum = 0 (at node 0)
	maximum = 0.0691434 (at node 4)
Accepted flit rate average= 0.0120537
	minimum = 0 (at node 0)
	maximum = 0.0815273 (at node 4)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.639 (12 samples)
	minimum = 6 (12 samples)
	maximum = 53.3333 (12 samples)
Network latency average = 12.3873 (12 samples)
	minimum = 6 (12 samples)
	maximum = 53.3333 (12 samples)
Flit latency average = 12.2268 (12 samples)
	minimum = 6 (12 samples)
	maximum = 51.3333 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00758223 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.047389 (12 samples)
Accepted packet rate average = 0.00758223 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.047389 (12 samples)
Injected flit rate average = 0.0140429 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0897233 (12 samples)
Accepted flit rate average = 0.0140429 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0858134 (12 samples)
Injected packet size average = 1.85208 (12 samples)
Accepted packet size average = 1.85208 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 124245 (inst/sec)
gpgpu_simulation_rate = 4637 (cycle/sec)
gpgpu_silicon_slowdown = 346560x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coarse-grained    , Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70203286 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z20transposeFineGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20transposeFineGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 1228
gpu_sim_insn = 30720
gpu_ipc =      25.0163
gpu_tot_sim_cycle = 15141
gpu_tot_sim_insn = 403456
gpu_tot_ipc =      26.6466
gpu_tot_issued_cta = 52
gpu_occupancy = 12.2124% 
gpu_tot_occupancy = 11.9546% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 120
partiton_level_parallism =       0.1140
partiton_level_parallism_total  =       0.1796
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.1184
L2_BW  =       5.8627 GB/Sec
L2_BW_total  =       9.2380 GB/Sec
gpu_total_sim_rate=134485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6496
	L1I_total_cache_misses = 1120
	L1I_total_cache_miss_rate = 0.1724
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1568
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3673
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 980
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6496

Total_core_cache_fail_stats:
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 81, 82, 
gpgpu_n_tot_thrd_icount = 407552
gpgpu_n_tot_w_icount = 12736
gpgpu_n_stall_shd_mem = 5493
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 832
gpgpu_n_mem_write_global = 1728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 13312
gpgpu_n_store_insn = 13312
gpgpu_n_shmem_insn = 18432
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 50176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 768
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1055	W0_Idle:78711	W0_Scoreboard:28288	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12736
single_issue_nums: WS0:5532	WS1:5524	
dual_issue_nums: WS0:418	WS1:422	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6656 {8:832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 91648 {40:1024,72:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59904 {72:832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13824 {8:1728,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmflatency = 310 
max_icnt2mem_latency = 36 
maxmrqlatency = 50 
max_icnt2sh_latency = 76 
averagemflatency = 160 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:32 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2519 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	811 	1907 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1939 	388 	239 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1053      1240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1243      1218    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1254      1249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1276      1242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1280      1287    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1616      1614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1303      1315    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1318      1320    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23542 n_nop=23484 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004078
n_activity=317 dram_eff=0.3028
bk0: 20a 23358i bk1: 12a 23405i bk2: 0a 23538i bk3: 0a 23541i bk4: 0a 23541i bk5: 0a 23541i bk6: 0a 23542i bk7: 0a 23542i bk8: 0a 23542i bk9: 0a 23542i bk10: 0a 23542i bk11: 0a 23542i bk12: 0a 23543i bk13: 0a 23543i bk14: 0a 23543i bk15: 0a 23544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004078 
total_CMD = 23542 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 23314 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23542 
n_nop = 23484 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.002039 
Either_Row_CoL_Bus_Util = 0.002464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0194971
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23542 n_nop=23496 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003398
n_activity=225 dram_eff=0.3556
bk0: 12a 23418i bk1: 12a 23406i bk2: 0a 23539i bk3: 0a 23541i bk4: 0a 23541i bk5: 0a 23541i bk6: 0a 23542i bk7: 0a 23542i bk8: 0a 23542i bk9: 0a 23542i bk10: 0a 23542i bk11: 0a 23542i bk12: 0a 23543i bk13: 0a 23543i bk14: 0a 23543i bk15: 0a 23544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003398 
total_CMD = 23542 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 23366 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23542 
n_nop = 23496 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.001699 
Either_Row_CoL_Bus_Util = 0.001954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0143998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23542 n_nop=23496 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003398
n_activity=224 dram_eff=0.3571
bk0: 12a 23418i bk1: 12a 23407i bk2: 0a 23539i bk3: 0a 23541i bk4: 0a 23541i bk5: 0a 23541i bk6: 0a 23542i bk7: 0a 23542i bk8: 0a 23542i bk9: 0a 23542i bk10: 0a 23542i bk11: 0a 23542i bk12: 0a 23543i bk13: 0a 23543i bk14: 0a 23543i bk15: 0a 23544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003398 
total_CMD = 23542 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 23367 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23542 
n_nop = 23496 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.001699 
Either_Row_CoL_Bus_Util = 0.001954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0142724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23542 n_nop=23496 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003398
n_activity=224 dram_eff=0.3571
bk0: 12a 23418i bk1: 12a 23407i bk2: 0a 23539i bk3: 0a 23541i bk4: 0a 23541i bk5: 0a 23541i bk6: 0a 23542i bk7: 0a 23542i bk8: 0a 23542i bk9: 0a 23542i bk10: 0a 23542i bk11: 0a 23542i bk12: 0a 23543i bk13: 0a 23543i bk14: 0a 23543i bk15: 0a 23544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003398 
total_CMD = 23542 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 23367 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23542 
n_nop = 23496 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.001699 
Either_Row_CoL_Bus_Util = 0.001954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.01406
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23542 n_nop=23496 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003398
n_activity=224 dram_eff=0.3571
bk0: 12a 23418i bk1: 12a 23407i bk2: 0a 23539i bk3: 0a 23541i bk4: 0a 23541i bk5: 0a 23541i bk6: 0a 23542i bk7: 0a 23542i bk8: 0a 23542i bk9: 0a 23542i bk10: 0a 23542i bk11: 0a 23542i bk12: 0a 23543i bk13: 0a 23543i bk14: 0a 23543i bk15: 0a 23544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003398 
total_CMD = 23542 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 23367 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23542 
n_nop = 23496 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.001699 
Either_Row_CoL_Bus_Util = 0.001954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0143148
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23542 n_nop=23508 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002719
n_activity=120 dram_eff=0.5333
bk0: 8a 23448i bk1: 8a 23438i bk2: 0a 23540i bk3: 0a 23542i bk4: 0a 23542i bk5: 0a 23542i bk6: 0a 23542i bk7: 0a 23542i bk8: 0a 23542i bk9: 0a 23542i bk10: 0a 23542i bk11: 0a 23542i bk12: 0a 23542i bk13: 0a 23542i bk14: 0a 23542i bk15: 0a 23543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002719 
total_CMD = 23542 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 23431 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23542 
n_nop = 23508 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.001359 
Either_Row_CoL_Bus_Util = 0.001444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0141025
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23542 n_nop=23496 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003398
n_activity=224 dram_eff=0.3571
bk0: 12a 23418i bk1: 12a 23407i bk2: 0a 23539i bk3: 0a 23541i bk4: 0a 23541i bk5: 0a 23541i bk6: 0a 23542i bk7: 0a 23542i bk8: 0a 23542i bk9: 0a 23542i bk10: 0a 23542i bk11: 0a 23542i bk12: 0a 23543i bk13: 0a 23543i bk14: 0a 23543i bk15: 0a 23544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003398 
total_CMD = 23542 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 23367 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23542 
n_nop = 23496 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.001699 
Either_Row_CoL_Bus_Util = 0.001954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0143573
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23542 n_nop=23496 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003398
n_activity=224 dram_eff=0.3571
bk0: 12a 23418i bk1: 12a 23407i bk2: 0a 23539i bk3: 0a 23541i bk4: 0a 23541i bk5: 0a 23541i bk6: 0a 23542i bk7: 0a 23542i bk8: 0a 23542i bk9: 0a 23542i bk10: 0a 23542i bk11: 0a 23542i bk12: 0a 23543i bk13: 0a 23543i bk14: 0a 23543i bk15: 0a 23544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003398 
total_CMD = 23542 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 23367 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23542 
n_nop = 23496 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.001699 
Either_Row_CoL_Bus_Util = 0.001954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0141449

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196, Miss = 5, Miss_rate = 0.026, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 2, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 164, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 164, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 172, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 168, Miss = 3, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 2720
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0176
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1728
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 140
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4984
icnt_total_pkts_simt_to_mem=5152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9143
	minimum = 6
	maximum = 46
Network latency average = 12.8143
	minimum = 6
	maximum = 46
Slowest packet = 5269
Flit latency average = 12.3562
	minimum = 6
	maximum = 44
Slowest flit = 9751
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00456026
	minimum = 0 (at node 0)
	maximum = 0.0285016 (at node 8)
Accepted packet rate average = 0.00456026
	minimum = 0 (at node 0)
	maximum = 0.0285016 (at node 8)
Injected flit rate average = 0.0095114
	minimum = 0 (at node 0)
	maximum = 0.0545603 (at node 8)
Accepted flit rate average= 0.0095114
	minimum = 0 (at node 0)
	maximum = 0.0643322 (at node 8)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6602 (13 samples)
	minimum = 6 (13 samples)
	maximum = 52.7692 (13 samples)
Network latency average = 12.4201 (13 samples)
	minimum = 6 (13 samples)
	maximum = 52.7692 (13 samples)
Flit latency average = 12.2368 (13 samples)
	minimum = 6 (13 samples)
	maximum = 50.7692 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00734977 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0459361 (13 samples)
Accepted packet rate average = 0.00734977 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0459361 (13 samples)
Injected flit rate average = 0.0136944 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0870185 (13 samples)
Accepted flit rate average = 0.0136944 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.084161 (13 samples)
Injected packet size average = 1.86324 (13 samples)
Accepted packet size average = 1.86324 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 134485 (inst/sec)
gpgpu_simulation_rate = 5047 (cycle/sec)
gpgpu_silicon_slowdown = 318406x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e70203286 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 969
gpu_sim_insn = 30720
gpu_ipc =      31.7028
gpu_tot_sim_cycle = 16110
gpu_tot_sim_insn = 434176
gpu_tot_ipc =      26.9507
gpu_tot_issued_cta = 56
gpu_occupancy = 12.1347% 
gpu_tot_occupancy = 11.9654% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 120
partiton_level_parallism =       0.1445
partiton_level_parallism_total  =       0.1775
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.1045
L2_BW  =       7.4297 GB/Sec
L2_BW_total  =       9.1293 GB/Sec
gpu_total_sim_rate=108544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6976
	L1I_total_cache_misses = 1216
	L1I_total_cache_miss_rate = 0.1743
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1664
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3462
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5760
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1216
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1064
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1664
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6976

Total_core_cache_fail_stats:
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 81, 82, 
gpgpu_n_tot_thrd_icount = 438272
gpgpu_n_tot_w_icount = 13696
gpgpu_n_stall_shd_mem = 5745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 1792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 14336
gpgpu_n_shmem_insn = 20480
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 53248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1792
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1135	W0_Idle:83683	W0_Scoreboard:30076	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13696
single_issue_nums: WS0:5884	WS1:5876	
dual_issue_nums: WS0:482	WS1:486	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 96256 {40:1024,72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 1216 {8:152,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64512 {72:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14336 {8:1792,}
traffic_breakdown_memtocore[INST_ACC_R] = 20672 {136:152,}
maxmflatency = 310 
max_icnt2mem_latency = 36 
maxmrqlatency = 50 
max_icnt2sh_latency = 76 
averagemflatency = 159 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 14 
mrq_lat_table:32 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2647 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	863 	1995 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2019 	416 	259 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1101      1308    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1304      1275    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1314      1305    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1339      1302    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1343      1350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1697      1689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1367      1380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1384      1387    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25048 n_nop=24990 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003833
n_activity=317 dram_eff=0.3028
bk0: 20a 24864i bk1: 12a 24911i bk2: 0a 25044i bk3: 0a 25047i bk4: 0a 25047i bk5: 0a 25047i bk6: 0a 25048i bk7: 0a 25048i bk8: 0a 25048i bk9: 0a 25048i bk10: 0a 25048i bk11: 0a 25048i bk12: 0a 25049i bk13: 0a 25049i bk14: 0a 25049i bk15: 0a 25050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003833 
total_CMD = 25048 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 24820 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25048 
n_nop = 24990 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000399 
CoL_Bus_Util = 0.001916 
Either_Row_CoL_Bus_Util = 0.002316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25048 n_nop=25002 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003194
n_activity=225 dram_eff=0.3556
bk0: 12a 24924i bk1: 12a 24912i bk2: 0a 25045i bk3: 0a 25047i bk4: 0a 25047i bk5: 0a 25047i bk6: 0a 25048i bk7: 0a 25048i bk8: 0a 25048i bk9: 0a 25048i bk10: 0a 25048i bk11: 0a 25048i bk12: 0a 25049i bk13: 0a 25049i bk14: 0a 25049i bk15: 0a 25050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003194 
total_CMD = 25048 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 24872 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25048 
n_nop = 25002 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.001597 
Either_Row_CoL_Bus_Util = 0.001836 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.013534
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25048 n_nop=25002 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003194
n_activity=224 dram_eff=0.3571
bk0: 12a 24924i bk1: 12a 24913i bk2: 0a 25045i bk3: 0a 25047i bk4: 0a 25047i bk5: 0a 25047i bk6: 0a 25048i bk7: 0a 25048i bk8: 0a 25048i bk9: 0a 25048i bk10: 0a 25048i bk11: 0a 25048i bk12: 0a 25049i bk13: 0a 25049i bk14: 0a 25049i bk15: 0a 25050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003194 
total_CMD = 25048 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24873 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25048 
n_nop = 25002 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.001597 
Either_Row_CoL_Bus_Util = 0.001836 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0134142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25048 n_nop=25002 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003194
n_activity=224 dram_eff=0.3571
bk0: 12a 24924i bk1: 12a 24913i bk2: 0a 25045i bk3: 0a 25047i bk4: 0a 25047i bk5: 0a 25047i bk6: 0a 25048i bk7: 0a 25048i bk8: 0a 25048i bk9: 0a 25048i bk10: 0a 25048i bk11: 0a 25048i bk12: 0a 25049i bk13: 0a 25049i bk14: 0a 25049i bk15: 0a 25050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003194 
total_CMD = 25048 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24873 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25048 
n_nop = 25002 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.001597 
Either_Row_CoL_Bus_Util = 0.001836 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0132146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25048 n_nop=25002 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003194
n_activity=224 dram_eff=0.3571
bk0: 12a 24924i bk1: 12a 24913i bk2: 0a 25045i bk3: 0a 25047i bk4: 0a 25047i bk5: 0a 25047i bk6: 0a 25048i bk7: 0a 25048i bk8: 0a 25048i bk9: 0a 25048i bk10: 0a 25048i bk11: 0a 25048i bk12: 0a 25049i bk13: 0a 25049i bk14: 0a 25049i bk15: 0a 25050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003194 
total_CMD = 25048 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24873 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25048 
n_nop = 25002 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.001597 
Either_Row_CoL_Bus_Util = 0.001836 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0134542
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25048 n_nop=25014 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002555
n_activity=120 dram_eff=0.5333
bk0: 8a 24954i bk1: 8a 24944i bk2: 0a 25046i bk3: 0a 25048i bk4: 0a 25048i bk5: 0a 25048i bk6: 0a 25048i bk7: 0a 25048i bk8: 0a 25048i bk9: 0a 25048i bk10: 0a 25048i bk11: 0a 25048i bk12: 0a 25048i bk13: 0a 25048i bk14: 0a 25048i bk15: 0a 25049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002555 
total_CMD = 25048 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 24937 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25048 
n_nop = 25014 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.001278 
Either_Row_CoL_Bus_Util = 0.001357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0132546
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25048 n_nop=25002 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003194
n_activity=224 dram_eff=0.3571
bk0: 12a 24924i bk1: 12a 24913i bk2: 0a 25045i bk3: 0a 25047i bk4: 0a 25047i bk5: 0a 25047i bk6: 0a 25048i bk7: 0a 25048i bk8: 0a 25048i bk9: 0a 25048i bk10: 0a 25048i bk11: 0a 25048i bk12: 0a 25049i bk13: 0a 25049i bk14: 0a 25049i bk15: 0a 25050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003194 
total_CMD = 25048 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24873 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25048 
n_nop = 25002 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.001597 
Either_Row_CoL_Bus_Util = 0.001836 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0134941
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25048 n_nop=25002 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003194
n_activity=224 dram_eff=0.3571
bk0: 12a 24924i bk1: 12a 24913i bk2: 0a 25045i bk3: 0a 25047i bk4: 0a 25047i bk5: 0a 25047i bk6: 0a 25048i bk7: 0a 25048i bk8: 0a 25048i bk9: 0a 25048i bk10: 0a 25048i bk11: 0a 25048i bk12: 0a 25049i bk13: 0a 25049i bk14: 0a 25049i bk15: 0a 25050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003194 
total_CMD = 25048 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24873 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25048 
n_nop = 25002 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.001597 
Either_Row_CoL_Bus_Util = 0.001836 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0132945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204, Miss = 5, Miss_rate = 0.025, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 168, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 2860
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 152
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5300
icnt_total_pkts_simt_to_mem=5420
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 48
Network latency average = 12.8643
	minimum = 6
	maximum = 48
Slowest packet = 5542
Flit latency average = 12.4349
	minimum = 6
	maximum = 46
Slowest flit = 10314
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00577915
	minimum = 0 (at node 0)
	maximum = 0.0361197 (at node 12)
Accepted packet rate average = 0.00577915
	minimum = 0 (at node 0)
	maximum = 0.0361197 (at node 12)
Injected flit rate average = 0.0120537
	minimum = 0 (at node 0)
	maximum = 0.0691434 (at node 12)
Accepted flit rate average= 0.0120537
	minimum = 0 (at node 0)
	maximum = 0.0815273 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6722 (14 samples)
	minimum = 6 (14 samples)
	maximum = 52.4286 (14 samples)
Network latency average = 12.4519 (14 samples)
	minimum = 6 (14 samples)
	maximum = 52.4286 (14 samples)
Flit latency average = 12.2509 (14 samples)
	minimum = 6 (14 samples)
	maximum = 50.4286 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00723759 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0452349 (14 samples)
Accepted packet rate average = 0.00723759 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0452349 (14 samples)
Injected flit rate average = 0.0135772 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0857417 (14 samples)
Accepted flit rate average = 0.0135772 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0839729 (14 samples)
Injected packet size average = 1.87592 (14 samples)
Accepted packet size average = 1.87592 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 108544 (inst/sec)
gpgpu_simulation_rate = 4027 (cycle/sec)
gpgpu_silicon_slowdown = 399056x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose fine-grained      , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e702030ec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z17transposeDiagonalPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x500 (transpose.1.sm_30.ptx:280) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x508 (transpose.1.sm_30.ptx:281) bra.uni BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (transpose.1.sm_30.ptx:288) mad.lo.s32 %r15, %r3, %r2, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x518 (transpose.1.sm_30.ptx:285) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17transposeDiagonalPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 1435
gpu_sim_insn = 41984
gpu_ipc =      29.2571
gpu_tot_sim_cycle = 17545
gpu_tot_sim_insn = 476160
gpu_tot_ipc =      27.1394
gpu_tot_issued_cta = 60
gpu_occupancy = 12.2542% 
gpu_tot_occupancy = 11.9891% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 136
partiton_level_parallism =       0.0976
partiton_level_parallism_total  =       0.1710
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.0921
L2_BW  =       5.0170 GB/Sec
L2_BW_total  =       8.7929 GB/Sec
gpu_total_sim_rate=119040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7680
	L1I_total_cache_misses = 1312
	L1I_total_cache_miss_rate = 0.1708
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3214
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6368
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1312
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1148
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7680

Total_core_cache_fail_stats:
ctas_completed 60, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
81, 81, 81, 81, 81, 81, 81, 82, 
gpgpu_n_tot_thrd_icount = 480256
gpgpu_n_tot_w_icount = 15008
gpgpu_n_stall_shd_mem = 5997
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 960
gpgpu_n_mem_write_global = 1856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 15360
gpgpu_n_shmem_insn = 22528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1231	W0_Idle:90459	W0_Scoreboard:33388	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15008
single_issue_nums: WS0:6444	WS1:6436	
dual_issue_nums: WS0:530	WS1:534	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7680 {8:960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 100864 {40:1024,72:832,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69120 {72:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14848 {8:1856,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmflatency = 310 
max_icnt2mem_latency = 36 
maxmrqlatency = 50 
max_icnt2sh_latency = 76 
averagemflatency = 159 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 14 
mrq_lat_table:34 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2775 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	915 	2083 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2103 	444 	275 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1145      1365    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1367      1333    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1377      1365    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1402      1366    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1408      1411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1423      1418    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1434      1448    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1446      1445    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27279 n_nop=27221 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003519
n_activity=317 dram_eff=0.3028
bk0: 20a 27095i bk1: 12a 27142i bk2: 0a 27275i bk3: 0a 27278i bk4: 0a 27278i bk5: 0a 27278i bk6: 0a 27279i bk7: 0a 27279i bk8: 0a 27279i bk9: 0a 27279i bk10: 0a 27279i bk11: 0a 27279i bk12: 0a 27280i bk13: 0a 27280i bk14: 0a 27280i bk15: 0a 27281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003519 
total_CMD = 27279 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 27051 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27279 
n_nop = 27221 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.001760 
Either_Row_CoL_Bus_Util = 0.002126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0168261
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27279 n_nop=27233 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002933
n_activity=225 dram_eff=0.3556
bk0: 12a 27155i bk1: 12a 27143i bk2: 0a 27276i bk3: 0a 27278i bk4: 0a 27278i bk5: 0a 27278i bk6: 0a 27279i bk7: 0a 27279i bk8: 0a 27279i bk9: 0a 27279i bk10: 0a 27279i bk11: 0a 27279i bk12: 0a 27280i bk13: 0a 27280i bk14: 0a 27280i bk15: 0a 27281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002933 
total_CMD = 27279 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 27103 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27279 
n_nop = 27233 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0124271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27279 n_nop=27233 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002933
n_activity=224 dram_eff=0.3571
bk0: 12a 27155i bk1: 12a 27144i bk2: 0a 27276i bk3: 0a 27278i bk4: 0a 27278i bk5: 0a 27278i bk6: 0a 27279i bk7: 0a 27279i bk8: 0a 27279i bk9: 0a 27279i bk10: 0a 27279i bk11: 0a 27279i bk12: 0a 27280i bk13: 0a 27280i bk14: 0a 27280i bk15: 0a 27281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002933 
total_CMD = 27279 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27104 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27279 
n_nop = 27233 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0123172
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27279 n_nop=27233 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002933
n_activity=224 dram_eff=0.3571
bk0: 12a 27155i bk1: 12a 27144i bk2: 0a 27276i bk3: 0a 27278i bk4: 0a 27278i bk5: 0a 27278i bk6: 0a 27279i bk7: 0a 27279i bk8: 0a 27279i bk9: 0a 27279i bk10: 0a 27279i bk11: 0a 27279i bk12: 0a 27280i bk13: 0a 27280i bk14: 0a 27280i bk15: 0a 27281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002933 
total_CMD = 27279 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27104 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27279 
n_nop = 27233 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0121339
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27279 n_nop=27233 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002933
n_activity=224 dram_eff=0.3571
bk0: 12a 27155i bk1: 12a 27144i bk2: 0a 27276i bk3: 0a 27278i bk4: 0a 27278i bk5: 0a 27278i bk6: 0a 27279i bk7: 0a 27279i bk8: 0a 27279i bk9: 0a 27279i bk10: 0a 27279i bk11: 0a 27279i bk12: 0a 27280i bk13: 0a 27280i bk14: 0a 27280i bk15: 0a 27281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002933 
total_CMD = 27279 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27104 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27279 
n_nop = 27233 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0123538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27279 n_nop=27233 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002933
n_activity=224 dram_eff=0.3571
bk0: 12a 27155i bk1: 12a 27144i bk2: 0a 27276i bk3: 0a 27278i bk4: 0a 27278i bk5: 0a 27278i bk6: 0a 27279i bk7: 0a 27279i bk8: 0a 27279i bk9: 0a 27279i bk10: 0a 27279i bk11: 0a 27279i bk12: 0a 27280i bk13: 0a 27280i bk14: 0a 27280i bk15: 0a 27281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002933 
total_CMD = 27279 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27104 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27279 
n_nop = 27233 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0121705
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27279 n_nop=27233 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002933
n_activity=224 dram_eff=0.3571
bk0: 12a 27155i bk1: 12a 27144i bk2: 0a 27276i bk3: 0a 27278i bk4: 0a 27278i bk5: 0a 27278i bk6: 0a 27279i bk7: 0a 27279i bk8: 0a 27279i bk9: 0a 27279i bk10: 0a 27279i bk11: 0a 27279i bk12: 0a 27280i bk13: 0a 27280i bk14: 0a 27280i bk15: 0a 27281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002933 
total_CMD = 27279 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27104 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27279 
n_nop = 27233 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0123905
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27279 n_nop=27233 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002933
n_activity=224 dram_eff=0.3571
bk0: 12a 27155i bk1: 12a 27144i bk2: 0a 27276i bk3: 0a 27278i bk4: 0a 27278i bk5: 0a 27278i bk6: 0a 27279i bk7: 0a 27279i bk8: 0a 27279i bk9: 0a 27279i bk10: 0a 27279i bk11: 0a 27279i bk12: 0a 27280i bk13: 0a 27280i bk14: 0a 27280i bk15: 0a 27281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002933 
total_CMD = 27279 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27104 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27279 
n_nop = 27233 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0122072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 212, Miss = 5, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 180, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 180, Miss = 3, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 188, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 3000
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1856
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5616
icnt_total_pkts_simt_to_mem=5688
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9143
	minimum = 6
	maximum = 44
Network latency average = 12.8571
	minimum = 6
	maximum = 44
Slowest packet = 5833
Flit latency average = 12.4281
	minimum = 6
	maximum = 42
Slowest flit = 10931
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00390244
	minimum = 0 (at node 0)
	maximum = 0.0243902 (at node 16)
Accepted packet rate average = 0.00390244
	minimum = 0 (at node 0)
	maximum = 0.0243902 (at node 16)
Injected flit rate average = 0.00813937
	minimum = 0 (at node 0)
	maximum = 0.0466899 (at node 16)
Accepted flit rate average= 0.00813937
	minimum = 0 (at node 0)
	maximum = 0.0550523 (at node 16)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6884 (15 samples)
	minimum = 6 (15 samples)
	maximum = 51.8667 (15 samples)
Network latency average = 12.4789 (15 samples)
	minimum = 6 (15 samples)
	maximum = 51.8667 (15 samples)
Flit latency average = 12.2627 (15 samples)
	minimum = 6 (15 samples)
	maximum = 49.8667 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.00701524 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0438453 (15 samples)
Accepted packet rate average = 0.00701524 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0438453 (15 samples)
Injected flit rate average = 0.0132146 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0831382 (15 samples)
Accepted flit rate average = 0.0132146 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0820448 (15 samples)
Injected packet size average = 1.8837 (15 samples)
Accepted packet size average = 1.8837 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 119040 (inst/sec)
gpgpu_simulation_rate = 4386 (cycle/sec)
gpgpu_silicon_slowdown = 366393x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb0f1bd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb0f1bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561e702030ec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1313
gpu_sim_insn = 41984
gpu_ipc =      31.9756
gpu_tot_sim_cycle = 18858
gpu_tot_sim_insn = 518144
gpu_tot_ipc =      27.4761
gpu_tot_issued_cta = 64
gpu_occupancy = 12.2287% 
gpu_tot_occupancy = 12.0058% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 136
partiton_level_parallism =       0.1097
partiton_level_parallism_total  =       0.1667
partiton_level_parallism_util =       1.7349
partiton_level_parallism_util_total  =       2.0725
L2_BW  =       5.6398 GB/Sec
L2_BW_total  =       8.5734 GB/Sec
gpu_total_sim_rate=129536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8384
	L1I_total_cache_misses = 1440
	L1I_total_cache_miss_rate = 0.1718
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1920
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.3000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 556
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8384

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 125, 125, 125, 125, 125, 125, 126, 
gpgpu_n_tot_thrd_icount = 522240
gpgpu_n_tot_w_icount = 16320
gpgpu_n_stall_shd_mem = 6254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 960
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1322	W0_Idle:96241	W0_Scoreboard:36719	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16320
single_issue_nums: WS0:7004	WS1:6996	
dual_issue_nums: WS0:578	WS1:582	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 105472 {40:1024,72:896,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15360 {8:1920,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmflatency = 310 
max_icnt2mem_latency = 36 
maxmrqlatency = 50 
max_icnt2sh_latency = 76 
averagemflatency = 159 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 14 
mrq_lat_table:34 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2903 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	971 	2171 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2196 	444 	310 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1190      1421    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1431      1391    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1442      1424    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1468      1427    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1475      1471    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1489      1483    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1503      1510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1511      1504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29321 n_nop=29263 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003274
n_activity=317 dram_eff=0.3028
bk0: 20a 29137i bk1: 12a 29184i bk2: 0a 29317i bk3: 0a 29320i bk4: 0a 29320i bk5: 0a 29320i bk6: 0a 29321i bk7: 0a 29321i bk8: 0a 29321i bk9: 0a 29321i bk10: 0a 29321i bk11: 0a 29321i bk12: 0a 29322i bk13: 0a 29322i bk14: 0a 29322i bk15: 0a 29323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003274 
total_CMD = 29321 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 29093 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29321 
n_nop = 29263 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.001637 
Either_Row_CoL_Bus_Util = 0.001978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0156543
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29321 n_nop=29275 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002728
n_activity=225 dram_eff=0.3556
bk0: 12a 29197i bk1: 12a 29185i bk2: 0a 29318i bk3: 0a 29320i bk4: 0a 29320i bk5: 0a 29320i bk6: 0a 29321i bk7: 0a 29321i bk8: 0a 29321i bk9: 0a 29321i bk10: 0a 29321i bk11: 0a 29321i bk12: 0a 29322i bk13: 0a 29322i bk14: 0a 29322i bk15: 0a 29323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002728 
total_CMD = 29321 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 29145 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29321 
n_nop = 29275 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001364 
Either_Row_CoL_Bus_Util = 0.001569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0115617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29321 n_nop=29275 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002728
n_activity=224 dram_eff=0.3571
bk0: 12a 29197i bk1: 12a 29186i bk2: 0a 29318i bk3: 0a 29320i bk4: 0a 29320i bk5: 0a 29320i bk6: 0a 29321i bk7: 0a 29321i bk8: 0a 29321i bk9: 0a 29321i bk10: 0a 29321i bk11: 0a 29321i bk12: 0a 29322i bk13: 0a 29322i bk14: 0a 29322i bk15: 0a 29323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002728 
total_CMD = 29321 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29146 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29321 
n_nop = 29275 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001364 
Either_Row_CoL_Bus_Util = 0.001569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0114594
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29321 n_nop=29275 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002728
n_activity=224 dram_eff=0.3571
bk0: 12a 29197i bk1: 12a 29186i bk2: 0a 29318i bk3: 0a 29320i bk4: 0a 29320i bk5: 0a 29320i bk6: 0a 29321i bk7: 0a 29321i bk8: 0a 29321i bk9: 0a 29321i bk10: 0a 29321i bk11: 0a 29321i bk12: 0a 29322i bk13: 0a 29322i bk14: 0a 29322i bk15: 0a 29323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002728 
total_CMD = 29321 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29146 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29321 
n_nop = 29275 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001364 
Either_Row_CoL_Bus_Util = 0.001569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0112888
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29321 n_nop=29275 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002728
n_activity=224 dram_eff=0.3571
bk0: 12a 29197i bk1: 12a 29186i bk2: 0a 29318i bk3: 0a 29320i bk4: 0a 29320i bk5: 0a 29320i bk6: 0a 29321i bk7: 0a 29321i bk8: 0a 29321i bk9: 0a 29321i bk10: 0a 29321i bk11: 0a 29321i bk12: 0a 29322i bk13: 0a 29322i bk14: 0a 29322i bk15: 0a 29323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002728 
total_CMD = 29321 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29146 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29321 
n_nop = 29275 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001364 
Either_Row_CoL_Bus_Util = 0.001569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0114935
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29321 n_nop=29275 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002728
n_activity=224 dram_eff=0.3571
bk0: 12a 29197i bk1: 12a 29186i bk2: 0a 29318i bk3: 0a 29320i bk4: 0a 29320i bk5: 0a 29320i bk6: 0a 29321i bk7: 0a 29321i bk8: 0a 29321i bk9: 0a 29321i bk10: 0a 29321i bk11: 0a 29321i bk12: 0a 29322i bk13: 0a 29322i bk14: 0a 29322i bk15: 0a 29323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002728 
total_CMD = 29321 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29146 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29321 
n_nop = 29275 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001364 
Either_Row_CoL_Bus_Util = 0.001569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0113229
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29321 n_nop=29275 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002728
n_activity=224 dram_eff=0.3571
bk0: 12a 29197i bk1: 12a 29186i bk2: 0a 29318i bk3: 0a 29320i bk4: 0a 29320i bk5: 0a 29320i bk6: 0a 29321i bk7: 0a 29321i bk8: 0a 29321i bk9: 0a 29321i bk10: 0a 29321i bk11: 0a 29321i bk12: 0a 29322i bk13: 0a 29322i bk14: 0a 29322i bk15: 0a 29323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002728 
total_CMD = 29321 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29146 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29321 
n_nop = 29275 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001364 
Either_Row_CoL_Bus_Util = 0.001569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0115276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29321 n_nop=29275 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002728
n_activity=224 dram_eff=0.3571
bk0: 12a 29197i bk1: 12a 29186i bk2: 0a 29318i bk3: 0a 29320i bk4: 0a 29320i bk5: 0a 29320i bk6: 0a 29321i bk7: 0a 29321i bk8: 0a 29321i bk9: 0a 29321i bk10: 0a 29321i bk11: 0a 29321i bk12: 0a 29322i bk13: 0a 29322i bk14: 0a 29322i bk15: 0a 29323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002728 
total_CMD = 29321 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29146 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29321 
n_nop = 29275 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001364 
Either_Row_CoL_Bus_Util = 0.001569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.011357

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 5, Miss_rate = 0.023, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 196, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 200, Miss = 3, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 3144
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 112
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5952
icnt_total_pkts_simt_to_mem=5960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8194
	minimum = 6
	maximum = 44
Network latency average = 12.816
	minimum = 6
	maximum = 43
Slowest packet = 6134
Flit latency average = 12.2451
	minimum = 6
	maximum = 41
Slowest flit = 11578
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0043869
	minimum = 0 (at node 4)
	maximum = 0.0274181 (at node 0)
Accepted packet rate average = 0.0043869
	minimum = 0 (at node 4)
	maximum = 0.0274181 (at node 0)
Injected flit rate average = 0.00926123
	minimum = 0 (at node 4)
	maximum = 0.0517898 (at node 0)
Accepted flit rate average= 0.00926123
	minimum = 0 (at node 4)
	maximum = 0.0639756 (at node 0)
Injected packet length average = 2.11111
Accepted packet length average = 2.11111
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6966 (16 samples)
	minimum = 6 (16 samples)
	maximum = 51.375 (16 samples)
Network latency average = 12.4999 (16 samples)
	minimum = 6 (16 samples)
	maximum = 51.3125 (16 samples)
Flit latency average = 12.2616 (16 samples)
	minimum = 6 (16 samples)
	maximum = 49.3125 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00685097 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0428186 (16 samples)
Accepted packet rate average = 0.00685097 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0428186 (16 samples)
Injected flit rate average = 0.0129676 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.081179 (16 samples)
Accepted flit rate average = 0.0129676 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0809155 (16 samples)
Injected packet size average = 1.89281 (16 samples)
Accepted packet size average = 1.89281 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 129536 (inst/sec)
gpgpu_simulation_rate = 4714 (cycle/sec)
gpgpu_silicon_slowdown = 340899x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose diagonal          , Throughput = inf GB/s, Time = 0.00000 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
Test passed
GPGPU-Sim: *** exit detected ***
