$date
	Fri Jan 19 11:00:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module piso_tb $end
$var wire 1 ! o $end
$var reg 1 " clk $end
$var reg 4 # i [3:0] $end
$var reg 1 $ ld $end
$var reg 1 % rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 4 & i [3:0] $end
$var wire 1 $ ld $end
$var wire 1 % rst $end
$var reg 4 ' a [3:0] $end
$var reg 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
1%
x$
bx #
0"
0!
$end
#1000
x!
#5000
0$
0%
1"
#10000
b1010 #
b1010 &
1$
0"
#15000
b1010 '
1"
#16000
1!
#20000
0"
0$
#25000
b100 '
1"
#26000
0!
#30000
0"
#35000
b1000 '
1"
#36000
1!
#40000
0"
#45000
b0 '
1"
#46000
0!
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
