$date
	Fri May 19 19:02:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 32 ! a [31:0] $end
$var wire 32 " b [31:0] $end
$var wire 32 # c [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101101011000 #
b100000101010 "
b1001011001100 !
$end
