****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : bitdetector_1
Version: N-2017.12
Date   : Tue May 29 10:36:56 2018
****************************************


  Startpoint: state_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  state_reg[0]/CLK (DFFX1)               0.0000     0.0000 r
  state_reg[0]/Q (DFFX1)                 0.3600     0.3600 f
  U30/QN (NOR2X0)                        0.1465     0.5066 r
  U32/ZN (INVX0)                         0.1078     0.6144 f
  U33/Q (OA22X1)                         0.1618     0.7762 f
  U35/QN (NOR2X0)                        0.0936     0.8698 r
  state_reg[1]/D (DFFX1)                 0.0359     0.9057 r
  data arrival time                                 0.9057

  clock clk (rise edge)                 20.0000    20.0000
  clock network delay (ideal)            0.0000    20.0000
  clock reconvergence pessimism          0.0000    20.0000
  clock uncertainty                     -0.4000    19.6000
  state_reg[1]/CLK (DFFX1)                         19.6000 r
  library setup time                    -0.1201    19.4799
  data required time                               19.4799
  ---------------------------------------------------------------
  data required time                               19.4799
  data arrival time                                -0.9057
  ---------------------------------------------------------------
  slack (MET)                                      18.5742


1
