<profile>

<section name = "Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS'" level="0">
<item name = "Date">Tue Aug 24 11:37:36 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">QuantumMonteCarloU50</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">37, 37, 0.123 us, 0.123 us, 37, 37, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WRITE_TROTTERS">35, 35, 10, 8, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 351, -</column>
<column name="Register">-, -, 2577, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_512_1_1_U108">mux_42_512_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_512_1_1_U109">mux_42_512_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln299_fu_531_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln299_fu_525_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_t_1">9, 2, 3, 6</column>
<column name="gmem0_blk_n_W">9, 2, 1, 2</column>
<column name="m_axi_gmem0_WDATA">31, 6, 512, 3072</column>
<column name="t_fu_76">9, 2, 3, 6</column>
<column name="trottersLocal_V_0_address0">26, 5, 3, 15</column>
<column name="trottersLocal_V_0_address1">26, 5, 3, 15</column>
<column name="trottersLocal_V_1_address0">26, 5, 3, 15</column>
<column name="trottersLocal_V_1_address1">26, 5, 3, 15</column>
<column name="trottersLocal_V_2_address0">26, 5, 3, 15</column>
<column name="trottersLocal_V_2_address1">26, 5, 3, 15</column>
<column name="trottersLocal_V_3_address0">26, 5, 3, 15</column>
<column name="trottersLocal_V_3_address1">26, 5, 3, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln299_reg_604">1, 0, 1, 0</column>
<column name="reg_500">512, 0, 512, 0</column>
<column name="reg_507">512, 0, 512, 0</column>
<column name="t_fu_76">3, 0, 3, 0</column>
<column name="tmp_5_reg_705">512, 0, 512, 0</column>
<column name="tmp_6_reg_750">512, 0, 512, 0</column>
<column name="tmp_9_reg_755">512, 0, 512, 0</column>
<column name="trunc_ln303_reg_608">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="trottersLocal_V_3_address0">out, 3, ap_memory, trottersLocal_V_3, array</column>
<column name="trottersLocal_V_3_ce0">out, 1, ap_memory, trottersLocal_V_3, array</column>
<column name="trottersLocal_V_3_q0">in, 512, ap_memory, trottersLocal_V_3, array</column>
<column name="trottersLocal_V_3_address1">out, 3, ap_memory, trottersLocal_V_3, array</column>
<column name="trottersLocal_V_3_ce1">out, 1, ap_memory, trottersLocal_V_3, array</column>
<column name="trottersLocal_V_3_q1">in, 512, ap_memory, trottersLocal_V_3, array</column>
<column name="trottersLocal_V_2_address0">out, 3, ap_memory, trottersLocal_V_2, array</column>
<column name="trottersLocal_V_2_ce0">out, 1, ap_memory, trottersLocal_V_2, array</column>
<column name="trottersLocal_V_2_q0">in, 512, ap_memory, trottersLocal_V_2, array</column>
<column name="trottersLocal_V_2_address1">out, 3, ap_memory, trottersLocal_V_2, array</column>
<column name="trottersLocal_V_2_ce1">out, 1, ap_memory, trottersLocal_V_2, array</column>
<column name="trottersLocal_V_2_q1">in, 512, ap_memory, trottersLocal_V_2, array</column>
<column name="trottersLocal_V_1_address0">out, 3, ap_memory, trottersLocal_V_1, array</column>
<column name="trottersLocal_V_1_ce0">out, 1, ap_memory, trottersLocal_V_1, array</column>
<column name="trottersLocal_V_1_q0">in, 512, ap_memory, trottersLocal_V_1, array</column>
<column name="trottersLocal_V_1_address1">out, 3, ap_memory, trottersLocal_V_1, array</column>
<column name="trottersLocal_V_1_ce1">out, 1, ap_memory, trottersLocal_V_1, array</column>
<column name="trottersLocal_V_1_q1">in, 512, ap_memory, trottersLocal_V_1, array</column>
<column name="trottersLocal_V_0_address0">out, 3, ap_memory, trottersLocal_V_0, array</column>
<column name="trottersLocal_V_0_ce0">out, 1, ap_memory, trottersLocal_V_0, array</column>
<column name="trottersLocal_V_0_q0">in, 512, ap_memory, trottersLocal_V_0, array</column>
<column name="trottersLocal_V_0_address1">out, 3, ap_memory, trottersLocal_V_0, array</column>
<column name="trottersLocal_V_0_ce1">out, 1, ap_memory, trottersLocal_V_0, array</column>
<column name="trottersLocal_V_0_q1">in, 512, ap_memory, trottersLocal_V_0, array</column>
<column name="sext_ln198">in, 58, ap_none, sext_ln198, scalar</column>
</table>
</item>
</section>
</profile>
