{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755478300141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755478300141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 21:51:40 2025 " "Processing started: Sun Aug 17 21:51:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755478300141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478300141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rafaelAula2 -c rafaelAula2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rafaelAula2 -c rafaelAula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478300141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755478300282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OR/O_R.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OR/O_R.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 O_R " "Found entity 1: O_R" {  } { { "OR/O_R.bdf" "" { Schematic "/home/civ/SAP-BR/OR/O_R.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAP_BR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SAP_BR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAP_BR " "Found entity 1: SAP_BR" {  } { { "SAP_BR.bdf" "" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/Seletor4Canais.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/Seletor4Canais.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor4Canais " "Found entity 1: Seletor4Canais" {  } { { "ULA/Seletor4Canais.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Seletor4Canais.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/Somador_Completo_74_283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/Somador_Completo_74_283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Somador_Completo_74_283 " "Found entity 1: Somador_Completo_74_283" {  } { { "ULA/Somador_Completo_74_283.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Somador_Completo_74_283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/Buffers_TriState_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/Buffers_TriState_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Buffers_TriState_8 " "Found entity 1: Buffers_TriState_8" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/ULA_Iago.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/ULA_Iago.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_Iago " "Found entity 1: ULA_Iago" {  } { { "ULA/ULA_Iago.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEMUX/DEMUX_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DEMUX/DEMUX_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_4bits " "Found entity 1: DEMUX_4bits" {  } { { "DEMUX/DEMUX_4bits.bdf" "" { Schematic "/home/civ/SAP-BR/DEMUX/DEMUX_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EEPROM/EEPROM_53x18_FULL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EEPROM/EEPROM_53x18_FULL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_53x18_FULL " "Found entity 1: EEPROM_53x18_FULL" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux/MuxDuplode8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux/MuxDuplode8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDuplode8bits " "Found entity 1: MuxDuplode8bits" {  } { { "Mux/MuxDuplode8bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux/MuxDuplode4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux/MuxDuplode4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDuplode4bits " "Found entity 1: MuxDuplode4bits" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "/home/civ/SAP-BR/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CI_74LS157/CI_74LS157.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CI_74LS157/CI_74LS157.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI_74LS157 " "Found entity 1: CI_74LS157" {  } { { "CI_74LS157/CI_74LS157.bdf" "" { Schematic "/home/civ/SAP-BR/CI_74LS157/CI_74LS157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM74LS138/DM74LS138.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DM74LS138/DM74LS138.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS138 " "Found entity 1: DM74LS138" {  } { { "DM74LS138/DM74LS138.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS138/DM74LS138.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SN74LS173/SN74LS173.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SN74LS173/SN74LS173.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS173 " "Found entity 1: SN74LS173" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA74LS283/FA74LS283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FA74LS283/FA74LS283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA74LS283 " "Found entity 1: FA74LS283" {  } { { "FA74LS283/FA74LS283.bdf" "" { Schematic "/home/civ/SAP-BR/FA74LS283/FA74LS283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/RAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/RAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM/RAM.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/Cell_1_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/Cell_1_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cell_1_bit " "Found entity 1: Cell_1_bit" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/Cell_8x8_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/Cell_8x8_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cell_8x8_bits " "Found entity 1: Cell_8x8_bits" {  } { { "RAM/Cell_8x8_bits.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_8x8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/AND_8x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/AND_8x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8x8 " "Found entity 1: AND_8x8" {  } { { "RAM/AND_8x8.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/AND_8x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM74LS161A/DM74LS161A.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DM74LS161A/DM74LS161A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS161A " "Found entity 1: DM74LS161A" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC/PC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PC/PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.bdf" "" { Schematic "/home/civ/SAP-BR/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC/ACC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ACC/ACC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC/ACC.bdf" "" { Schematic "/home/civ/SAP-BR/ACC/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BR/BR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BR/BR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR/BR.bdf" "" { Schematic "/home/civ/SAP-BR/BR/BR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR/IR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file IR/IR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR/IR.bdf" "" { Schematic "/home/civ/SAP-BR/IR/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR/MAR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAR/MAR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR/MAR.bdf" "" { Schematic "/home/civ/SAP-BR/MAR/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EEPROM/EEPROM_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EEPROM/EEPROM_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_1bit " "Found entity 1: EEPROM_1bit" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EEPROM/EEPROM_53x18_EMPTY.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EEPROM/EEPROM_53x18_EMPTY.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_53x18_EMPTY " "Found entity 1: EEPROM_53x18_EMPTY" {  } { { "EEPROM/EEPROM_53x18_EMPTY.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_EMPTY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEMUX/DEMUX_3bits_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DEMUX/DEMUX_3bits_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_3bits_3 " "Found entity 1: DEMUX_3bits_3" {  } { { "DEMUX/DEMUX_3bits_3.bdf" "" { Schematic "/home/civ/SAP-BR/DEMUX/DEMUX_3bits_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL/CTRL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CTRL/CTRL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL/CTRL.bdf" "" { Schematic "/home/civ/SAP-BR/CTRL/CTRL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL/FEC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CTRL/FEC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FEC " "Found entity 1: FEC" {  } { { "CTRL/FEC.bdf" "" { Schematic "/home/civ/SAP-BR/CTRL/FEC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478304496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478304496 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CTRL/SAP_BR.bdf " "Can't analyze file -- file CTRL/SAP_BR.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1755478304496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP_BR " "Elaborating entity \"SAP_BR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755478304527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "O_R O_R:inst24 " "Elaborating entity \"O_R\" for hierarchy \"O_R:inst24\"" {  } { { "SAP_BR.bdf" "inst24" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 1024 912 1192 1264 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74LS173 O_R:inst24\|SN74LS173:inst " "Elaborating entity \"SN74LS173\" for hierarchy \"O_R:inst24\|SN74LS173:inst\"" {  } { { "OR/O_R.bdf" "inst" { Schematic "/home/civ/SAP-BR/OR/O_R.bdf" { { 432 1160 1272 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_Iago ULA_Iago:inst7 " "Elaborating entity \"ULA_Iago\" for hierarchy \"ULA_Iago:inst7\"" {  } { { "SAP_BR.bdf" "inst7" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 216 912 1192 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304540 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst4 " "Block or symbol \"AND2\" of instance \"inst4\" overlaps another block or symbol" {  } { { "ULA/ULA_Iago.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { 160 800 864 208 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1755478304540 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "ULA/ULA_Iago.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -24 800 864 24 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1755478304540 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst30 " "Block or symbol \"XOR\" of instance \"inst30\" overlaps another block or symbol" {  } { { "ULA/ULA_Iago.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -944 800 864 -896 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1755478304540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffers_TriState_8 ULA_Iago:inst7\|Buffers_TriState_8:inst65 " "Elaborating entity \"Buffers_TriState_8\" for hierarchy \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\"" {  } { { "ULA/ULA_Iago.bdf" "inst65" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -336 1984 2112 -88 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor4Canais ULA_Iago:inst7\|Seletor4Canais:inst55 " "Elaborating entity \"Seletor4Canais\" for hierarchy \"ULA_Iago:inst7\|Seletor4Canais:inst55\"" {  } { { "ULA/ULA_Iago.bdf" "inst55" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -1480 1224 1336 -1312 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxDuplode8bits ULA_Iago:inst7\|MuxDuplode8bits:inst24 " "Elaborating entity \"MuxDuplode8bits\" for hierarchy \"ULA_Iago:inst7\|MuxDuplode8bits:inst24\"" {  } { { "ULA/ULA_Iago.bdf" "inst24" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -1176 1064 1248 -856 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Completo_74_283 ULA_Iago:inst7\|Somador_Completo_74_283:inst " "Elaborating entity \"Somador_Completo_74_283\" for hierarchy \"ULA_Iago:inst7\|Somador_Completo_74_283:inst\"" {  } { { "ULA/ULA_Iago.bdf" "inst" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { 288 1016 1160 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:inst3 " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:inst3\"" {  } { { "SAP_BR.bdf" "inst3" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 1488 64 448 1688 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEPROM_53x18_FULL CTRL:inst3\|EEPROM_53x18_FULL:inst4 " "Elaborating entity \"EEPROM_53x18_FULL\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\"" {  } { { "CTRL/CTRL.bdf" "inst4" { Schematic "/home/civ/SAP-BR/CTRL/CTRL.bdf" { { 688 976 1128 1040 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEPROM_1bit CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1 " "Elaborating entity \"EEPROM_1bit\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1\"" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "inst1" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { { 160 168 264 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_3bits_3 CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_3bits_3:inst " "Elaborating entity \"DEMUX_3bits_3\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_3bits_3:inst\"" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "inst" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { { 408 -288 -120 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_4bits CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_4bits:inst547 " "Elaborating entity \"DEMUX_4bits\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_4bits:inst547\"" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "inst547" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { { 408 -632 -312 544 "inst547" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM74LS138 CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_4bits:inst547\|DM74LS138:inst4 " "Elaborating entity \"DM74LS138\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_4bits:inst547\|DM74LS138:inst4\"" {  } { { "DEMUX/DEMUX_4bits.bdf" "inst4" { Schematic "/home/civ/SAP-BR/DEMUX/DEMUX_4bits.bdf" { { 376 1040 1136 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FEC CTRL:inst3\|FEC:inst " "Elaborating entity \"FEC\" for hierarchy \"CTRL:inst3\|FEC:inst\"" {  } { { "CTRL/CTRL.bdf" "inst" { Schematic "/home/civ/SAP-BR/CTRL/CTRL.bdf" { { 568 680 896 760 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM74LS161A CTRL:inst3\|FEC:inst\|DM74LS161A:inst " "Elaborating entity \"DM74LS161A\" for hierarchy \"CTRL:inst3\|FEC:inst\|DM74LS161A:inst\"" {  } { { "CTRL/FEC.bdf" "inst" { Schematic "/home/civ/SAP-BR/CTRL/FEC.bdf" { { 232 640 824 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst2 " "Elaborating entity \"IR\" for hierarchy \"IR:inst2\"" {  } { { "SAP_BR.bdf" "inst2" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 1184 216 432 1448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst5 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst5\"" {  } { { "SAP_BR.bdf" "inst5" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { -264 888 1224 80 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst12 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst12\"" {  } { { "SAP_BR.bdf" "inst12" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 752 216 512 1104 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cell_8x8_bits RAM:inst12\|Cell_8x8_bits:inst " "Elaborating entity \"Cell_8x8_bits\" for hierarchy \"RAM:inst12\|Cell_8x8_bits:inst\"" {  } { { "RAM/RAM.bdf" "inst" { Schematic "/home/civ/SAP-BR/RAM/RAM.bdf" { { 272 856 1072 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cell_1_bit RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst " "Elaborating entity \"Cell_1_bit\" for hierarchy \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst\"" {  } { { "RAM/Cell_8x8_bits.bdf" "inst" { Schematic "/home/civ/SAP-BR/RAM/Cell_8x8_bits.bdf" { { 104 360 512 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8x8 RAM:inst12\|AND_8x8:inst8 " "Elaborating entity \"AND_8x8\" for hierarchy \"RAM:inst12\|AND_8x8:inst8\"" {  } { { "RAM/RAM.bdf" "inst8" { Schematic "/home/civ/SAP-BR/RAM/RAM.bdf" { { 304 688 784 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "SAP_BR.bdf" "inst" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 144 224 440 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst1 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst1\"" {  } { { "SAP_BR.bdf" "inst1" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 400 216 488 656 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxDuplode4bits MAR:inst1\|MuxDuplode4bits:inst " "Elaborating entity \"MuxDuplode4bits\" for hierarchy \"MAR:inst1\|MuxDuplode4bits:inst\"" {  } { { "MAR/MAR.bdf" "inst" { Schematic "/home/civ/SAP-BR/MAR/MAR.bdf" { { 144 928 1056 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst8 " "Elaborating entity \"BR\" for hierarchy \"BR:inst8\"" {  } { { "SAP_BR.bdf" "inst8" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 608 912 1216 896 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478304821 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst1\|SN74LS173:inst1\|inst8 " "Converted tri-state buffer \"MAR:inst1\|SN74LS173:inst1\|inst8\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478305165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst1\|SN74LS173:inst1\|inst14 " "Converted tri-state buffer \"MAR:inst1\|SN74LS173:inst1\|inst14\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478305165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst1\|SN74LS173:inst1\|inst21 " "Converted tri-state buffer \"MAR:inst1\|SN74LS173:inst1\|inst21\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478305165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst1\|SN74LS173:inst1\|inst27 " "Converted tri-state buffer \"MAR:inst1\|SN74LS173:inst1\|inst27\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478305165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:inst2\|SN74LS173:inst\|inst8 " "Converted tri-state buffer \"IR:inst2\|SN74LS173:inst\|inst8\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478305165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:inst2\|SN74LS173:inst\|inst14 " "Converted tri-state buffer \"IR:inst2\|SN74LS173:inst\|inst14\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478305165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:inst2\|SN74LS173:inst\|inst21 " "Converted tri-state buffer \"IR:inst2\|SN74LS173:inst\|inst21\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478305165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:inst2\|SN74LS173:inst\|inst27 " "Converted tri-state buffer \"IR:inst2\|SN74LS173:inst\|inst27\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478305165 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|HLT\" " "Converted tri-state node \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|HLT\" into a selector" {  } { { "SAP_BR.bdf" "" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 1496 -24 40 1544 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1755478305165 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1755478305165 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst1\|MuxDuplode4bits:inst\|inst13~0 " "Found clock multiplexer MAR:inst1\|MuxDuplode4bits:inst\|inst13~0" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { { 480 832 896 528 "inst13" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1755478305201 "|SAP_BR|MAR:inst1|MuxDuplode4bits:inst|inst13~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst1\|MuxDuplode4bits:inst\|inst21~0 " "Found clock multiplexer MAR:inst1\|MuxDuplode4bits:inst\|inst21~0" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { { 704 832 896 752 "inst21" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1755478305201 "|SAP_BR|MAR:inst1|MuxDuplode4bits:inst|inst21~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst1\|MuxDuplode4bits:inst\|inst18~0 " "Found clock multiplexer MAR:inst1\|MuxDuplode4bits:inst\|inst18~0" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { { 592 832 896 640 "inst18" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1755478305201 "|SAP_BR|MAR:inst1|MuxDuplode4bits:inst|inst18~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst1\|MuxDuplode4bits:inst\|inst24~0 " "Found clock multiplexer MAR:inst1\|MuxDuplode4bits:inst\|inst24~0" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { { 816 832 896 864 "inst24" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1755478305201 "|SAP_BR|MAR:inst1|MuxDuplode4bits:inst|inst24~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1755478305201 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst1\|inst27 OR_OUT_0 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst1\|inst27\" to the node \"OR_OUT_0\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst1\|inst21 OR_OUT_1 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst1\|inst21\" to the node \"OR_OUT_1\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst1\|inst14 OR_OUT_2 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst1\|inst14\" to the node \"OR_OUT_2\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst1\|inst8 OR_OUT_3 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst1\|inst8\" to the node \"OR_OUT_3\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst\|inst27 OR_OUT_4 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst\|inst27\" to the node \"OR_OUT_4\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst\|inst21 OR_OUT_5 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst\|inst21\" to the node \"OR_OUT_5\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst\|inst14 OR_OUT_6 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst\|inst14\" to the node \"OR_OUT_6\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst\|inst8 OR_OUT_7 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst\|inst8\" to the node \"OR_OUT_7\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst1\|inst27 B_OUT_0 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst27\" to the node \"B_OUT_0\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst1\|inst21 B_OUT_1 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst21\" to the node \"B_OUT_1\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst1\|inst14 B_OUT_2 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst14\" to the node \"B_OUT_2\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst1\|inst8 B_OUT_3 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst8\" to the node \"B_OUT_3\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst\|inst27 B_OUT_4 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst27\" to the node \"B_OUT_4\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst\|inst21 B_OUT_5 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst21\" to the node \"B_OUT_5\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst\|inst14 B_OUT_6 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst14\" to the node \"B_OUT_6\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst\|inst8 B_OUT_7 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst8\" to the node \"B_OUT_7\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst1\|inst27 A_OUT_0 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst27\" to the node \"A_OUT_0\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst1\|inst21 A_OUT_1 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst21\" to the node \"A_OUT_1\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst1\|inst14 A_OUT_2 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst14\" to the node \"A_OUT_2\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst1\|inst8 A_OUT_3 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst8\" to the node \"A_OUT_3\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst\|inst27 A_OUT_4 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst27\" to the node \"A_OUT_4\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst\|inst21 A_OUT_5 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst21\" to the node \"A_OUT_5\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst\|inst14 A_OUT_6 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst14\" to the node \"A_OUT_6\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst\|inst8 A_OUT_7 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst8\" to the node \"A_OUT_7\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478305426 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1755478305426 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst1\|inst27 ULA_Iago:inst7\|inst25 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst27\" to the node \"ULA_Iago:inst7\|inst25\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst1\|inst21 ULA_Iago:inst7\|inst26 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst21\" to the node \"ULA_Iago:inst7\|inst26\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst1\|inst14 ULA_Iago:inst7\|inst27 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst14\" to the node \"ULA_Iago:inst7\|inst27\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst1\|inst8 ULA_Iago:inst7\|inst28 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst8\" to the node \"ULA_Iago:inst7\|inst28\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst\|inst27 ULA_Iago:inst7\|inst29 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst27\" to the node \"ULA_Iago:inst7\|inst29\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst\|inst21 ULA_Iago:inst7\|inst30 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst21\" to the node \"ULA_Iago:inst7\|inst30\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst\|inst14 ULA_Iago:inst7\|inst31 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst14\" to the node \"ULA_Iago:inst7\|inst31\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst\|inst8 ULA_Iago:inst7\|inst32 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst8\" to the node \"ULA_Iago:inst7\|inst32\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst1\|inst27 ULA_Iago:inst7\|inst25 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst27\" to the node \"ULA_Iago:inst7\|inst25\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst1\|inst21 ULA_Iago:inst7\|inst26 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst21\" to the node \"ULA_Iago:inst7\|inst26\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst1\|inst14 ULA_Iago:inst7\|inst27 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst14\" to the node \"ULA_Iago:inst7\|inst27\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst1\|inst8 ULA_Iago:inst7\|inst28 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst8\" to the node \"ULA_Iago:inst7\|inst28\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst\|inst27 ULA_Iago:inst7\|inst29 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst27\" to the node \"ULA_Iago:inst7\|inst29\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst\|inst21 ULA_Iago:inst7\|inst30 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst21\" to the node \"ULA_Iago:inst7\|inst30\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst\|inst14 ULA_Iago:inst7\|inst31 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst14\" to the node \"ULA_Iago:inst7\|inst31\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst\|inst8 ULA_Iago:inst7\|inst32 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst8\" to the node \"ULA_Iago:inst7\|inst32\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305426 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1755478305426 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 MAR:inst1\|SN74LS173:inst1\|inst26 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst26\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 584 576 624 616 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst6 MAR:inst1\|SN74LS173:inst1\|inst20 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst6\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst20\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 520 576 624 552 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst5 MAR:inst1\|SN74LS173:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst5\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst15\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 456 576 624 488 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst4 MAR:inst1\|SN74LS173:inst1\|inst " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst4\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 392 576 624 424 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst3 O_R:inst24\|SN74LS173:inst\|inst26 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst3\" to the node \"O_R:inst24\|SN74LS173:inst\|inst26\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 328 576 624 360 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst2 O_R:inst24\|SN74LS173:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst2\" to the node \"O_R:inst24\|SN74LS173:inst\|inst20\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 264 576 624 296 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst1 O_R:inst24\|SN74LS173:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst1\" to the node \"O_R:inst24\|SN74LS173:inst\|inst15\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 200 576 624 232 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst O_R:inst24\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst\" to the node \"O_R:inst24\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 136 576 624 168 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst7 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst7\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 584 576 624 616 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst7 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst7\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst6 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst6 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst6\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst6\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 520 576 624 552 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst11\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst6 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst11\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst6\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst5 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst5 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst5\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst5\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 456 576 624 488 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst16\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst16\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst5\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst4 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst4 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst4\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst4\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 392 576 624 424 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst24\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst4 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst24\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst4\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst3 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst3 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst3\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst3\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 328 576 624 360 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst33\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst3 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst33\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst3\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst2 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst2 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst2\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst2\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 264 576 624 296 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst40\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst2 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst40\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst2\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst1 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst1 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst1\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst1\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 200 576 624 232 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst48\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst1 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst48\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst1\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 136 576 624 168 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst56\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst56\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst408\|inst10 PC:inst\|DM74LS161A:inst\|inst161 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst408\|inst10\" to the node \"PC:inst\|DM74LS161A:inst\|inst161\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst445\|inst10 PC:inst\|DM74LS161A:inst\|inst48 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst445\|inst10\" to the node \"PC:inst\|DM74LS161A:inst\|inst48\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst410\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst410\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1726\|inst10 MAR:inst1\|SN74LS173:inst1\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1726\|inst10\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst840\|inst10 RAM:inst12\|insta " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst840\|inst10\" to the node \"RAM:inst12\|insta\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1728\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1728\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst414\|inst10 IR:inst2\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst414\|inst10\" to the node \"IR:inst2\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1695\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1695\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1268\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1268\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1767\|inst10 ACC:inst5\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1767\|inst10\" to the node \"ACC:inst5\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst418\|inst10 ULA_Iago:inst7\|inst_xor2 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst418\|inst10\" to the node \"ULA_Iago:inst7\|inst_xor2\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst455\|inst10 ULA_Iago:inst7\|Seletor4Canais:inst55\|inst2 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst455\|inst10\" to the node \"ULA_Iago:inst7\|Seletor4Canais:inst55\|inst2\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1840\|inst10 ULA_Iago:inst7\|Seletor4Canais:inst55\|inst2 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1840\|inst10\" to the node \"ULA_Iago:inst7\|Seletor4Canais:inst55\|inst2\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1273\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1273\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst458\|inst10 ULA_Iago:inst7\|MuxDuplode8bits:inst24\|inst24 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst458\|inst10\" to the node \"ULA_Iago:inst7\|MuxDuplode8bits:inst24\|inst24\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst35b8\|inst10 BR:inst8\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst35b8\|inst10\" to the node \"BR:inst8\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst460\|inst10 O_R:inst24\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst460\|inst10\" to the node \"O_R:inst24\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478305428 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1755478305428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755478305625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755478306348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478306348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "678 " "Implemented 678 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755478306398 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755478306398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "616 " "Implemented 616 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755478306398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755478306398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755478306407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 21:51:46 2025 " "Processing ended: Sun Aug 17 21:51:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755478306407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755478306407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755478306407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478306407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1755478306969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755478306970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 21:51:46 2025 " "Processing started: Sun Aug 17 21:51:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755478306970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1755478306970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rafaelAula2 -c rafaelAula2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rafaelAula2 -c rafaelAula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1755478306970 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1755478307000 ""}
{ "Info" "0" "" "Project  = rafaelAula2" {  } {  } 0 0 "Project  = rafaelAula2" 0 0 "Fitter" 0 0 1755478307001 ""}
{ "Info" "0" "" "Revision = rafaelAula2" {  } {  } 0 0 "Revision = rafaelAula2" 0 0 "Fitter" 0 0 1755478307001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755478307058 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rafaelAula2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"rafaelAula2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755478307063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755478307084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755478307084 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755478307233 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1755478307236 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755478307277 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1755478307277 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755478307281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755478307281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755478307281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755478307281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 2000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755478307281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755478307281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 2004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755478307281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/civ/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 2006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755478307281 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1755478307281 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1755478307281 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1755478307281 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1755478307281 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1755478307281 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1755478307282 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "No exact pin location assignment(s) for 62 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1755478307421 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rafaelAula2.sdc " "Synopsys Design Constraints File file not found: 'rafaelAula2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1755478307846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755478307847 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1755478307852 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1755478307852 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1755478307852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CTRL:inst3\|inst1  " "Automatically promoted node CTRL:inst3\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst2\|SN74LS173:inst\|inst " "Destination node IR:inst2\|SN74LS173:inst\|inst" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 384 512 592 448 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAR:inst1\|SN74LS173:inst1\|inst " "Destination node MAR:inst1\|SN74LS173:inst1\|inst" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 384 512 592 448 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAR:inst1\|SN74LS173:inst1\|inst15 " "Destination node MAR:inst1\|SN74LS173:inst1\|inst15" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 384 728 808 448 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAR:inst1\|SN74LS173:inst1\|inst20 " "Destination node MAR:inst1\|SN74LS173:inst1\|inst20" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 384 944 1024 448 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAR:inst1\|SN74LS173:inst1\|inst26 " "Destination node MAR:inst1\|SN74LS173:inst1\|inst26" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 384 1160 1240 448 "inst26" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst12\|inste~0 " "Destination node RAM:inst12\|inste~0" {  } { { "RAM/RAM.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/RAM.bdf" { { 176 24 88 224 "inste" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755478307943 ""}  } { { "CTRL/CTRL.bdf" "" { Schematic "/home/civ/SAP-BR/CTRL/CTRL.bdf" { { 672 216 280 720 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755478307943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BTN_RST~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node BTN_RST~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CTRL:inst3\|FEC:inst\|DM74LS161A:inst\|inst~0 " "Destination node CTRL:inst3\|FEC:inst\|DM74LS161A:inst\|inst~0" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { { 328 1072 1136 408 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CTRL:inst3\|FEC:inst\|DM74LS161A:inst\|inst2~0 " "Destination node CTRL:inst3\|FEC:inst\|DM74LS161A:inst\|inst2~0" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { { 912 1072 1136 992 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CTRL:inst3\|FEC:inst\|DM74LS161A:inst\|inst1~0 " "Destination node CTRL:inst3\|FEC:inst\|DM74LS161A:inst\|inst1~0" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { { 608 1072 1136 688 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst\|DM74LS161A:inst\|inst~1 " "Destination node PC:inst\|DM74LS161A:inst\|inst~1" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { { 328 1072 1136 408 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst\|DM74LS161A:inst\|inst1~1 " "Destination node PC:inst\|DM74LS161A:inst\|inst1~1" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { { 608 1072 1136 688 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst\|DM74LS161A:inst\|inst2~3 " "Destination node PC:inst\|DM74LS161A:inst\|inst2~3" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { { 912 1072 1136 992 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst\|DM74LS161A:inst\|inst3~2 " "Destination node PC:inst\|DM74LS161A:inst\|inst3~2" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { { 1208 1072 1136 1288 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755478307943 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755478307943 ""}  } { { "SAP_BR.bdf" "" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 1608 -192 -24 1624 "BTN_RST" "" } } } } { "temporary_test_loc" "" { Generic "/home/civ/SAP-BR/" { { 0 { 0 ""} 0 1976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755478307943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755478308263 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755478308264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755478308264 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755478308266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755478308267 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755478308268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755478308268 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755478308269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755478308294 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1755478308295 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755478308295 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "61 unused 2.5V 16 45 0 " "Number of I/O pins in group: 61 (unused VREF, 2.5V VCCIO, 16 input, 45 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1755478308297 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1755478308297 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1755478308297 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755478308298 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755478308298 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755478308298 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755478308298 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755478308298 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755478308298 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755478308298 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755478308298 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755478308298 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1755478308298 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1755478308298 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A " "Node \"A\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B " "Node \"B\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C " "Node \"C\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G1 " "Node \"G1\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G2A " "Node \"G2A\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G2A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G2B " "Node \"G2B\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G2B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Y0 " "Node \"Y0\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Y0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Y1 " "Node \"Y1\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Y1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Y2 " "Node \"Y2\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Y2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Y3 " "Node \"Y3\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Y3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Y4 " "Node \"Y4\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Y4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Y5 " "Node \"Y5\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Y5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Y6 " "Node \"Y6\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Y6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Y7 " "Node \"Y7\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Y7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name1 " "Node \"pin_name1\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name2 " "Node \"pin_name2\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name3 " "Node \"pin_name3\" is assigned to location or region, but does not exist in design" {  } { { "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/civ/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755478308405 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1755478308405 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755478308406 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1755478308408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755478309374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755478309501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755478309523 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755478312966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755478312966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755478313428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/civ/SAP-BR/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755478315206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755478315206 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1755478318244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755478319380 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755478319380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755478319382 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755478319515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755478319523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755478319876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755478319876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755478320317 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755478320995 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1755478321143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/civ/SAP-BR/output_files/rafaelAula2.fit.smsg " "Generated suppressed messages file /home/civ/SAP-BR/output_files/rafaelAula2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755478321205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1674 " "Peak virtual memory: 1674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755478321512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 21:52:01 2025 " "Processing ended: Sun Aug 17 21:52:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755478321512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755478321512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755478321512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755478321512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1755478322098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755478322098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 21:52:02 2025 " "Processing started: Sun Aug 17 21:52:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755478322098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1755478322098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rafaelAula2 -c rafaelAula2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rafaelAula2 -c rafaelAula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1755478322098 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1755478323358 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1755478323398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755478323964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 21:52:03 2025 " "Processing ended: Sun Aug 17 21:52:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755478323964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755478323964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755478323964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1755478323964 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1755478324038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1755478324496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755478324496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 21:52:04 2025 " "Processing started: Sun Aug 17 21:52:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755478324496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1755478324496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rafaelAula2 -c rafaelAula2 " "Command: quartus_sta rafaelAula2 -c rafaelAula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1755478324496 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1755478324528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1755478324612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478324635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478324635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rafaelAula2.sdc " "Synopsys Design Constraints File file not found: 'rafaelAula2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1755478324831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478324831 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755478324833 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755478324833 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1755478324836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755478324836 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1755478324836 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1755478324840 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1755478324844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755478324846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.682 " "Worst-case setup slack is -15.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478324846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478324846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.682           -2333.137 CLOCK  " "  -15.682           -2333.137 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478324846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478324846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.982 " "Worst-case hold slack is 0.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478324848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478324848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 CLOCK  " "    0.982               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478324848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478324848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755478324848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755478324848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478324849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478324849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -242.913 CLOCK  " "   -3.000            -242.913 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478324849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478324849 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755478324857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755478324875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755478325352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755478325410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755478325415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.526 " "Worst-case setup slack is -14.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.526           -2137.591 CLOCK  " "  -14.526           -2137.591 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478325415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.918 " "Worst-case hold slack is 0.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918               0.000 CLOCK  " "    0.918               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478325416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755478325417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755478325417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -243.119 CLOCK  " "   -3.000            -243.119 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478325418 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755478325425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755478325541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755478325543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.575 " "Worst-case setup slack is -6.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.575            -964.229 CLOCK  " "   -6.575            -964.229 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478325543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.060 " "Worst-case hold slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 CLOCK  " "    0.060               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478325545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755478325545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755478325546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -242.703 CLOCK  " "   -3.000            -242.703 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755478325546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755478325546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755478326227 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755478326230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755478326250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 21:52:06 2025 " "Processing ended: Sun Aug 17 21:52:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755478326250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755478326250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755478326250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755478326250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1755478326793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755478326793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 21:52:06 2025 " "Processing started: Sun Aug 17 21:52:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755478326793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755478326793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rafaelAula2 -c rafaelAula2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rafaelAula2 -c rafaelAula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755478326793 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1755478326975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rafaelAula2.vo /home/civ/SAP-BR/simulation/modelsim/ simulation " "Generated file rafaelAula2.vo in folder \"/home/civ/SAP-BR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755478327095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755478327119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 21:52:07 2025 " "Processing ended: Sun Aug 17 21:52:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755478327119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755478327119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755478327119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755478327119 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus Prime Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755478327171 ""}
