;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -67, <-20
	DJN -1, @-20
	CMP @-127, 100
	SPL 0, <336
	JMP 0, <-20
	MOV 721, 801
	SUB @130, 8
	ADD 272, 160
	JMP <123, @114
	JMN @-232, #206
	SPL <830, 8
	MOV #-23, <-20
	JMN @-1, -25
	SPL <130, 8
	ADD @101, 178
	JMN @-1, -25
	JMN <123, @116
	MOV #-23, <-20
	SUB @123, <116
	SUB @123, <116
	SLT 1, <-1
	JMP <101, 178
	CMP @101, 178
	ADD 272, 160
	JMP <101, 178
	MOV #372, @280
	SUB @-127, 100
	SUB @130, 8
	SUB @130, 8
	SUB -207, <-120
	SUB 12, @-16
	SUB @130, 8
	SUB @130, 8
	SUB @127, <116
	MOV @-721, 100
	MOV <-721, 103
	MOV #-23, <-20
	MOV #-23, <-20
	JMN 0, <-20
	JMN 0, <-20
	MOV #272, @200
	MOV #372, @280
	JMN 0, <-20
	MOV #372, @280
	SPL 0, <402
	MOV #372, @280
	CMP @-127, 100
	MOV -1, <-20
