// Seed: 3162471544
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output wor   id_2,
    output wire  id_3,
    output tri   id_4,
    output tri   id_5,
    input  wand  id_6,
    output wire  id_7,
    input  tri   id_8,
    input  uwire id_9,
    input  tri0  id_10,
    input  wor   id_11
);
  tri1 id_13;
  assign id_13 = id_8;
  assign id_5  = id_13;
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input tri0 id_2,
    output supply1 id_3
);
  assign id_3 = id_0;
  module_0(
      id_2, id_3, id_3, id_3, id_3, id_3, id_2, id_1, id_2, id_0, id_0, id_0
  );
endmodule
