#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Apr 24 23:59:10 2023
# Process ID: 29020
# Current directory: D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2624 D:\gayka\Documents\Semester 2\Computer Organization and Digital Design\Vivado\Labs\Lab 3\Lab 3.xpr
# Log file: D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/vivado.log
# Journal file: D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3'
INFO: [Project 1-313] Project file moved from 'D:/gayka/Documents/Vivado/Labs/Lab 3' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/component.xml', nor could it be found using path 'D:/gayka/Documents/Vivado/Labs/component.xml'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Desktop/Basys3Labs.xdc', nor could it be found using path 'D:/gayka/Documents/Vivado/Desktop/Basys3Labs.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Documents', nor could it be found using path 'D:/gayka/Documents/Vivado/Documents'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Downloads', nor could it be found using path 'D:/gayka/Documents/Vivado/Downloads'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Documents'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Downloads'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 896.391 ; gain = 104.242
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 00:29:48 2023...
r 2/Computer Organization and Digital Design/Vivado/Desktop/Basys3Labs.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Desktop/Basys3Labs.xdc}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_4_RCA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_4_RCA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_4_RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_4_RCA
ERROR: [VRFC 10-91] b is not declared [D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_4_RCA.vhd:90]
ERROR: [VRFC 10-91] a is not declared [D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_4_RCA.vhd:97]
ERROR: [VRFC 10-91] b is not declared [D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_4_RCA.vhd:98]
ERROR: [VRFC 10-91] b is not declared [D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_4_RCA.vhd:105]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_4_RCA.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_4_RCA.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 901.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 901.203 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_4_RCA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_4_RCA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.srcs/sim_1/new/TB_4_RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_4_RCA
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 858a9445a6b54011bd60bca916e7a6ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_4_RCA_behav xil_defaultlib.TB_4_RCA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_4_rca
Built simulation snapshot TB_4_RCA_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/gayka/Documents/Semester -notrace
couldn't read file "D:/gayka/Documents/Semester": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 25 00:39:55 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 950.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 3/Lab 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_4_RCA_behav -key {Behavioral:sim_1:Functional:TB_4_RCA} -tclbatch {TB_4_RCA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_4_RCA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 950.996 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_4_RCA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 950.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 00:42:34 2023...
