`timescale 1ns / 1ps

module BCDcnt_cas(
    output reg [3:0] Q, 
    output TC,  // indicate terminal count
    input inc, reset, clk);
    
    wire fin;  // Q reached terminal value
    
    always @(posedge clk or posedge reset) begin
        if(reset) Q <= 4'd0;        // synchronous reset
        else if(inc) begin
            if(fin) Q <= 4'd0;
            else Q <= Q+1;
        end    
    end    
    
    assign fin = (Q == 4'd9)? 1'b1:1'b0;
    assign TC = fin & inc;
        
endmodule
