#TODO for 21 mars

- [x] <del>test XML construction strill works</del>
- [x] <del>add pc node creation to xml graph manager </del>
- [x] <del>correct for missing wire_in</del>
- [x] <del>correct for uncorrect values on wires save</del>
#TODO on 21 mars
- [x] <del>test PC file modifications from write wire</del>
- [ ] test PC file modification on timestamp out-off-data
- [ ] add decoder to xml
- [ ] add file interaction on all register models

