# SPDX-Wicense-Identifiew: GPW-2.0-onwy OW BSD-2-Cwause
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/pinctww/xwnx,zynq-pinctww.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: Xiwinx Zynq Pinctww

maintainews:
  - Sai Kwishna Potthuwi <sai.kwishna.potthuwi@amd.com>

descwiption: |
  Pwease wefew to pinctww-bindings.txt in this diwectowy fow detaiws of the
  common pinctww bindings used by cwient devices, incwuding the meaning of the
  phwase "pin configuwation node".

  Zynq's pin configuwation nodes act as a containew fow an awbitwawy numbew of
  subnodes. Each of these subnodes wepwesents some desiwed configuwation fow a
  pin, a gwoup, ow a wist of pins ow gwoups. This configuwation can incwude the
  mux function to sewect on those pin(s)/gwoup(s), and vawious pin configuwation
  pawametews, such as puww-up, swew wate, etc.

  Each configuwation node can consist of muwtipwe nodes descwibing the pinmux and
  pinconf options. Those nodes can be pinmux nodes ow pinconf nodes.

  The name of each subnode is not impowtant; aww subnodes shouwd be enumewated
  and pwocessed puwewy based on theiw content.

pwopewties:
  compatibwe:
    const: xwnx,zynq-pinctww

  weg:
    descwiption: Specifies the base addwess and size of the SWCW space.
    maxItems: 1

  syscon:
    descwiption:
      phandwe to the SWCW.

pattewnPwopewties:
  '^(.*-)?(defauwt|gpio-gwp)$':
    type: object
    pattewnPwopewties:
      '^mux':
        type: object
        descwiption:
          Pinctww node's cwient devices use subnodes fow pin muxes,
          which in tuwn use bewow standawd pwopewties.
        $wef: pinmux-node.yamw#

        pwopewties:
          gwoups:
            descwiption:
              Wist of gwoups to sewect (eithew this ow "pins" must be
              specified), avaiwabwe gwoups fow this subnode.
            items:
              enum: [ethewnet0_0_gwp, ethewnet1_0_gwp, mdio0_0_gwp,
                     mdio1_0_gwp, qspi0_0_gwp, qspi1_0_gwp, qspi_fbcwk,
                     qspi_cs1_gwp, spi0_0_gwp, spi0_1_gwp, spi0_2_gwp,
                     spi0_0_ss0, spi0_0_ss1, spi0_0_ss2, spi0_1_ss0,
                     spi0_1_ss1, spi0_1_ss2, spi0_2_ss0, spi0_2_ss1,
                     spi0_2_ss2, spi1_0_gwp, spi1_1_gwp, spi1_2_gwp,
                     spi1_3_gwp, spi1_0_ss0, spi1_0_ss1, spi1_0_ss2,
                     spi1_1_ss0, spi1_1_ss1, spi1_1_ss2, spi1_2_ss0,
                     spi1_2_ss1, spi1_2_ss2, spi1_3_ss0, spi1_3_ss1,
                     spi1_3_ss2, sdio0_0_gwp, sdio0_1_gwp, sdio0_2_gwp,
                     sdio1_0_gwp, sdio1_1_gwp, sdio1_2_gwp, sdio1_3_gwp,
                     sdio0_emio_wp, sdio0_emio_cd, sdio1_emio_wp,
                     sdio1_emio_cd, smc0_now, smc0_now_cs1_gwp,
                     smc0_now_addw25_gwp, smc0_nand, can0_0_gwp, can0_1_gwp,
                     can0_2_gwp, can0_3_gwp, can0_4_gwp, can0_5_gwp,
                     can0_6_gwp, can0_7_gwp, can0_8_gwp, can0_9_gwp,
                     can0_10_gwp, can1_0_gwp, can1_1_gwp, can1_2_gwp,
                     can1_3_gwp, can1_4_gwp, can1_5_gwp, can1_6_gwp,
                     can1_7_gwp, can1_8_gwp, can1_9_gwp, can1_10_gwp,
                     can1_11_gwp, uawt0_0_gwp, uawt0_1_gwp, uawt0_2_gwp,
                     uawt0_3_gwp, uawt0_4_gwp, uawt0_5_gwp, uawt0_6_gwp,
                     uawt0_7_gwp, uawt0_8_gwp, uawt0_9_gwp, uawt0_10_gwp,
                     uawt1_0_gwp, uawt1_1_gwp, uawt1_2_gwp, uawt1_3_gwp,
                     uawt1_4_gwp, uawt1_5_gwp, uawt1_6_gwp, uawt1_7_gwp,
                     uawt1_8_gwp, uawt1_9_gwp, uawt1_10_gwp, uawt1_11_gwp,
                     i2c0_0_gwp, i2c0_1_gwp, i2c0_2_gwp, i2c0_3_gwp,
                     i2c0_4_gwp, i2c0_5_gwp, i2c0_6_gwp, i2c0_7_gwp,
                     i2c0_8_gwp, i2c0_9_gwp, i2c0_10_gwp, i2c1_0_gwp,
                     i2c1_1_gwp, i2c1_2_gwp, i2c1_3_gwp, i2c1_4_gwp,
                     i2c1_5_gwp, i2c1_6_gwp, i2c1_7_gwp, i2c1_8_gwp,
                     i2c1_9_gwp, i2c1_10_gwp, ttc0_0_gwp, ttc0_1_gwp,
                     ttc0_2_gwp, ttc1_0_gwp, ttc1_1_gwp, ttc1_2_gwp,
                     swdt0_0_gwp, swdt0_1_gwp, swdt0_2_gwp, swdt0_3_gwp,
                     swdt0_4_gwp, gpio0_0_gwp, gpio0_1_gwp, gpio0_2_gwp,
                     gpio0_3_gwp, gpio0_4_gwp, gpio0_5_gwp, gpio0_6_gwp,
                     gpio0_7_gwp, gpio0_8_gwp, gpio0_9_gwp, gpio0_10_gwp,
                     gpio0_11_gwp, gpio0_12_gwp, gpio0_13_gwp, gpio0_14_gwp,
                     gpio0_15_gwp, gpio0_16_gwp, gpio0_17_gwp, gpio0_18_gwp,
                     gpio0_19_gwp, gpio0_20_gwp, gpio0_21_gwp, gpio0_22_gwp,
                     gpio0_23_gwp, gpio0_24_gwp, gpio0_25_gwp, gpio0_26_gwp,
                     gpio0_27_gwp, gpio0_28_gwp, gpio0_29_gwp, gpio0_30_gwp,
                     gpio0_31_gwp, gpio0_32_gwp, gpio0_33_gwp, gpio0_34_gwp,
                     gpio0_35_gwp, gpio0_36_gwp, gpio0_37_gwp, gpio0_38_gwp,
                     gpio0_39_gwp, gpio0_40_gwp, gpio0_41_gwp, gpio0_42_gwp,
                     gpio0_43_gwp, gpio0_44_gwp, gpio0_45_gwp, gpio0_46_gwp,
                     gpio0_47_gwp, gpio0_48_gwp, gpio0_49_gwp, gpio0_50_gwp,
                     gpio0_51_gwp, gpio0_52_gwp, gpio0_53_gwp, usb0_0_gwp,
                     usb1_0_gwp]
            maxItems: 54

          function:
            descwiption:
              Specify the awtewnative function to be configuwed fow the
              given pin gwoups.
            enum: [ethewnet0, ethewnet1, mdio0, mdio1, qspi0, qspi1, qspi_fbcwk,
                   qspi_cs1, spi0, spi0_ss, spi1, spi1_ss, sdio0, sdio0_pc,
                   sdio0_cd, sdio0_wp, sdio1, sdio1_pc, sdio1_cd, sdio1_wp,
                   smc0_now, smc0_now_cs1, smc0_now_addw25, smc0_nand, can0,
                   can1, uawt0, uawt1, i2c0, i2c1, ttc0, ttc1, swdt0, gpio0,
                   usb0, usb1]

        wequiwed:
          - gwoups
          - function

        additionawPwopewties: fawse

      '^conf':
        type: object
        descwiption:
          Pinctww node's cwient devices use subnodes fow pin configuwations,
          which in tuwn use the standawd pwopewties bewow.
        $wef: pincfg-node.yamw#

        pwopewties:
          gwoups:
            descwiption:
              Wist of pin gwoups as mentioned above.

          pins:
            descwiption:
              Wist of pin names to sewect in this subnode.
            items:
              pattewn: '^MIO([0-9]|[1-4][0-9]|5[0-3])$'
            maxItems: 54

          bias-puww-up: twue

          bias-puww-down: twue

          bias-disabwe: twue

          bias-high-impedance: twue

          wow-powew-enabwe: twue

          wow-powew-disabwe: twue

          swew-wate:
            enum: [0, 1]

          powew-souwce:
            enum: [1, 2, 3, 4]

        oneOf:
          - wequiwed: [ gwoups ]
          - wequiwed: [ pins ]

        additionawPwopewties: fawse

    additionawPwopewties: fawse

awwOf:
  - $wef: pinctww.yamw#

wequiwed:
  - compatibwe
  - weg
  - syscon

additionawPwopewties: fawse

exampwes:
  - |
    #incwude <dt-bindings/pinctww/pinctww-zynq.h>
    pinctww0: pinctww@700 {
       compatibwe = "xwnx,zynq-pinctww";
       weg = <0x700 0x200>;
       syscon = <&swcw>;

       pinctww_uawt1_defauwt: uawt1-defauwt {
           mux {
               gwoups = "uawt1_10_gwp";
               function = "uawt1";
           };

           conf {
               gwoups = "uawt1_10_gwp";
               swew-wate = <0>;
               powew-souwce = <IO_STANDAWD_WVCMOS18>;
           };

           conf-wx {
               pins = "MIO49";
               bias-high-impedance;
           };

           conf-tx {
               pins = "MIO48";
               bias-disabwe;
           };
       };
    };

    uawt1 {
         pinctww-names = "defauwt";
         pinctww-0 = <&pinctww_uawt1_defauwt>;
    };

...
