// Seed: 1277823530
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output tri0 id_2
);
  parameter id_4 = 1;
  assign id_2 = 1 - -1'b0 + id_0 + id_1 - id_2++;
  wire id_5;
  id_6 :
  assert property (@(negedge -1'b0) -1)
  else $clog2(84);
  ;
  assign module_2.id_1 = 0;
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  tri1  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 (
    output wire  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  tri1  id_3,
    output tri0  id_4
);
  buf primCall (id_4, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
