

================================================================
== Vivado HLS Report for 'rotate_half'
================================================================
* Date:           Wed Dec 11 23:44:28 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.501 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1569|     1569| 15.690 us | 15.690 us |  1569|  1569|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h1   |     1568|     1568|        98|          -|          -|    16|    no    |
        | + l_S_d_0_d1  |       96|       96|         2|          -|          -|    48|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:247]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%h1_0 = phi i5 [ 0, %0 ], [ %h1, %l_S_s_0_s1_end ]"   --->   Operation 6 'phi' 'h1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%icmp_ln247 = icmp eq i5 %h1_0, -16" [kernel.cpp:247]   --->   Operation 7 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.78ns)   --->   "%h1 = add i5 %h1_0, 1" [kernel.cpp:247]   --->   Operation 9 'add' 'h1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln247, label %4, label %l_S_s_0_s1_begin" [kernel.cpp:247]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [kernel.cpp:247]   --->   Operation 11 'specloopname' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h1_0, i7 0)" [kernel.cpp:250]   --->   Operation 12 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h1_0, i5 0)" [kernel.cpp:250]   --->   Operation 13 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i10 %tmp_8 to i12" [kernel.cpp:250]   --->   Operation 14 'zext' 'zext_ln250' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.54ns)   --->   "%sub_ln250 = sub i12 %tmp_s, %zext_ln250" [kernel.cpp:250]   --->   Operation 15 'sub' 'sub_ln250' <Predicate = (!icmp_ln247)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str18)" [kernel.cpp:248]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:249]   --->   Operation 17 'br' <Predicate = (!icmp_ln247)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:258]   --->   Operation 18 'ret' <Predicate = (icmp_ln247)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%d1_0_0 = phi i6 [ 0, %l_S_s_0_s1_begin ], [ %add_ln249, %3 ]" [kernel.cpp:249]   --->   Operation 19 'phi' 'd1_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i6 %d1_0_0 to i7" [kernel.cpp:249]   --->   Operation 20 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.42ns)   --->   "%icmp_ln249 = icmp eq i6 %d1_0_0, -16" [kernel.cpp:249]   --->   Operation 21 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 22 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln249 = add i6 %d1_0_0, 1" [kernel.cpp:249]   --->   Operation 23 'add' 'add_ln249' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %l_S_s_0_s1_end, label %3" [kernel.cpp:249]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln250 = add i7 %zext_ln249, 48" [kernel.cpp:250]   --->   Operation 25 'add' 'add_ln250' <Predicate = (!icmp_ln249)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i7 %add_ln250 to i12" [kernel.cpp:250]   --->   Operation 26 'zext' 'zext_ln250_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.54ns)   --->   "%add_ln250_1 = add i12 %sub_ln250, %zext_ln250_1" [kernel.cpp:250]   --->   Operation 27 'add' 'add_ln250_1' <Predicate = (!icmp_ln249)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i12 %add_ln250_1 to i64" [kernel.cpp:250]   --->   Operation 28 'sext' 'sext_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%v153_0_addr = getelementptr [1536 x float]* %v153_0, i64 0, i64 %sext_ln250" [kernel.cpp:250]   --->   Operation 29 'getelementptr' 'v153_0_addr' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%v153_0_load = load float* %v153_0_addr, align 4" [kernel.cpp:250]   --->   Operation 30 'load' 'v153_0_load' <Predicate = (!icmp_ln249)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i6 %d1_0_0 to i12" [kernel.cpp:253]   --->   Operation 31 'zext' 'zext_ln253' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln253 = add i12 %sub_ln250, %zext_ln253" [kernel.cpp:253]   --->   Operation 32 'add' 'add_ln253' <Predicate = (!icmp_ln249)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i12 %add_ln253 to i64" [kernel.cpp:253]   --->   Operation 33 'sext' 'sext_ln253' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v153_0_addr_1 = getelementptr [1536 x float]* %v153_0, i64 0, i64 %sext_ln253" [kernel.cpp:253]   --->   Operation 34 'getelementptr' 'v153_0_addr_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%v153_0_load_1 = load float* %v153_0_addr_1, align 4" [kernel.cpp:253]   --->   Operation 35 'load' 'v153_0_load_1' <Predicate = (!icmp_ln249)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str18, i32 %tmp)" [kernel.cpp:256]   --->   Operation 36 'specregionend' 'empty_50' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:247]   --->   Operation 37 'br' <Predicate = (icmp_ln249)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.50>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [kernel.cpp:249]   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%v154_0_addr_1 = getelementptr [1536 x float]* %v154_0, i64 0, i64 %sext_ln250" [kernel.cpp:254]   --->   Operation 39 'getelementptr' 'v154_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (3.25ns)   --->   "%v153_0_load = load float* %v153_0_addr, align 4" [kernel.cpp:250]   --->   Operation 40 'load' 'v153_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln251 = bitcast float %v153_0_load to i32" [kernel.cpp:251]   --->   Operation 41 'bitcast' 'bitcast_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln251 = xor i32 %bitcast_ln251, -2147483648" [kernel.cpp:251]   --->   Operation 42 'xor' 'xor_ln251' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln251_1 = bitcast i32 %xor_ln251 to float" [kernel.cpp:251]   --->   Operation 43 'bitcast' 'bitcast_ln251_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v154_0_addr = getelementptr [1536 x float]* %v154_0, i64 0, i64 %sext_ln253" [kernel.cpp:252]   --->   Operation 44 'getelementptr' 'v154_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.25ns)   --->   "store float %bitcast_ln251_1, float* %v154_0_addr, align 4" [kernel.cpp:252]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%v153_0_load_1 = load float* %v153_0_addr_1, align 4" [kernel.cpp:253]   --->   Operation 46 'load' 'v153_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 47 [1/1] (3.25ns)   --->   "store float %v153_0_load_1, float* %v154_0_addr_1, align 4" [kernel.cpp:254]   --->   Operation 47 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:249]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v153_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v154_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln247           (br               ) [ 01111]
h1_0               (phi              ) [ 00100]
icmp_ln247         (icmp             ) [ 00111]
empty              (speclooptripcount) [ 00000]
h1                 (add              ) [ 01111]
br_ln247           (br               ) [ 00000]
specloopname_ln247 (specloopname     ) [ 00000]
tmp_s              (bitconcatenate   ) [ 00000]
tmp_8              (bitconcatenate   ) [ 00000]
zext_ln250         (zext             ) [ 00000]
sub_ln250          (sub              ) [ 00011]
tmp                (specregionbegin  ) [ 00011]
br_ln249           (br               ) [ 00111]
ret_ln258          (ret              ) [ 00000]
d1_0_0             (phi              ) [ 00010]
zext_ln249         (zext             ) [ 00000]
icmp_ln249         (icmp             ) [ 00111]
empty_51           (speclooptripcount) [ 00000]
add_ln249          (add              ) [ 00111]
br_ln249           (br               ) [ 00000]
add_ln250          (add              ) [ 00000]
zext_ln250_1       (zext             ) [ 00000]
add_ln250_1        (add              ) [ 00000]
sext_ln250         (sext             ) [ 00001]
v153_0_addr        (getelementptr    ) [ 00001]
zext_ln253         (zext             ) [ 00000]
add_ln253          (add              ) [ 00000]
sext_ln253         (sext             ) [ 00001]
v153_0_addr_1      (getelementptr    ) [ 00001]
empty_50           (specregionend    ) [ 00000]
br_ln247           (br               ) [ 01111]
specloopname_ln249 (specloopname     ) [ 00000]
v154_0_addr_1      (getelementptr    ) [ 00000]
v153_0_load        (load             ) [ 00000]
bitcast_ln251      (bitcast          ) [ 00000]
xor_ln251          (xor              ) [ 00000]
bitcast_ln251_1    (bitcast          ) [ 00000]
v154_0_addr        (getelementptr    ) [ 00000]
store_ln252        (store            ) [ 00000]
v153_0_load_1      (load             ) [ 00000]
store_ln254        (store            ) [ 00000]
br_ln249           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v153_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v153_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v154_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v154_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="v153_0_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="12" slack="0"/>
<pin id="50" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v153_0_addr/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="11" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="0"/>
<pin id="69" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v153_0_load/3 v153_0_load_1/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="v153_0_addr_1_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="12" slack="0"/>
<pin id="63" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v153_0_addr_1/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="v154_0_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="12" slack="1"/>
<pin id="75" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v154_0_addr_1/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="v154_0_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="1"/>
<pin id="82" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v154_0_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="11" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/4 store_ln254/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="h1_0_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="1"/>
<pin id="99" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h1_0 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="h1_0_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h1_0/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="d1_0_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="1"/>
<pin id="110" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="d1_0_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d1_0_0/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln247_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="h1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_s_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="5" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_8_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln250_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sub_ln250_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln250/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln249_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln249_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="5" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln249_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln250_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln250_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250_1/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln250_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="1"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln250_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln250/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln253_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln253_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="1"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln253_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln253/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="bitcast_ln251_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln251/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln251_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="bitcast_ln251_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln251_1/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="h1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="sub_ln250_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="1"/>
<pin id="232" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln250 "/>
</bind>
</comp>

<comp id="239" class="1005" name="add_ln249_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln249 "/>
</bind>
</comp>

<comp id="244" class="1005" name="sext_ln250_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln250 "/>
</bind>
</comp>

<comp id="249" class="1005" name="v153_0_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="1"/>
<pin id="251" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v153_0_addr "/>
</bind>
</comp>

<comp id="254" class="1005" name="sext_ln253_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln253 "/>
</bind>
</comp>

<comp id="259" class="1005" name="v153_0_addr_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="1"/>
<pin id="261" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v153_0_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="38" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="70"><net_src comp="59" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="53" pin="7"/><net_sink comp="85" pin=4"/></net>

<net id="96"><net_src comp="71" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="101" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="101" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="101" pin="4"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="101" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="131" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="112" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="112" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="112" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="157" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="196"><net_src comp="112" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="197" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="210"><net_src comp="53" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="228"><net_src comp="125" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="233"><net_src comp="151" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="242"><net_src comp="167" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="247"><net_src comp="188" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="252"><net_src comp="46" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="257"><net_src comp="202" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="262"><net_src comp="59" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="53" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v154_0 | {4 }
 - Input state : 
	Port: rotate_half : v153_0 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln247 : 1
		h1 : 1
		br_ln247 : 2
		tmp_s : 1
		tmp_8 : 1
		zext_ln250 : 2
		sub_ln250 : 3
	State 3
		zext_ln249 : 1
		icmp_ln249 : 1
		add_ln249 : 1
		br_ln249 : 2
		add_ln250 : 2
		zext_ln250_1 : 3
		add_ln250_1 : 4
		sext_ln250 : 5
		v153_0_addr : 6
		v153_0_load : 7
		zext_ln253 : 1
		add_ln253 : 2
		sext_ln253 : 3
		v153_0_addr_1 : 4
		v153_0_load_1 : 5
	State 4
		bitcast_ln251 : 1
		xor_ln251 : 2
		bitcast_ln251_1 : 2
		store_ln252 : 3
		store_ln254 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      h1_fu_125      |    0    |    15   |
|          |   add_ln249_fu_167  |    0    |    15   |
|    add   |   add_ln250_fu_173  |    0    |    15   |
|          |  add_ln250_1_fu_183 |    0    |    12   |
|          |   add_ln253_fu_197  |    0    |    12   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln251_fu_211  |    0    |    32   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln247_fu_119  |    0    |    11   |
|          |  icmp_ln249_fu_161  |    0    |    11   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln250_fu_151  |    0    |    12   |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_131    |    0    |    0    |
|          |     tmp_8_fu_139    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln250_fu_147  |    0    |    0    |
|   zext   |  zext_ln249_fu_157  |    0    |    0    |
|          | zext_ln250_1_fu_179 |    0    |    0    |
|          |  zext_ln253_fu_193  |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln250_fu_188  |    0    |    0    |
|          |  sext_ln253_fu_202  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   135   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln249_reg_239  |    6   |
|    d1_0_0_reg_108   |    6   |
|     h1_0_reg_97     |    5   |
|      h1_reg_225     |    5   |
|  sext_ln250_reg_244 |   64   |
|  sext_ln253_reg_254 |   64   |
|  sub_ln250_reg_230  |   12   |
|v153_0_addr_1_reg_259|   11   |
| v153_0_addr_reg_249 |   11   |
+---------------------+--------+
|        Total        |   184  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_53 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   135  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   184  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   184  |   153  |
+-----------+--------+--------+--------+
