
---------- Begin Simulation Statistics ----------
final_tick                               1774637747000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  13931                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886876                       # Number of bytes of host memory used
host_op_rate                                    26259                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   717.82                       # Real time elapsed on the host
host_tick_rate                               30669126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022015                       # Number of seconds simulated
sim_ticks                                 22014888250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        501023                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3683505                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7319                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032599                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155498                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3683505                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       528007                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026006                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493094                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1720                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14441059                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511379                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7370                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545267                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171277                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39694908                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.474852                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.682132                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35695789     89.93%     89.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793973      2.00%     91.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       373807      0.94%     92.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561362      1.41%     94.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444740      1.12%     95.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201379      0.51%     95.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74605      0.19%     96.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         3986      0.01%     96.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545267      3.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39694908                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.402975                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.402975                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30665217                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64777850                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607361                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519373                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389300                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820578                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12376846                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2073                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606161                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2000                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026006                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314706                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37040617                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               35718295                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778600                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114150                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6571375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648592                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.811231                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     44001838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.754884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.036682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31323696     71.19%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           702032      1.60%     72.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737846      1.68%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987198      2.24%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260710      2.87%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779470      1.77%     81.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901459      2.05%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745535      1.69%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563892     14.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44001838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16037741                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12337471                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9920                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500231                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.300867                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23365939                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606161                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7530480                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12601566                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          140                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733261                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090047                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12759778                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423482                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57276874                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1427743                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389300                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1344783                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       321948                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259213                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782960                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6481                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42222879                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52852659                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718996                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30358091                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.200385                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56278148                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76791039                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464207                       # number of integer regfile writes
system.switch_cpus.ipc                       0.227119                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.227119                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292555      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629626     47.88%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639126      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          216      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216740      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2955      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269087      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3657613      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3731121      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259937     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6875960     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700361                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22800752                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43417100                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19505271                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365209                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099554                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053718                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181865      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            423      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202760      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473018     15.26%     27.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664607     53.70%     81.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576559     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34706608                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119145175                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64965952                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60803782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700361                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286265                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42240787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60166                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262413                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16662836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     44001838                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.311317                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.366561                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31347351     71.24%     71.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1203785      2.74%     73.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660687      3.77%     77.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271920      2.89%     80.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015618      4.58%     85.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1815991      4.13%     89.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172565      4.94%     94.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929743      2.11%     96.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584178      3.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44001838                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.310486                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314788                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14358                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3382953                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12601566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198557                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 44029756                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8969967                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         144103                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024466                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472736                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3064                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155522937                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62309606                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56530720                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764575                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21339893                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389300                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21853521                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36158440                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820568                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86156987                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5625776                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85208898                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348036                       # The number of ROB writes
system.switch_cpus.timesIdled                     427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       113155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506151                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         113155                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             127015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       122038                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126031                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125938                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125938                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        127016                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       753976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       753976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 753976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23999424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23999424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23999424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252954                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252954    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252954                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1015953000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1318395250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22014888250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       247586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          616                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          297934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           976                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24315584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          293753                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7810432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           547521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.206668                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.404916                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 434366     79.33%     79.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 113155     20.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             547521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379237500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1461000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          574                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          240                       # number of demand (read+write) hits
system.l2.demand_hits::total                      814                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          574                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          240                       # number of overall hits
system.l2.overall_hits::total                     814                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          400                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252550                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252954                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          400                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252550                       # number of overall misses
system.l2.overall_misses::total                252954                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33845500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20823896000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20857741500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33845500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20823896000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20857741500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253768                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253768                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.410678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999051                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996792                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.410678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999051                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996792                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84613.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82454.547614                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82456.658128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84613.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82454.547614                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82456.658128                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              122038                       # number of writebacks
system.l2.writebacks::total                    122038                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252950                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18298406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18328251500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18298406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18328251500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.410678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996777                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.410678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996777                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74613.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72454.587210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72458.001581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74613.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72454.587210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72458.001581                       # average overall mshr miss latency
system.l2.replacements                         293753                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125548                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          616                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              616                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          616                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          616                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        67471                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         67471                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125938                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125938                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10046861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10046861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79776.251012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79776.251012                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8787481500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8787481500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69776.251012                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69776.251012                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33845500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33845500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.410678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.411885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84613.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84192.786070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29845500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29845500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.410678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.409836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74613.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74613.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10777034500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10777034500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85118.586706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85117.242169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9510924500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9510924500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998116                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75118.665687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75118.665687                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4041.615712                       # Cycle average of tags in use
system.l2.tags.total_refs                      431020                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    293753                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.467287                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     526.206077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.046766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.031122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.976369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3508.355379                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.128468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.856532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986723                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1310151                       # Number of tag accesses
system.l2.tags.data_accesses                  1310151                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16163200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16189056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7810432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7810432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       122038                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             122038                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1162849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    734194052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735368530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1162849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1168664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      354779543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            354779543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      354779543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1162849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    734194052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1090148073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    122038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000678248750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7278                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7278                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114947                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122038                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3216660500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7959473000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12716.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31466.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   225195                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  107481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122038                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    567.434787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   376.241723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.987266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7187     16.99%     16.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5887     13.92%     30.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4707     11.13%     42.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1960      4.63%     46.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2054      4.86%     51.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2321      5.49%     57.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1917      4.53%     61.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3517      8.32%     69.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12742     30.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42292                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.755153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.829637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.016176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7264     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7278                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.765595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.732477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.078103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4582     62.96%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              252      3.46%     66.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2185     30.02%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              157      2.16%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.76%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      0.32%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7278                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16188800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7809280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16188800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7810432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       735.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       354.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22014765500                       # Total gap between requests
system.mem_ctrls.avgGap                      58707.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16163200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7809280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1162849.418506587157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 734194051.609596490860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 354727215.115434467793                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122038                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13392000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7946081000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 525068686000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33480.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31463.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4302501.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            149061780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79228215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898119180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316206720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1737587280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7502842170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2135508480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12818553825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.267495                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5407860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    735020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15871998250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            152917380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             81269925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907943820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320737680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1737587280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7530796110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2111967840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12843220035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.387928                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5345789750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    735020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15934068500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    22014878250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313599                       # number of overall hits
system.cpu.icache.overall_hits::total         6313609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1107                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1107                       # number of overall misses
system.cpu.icache.overall_misses::total          1109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     48163500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48163500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     48163500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48163500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314706                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314718                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314706                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314718                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 43508.130081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43429.666366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 43508.130081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43429.666366                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          616                       # number of writebacks
system.cpu.icache.writebacks::total               616                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          133                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          974                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41356500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41356500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42460.472279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42460.472279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42460.472279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42460.472279                       # average overall mshr miss latency
system.cpu.icache.replacements                    616                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1107                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     48163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314718                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 43508.130081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43429.666366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42460.472279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42460.472279                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.860139                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               616                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            790.040584                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.857892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007535                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630412                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630412                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11837878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11837879                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13308606                       # number of overall hits
system.cpu.dcache.overall_hits::total        13308607                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       553523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         553525                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       647657                       # number of overall misses
system.cpu.dcache.overall_misses::total        647659                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43433343998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43433343998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43433343998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43433343998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391404                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956266                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046406                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78467.098925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78466.815407                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67062.262892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67062.055801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3702250                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        23626                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24350                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             325                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   152.043121                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    72.695385                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125548                       # number of writebacks
system.cpu.dcache.writebacks::total            125548                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       348497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       348497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       348497                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       348497                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252791                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16727640498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16727640498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21217611498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21217611498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81587.898598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81587.898598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83933.413365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83933.413365                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10013530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10013531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       427580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        427582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33071542000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33071542000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77345.858085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77345.496302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       348496                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       348496                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6491830000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6491830000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82087.780082                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82087.780082                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10361801998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10361801998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82273.742868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82273.742868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10235810498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10235810498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81274.003097                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81274.003097                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470728                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470728                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94134                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94134                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564862                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564862                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47765                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47765                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4489971000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4489971000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 94001.277086                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94001.277086                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774637747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.667542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12377943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.164279                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002271                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.665271                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165323                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165323                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1806751457500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38375                       # Simulator instruction rate (inst/s)
host_mem_usage                                 911532                       # Number of bytes of host memory used
host_op_rate                                    81714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1042.35                       # Real time elapsed on the host
host_tick_rate                               30808867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032114                       # Number of seconds simulated
sim_ticks                                 32113710500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       400311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        800572                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1379111                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18460                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1403008                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136869                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1379111                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       242242                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1628560                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118133                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7123                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5403158                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5177270                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18703                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4614603                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8753836                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     62913892                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.054233                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.355309                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     48759852     77.50%     77.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2393073      3.80%     81.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2319825      3.69%     84.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1045274      1.66%     86.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1625880      2.58%     89.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       726557      1.15%     90.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       897567      1.43%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       531261      0.84%     92.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4614603      7.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     62913892                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.140914                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.140914                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      50512883                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78388831                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2788001                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8628865                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113799                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2015429                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23508997                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5558                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8997344                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2895                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1628560                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4235782                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              59527671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8204                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37255872                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          310                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1664                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          227598                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.025356                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4415480                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1255002                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.580062                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     64058977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.277866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.767306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         51435963     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           431894      0.67%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           754069      1.18%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           927811      1.45%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           823624      1.29%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           566339      0.88%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           787183      1.23%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           370686      0.58%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7961408     12.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     64058977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99739695                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53988914                       # number of floating regfile writes
system.switch_cpus.idleCycles                  168444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        28690                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1212769                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.190908                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32972279                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8997338                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2388759                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23577549                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           96                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          739                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9804298                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77243908                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23974941                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141312                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76488926                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          17473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14769285                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113799                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14776876                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        83118                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1517208                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2404349                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2959784                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          861                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17187                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88312272                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75014611                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622123                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54941138                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.167953                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75854638                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76237569                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10845287                       # number of integer regfile writes
system.switch_cpus.ipc                       0.467090                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.467090                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       817881      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16736668     21.84%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14818      0.02%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           410      0.00%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291614      0.38%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          971      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139804      0.18%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6066      0.01%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74341      0.10%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           99      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576312     19.02%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     42.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     42.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663324     13.92%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2920544      3.81%     60.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1009095      1.32%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21101042     27.54%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7990821     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76630236                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65469775                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127984524                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61953414                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66675848                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3436328                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044843                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63572      1.85%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            780      0.02%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             23      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           388      0.01%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       324780      9.45%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       692089     20.14%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         272434      7.93%     39.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134005      3.90%     43.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1673400     48.70%     92.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       274857      8.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13778908                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     92787523                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13061197                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21486918                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77172766                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76630236                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71142                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10918020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16268                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65195                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4732451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     64058977                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.196245                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.239150                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     45912401     71.67%     71.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2750162      4.29%     75.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2338366      3.65%     79.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1997059      3.12%     82.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2893616      4.52%     87.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2365126      3.69%     90.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2544245      3.97%     94.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1517415      2.37%     97.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1740587      2.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     64058977                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.193108                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4236061                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   394                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70074                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       978083                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23577549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9804298                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36047056                       # number of misc regfile reads
system.switch_cpus.numCycles                 64227421                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        18932449                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         524348                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3714826                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7671104                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        118317                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221528598                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77721462                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71240901                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9645668                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23236582                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113799                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31652015                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9792596                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100571372                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78361914                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          220                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           47                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12547044                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            132150164                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151305063                       # The number of ROB writes
system.switch_cpus.timesIdled                    1957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        96390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887074                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          96392                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  32113710500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             247960                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       161990                       # Transaction distribution
system.membus.trans_dist::CleanEvict           238316                       # Transaction distribution
system.membus.trans_dist::ReadExReq            152307                       # Transaction distribution
system.membus.trans_dist::ReadExResp           152307                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        247959                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1200839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1200839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1200839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35984448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35984448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35984448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            400266                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  400266    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              400266                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1510486000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2177444750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  32113710500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32113710500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  32113710500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  32113710500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280732                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       341570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3461                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          536079                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3615                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1319998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       452800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39653056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40105856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          437651                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10367424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           881264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.109393                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.312139                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 784862     89.06%     89.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  96400     10.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             881264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          626578000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         659999000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5422500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  32113710500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1476                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        41870                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43346                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1476                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        41870                       # number of overall hits
system.l2.overall_hits::total                   43346                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2138                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       398128                       # number of demand (read+write) misses
system.l2.demand_misses::total                 400266                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2138                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       398128                       # number of overall misses
system.l2.overall_misses::total                400266                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    177969000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37908761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38086730500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    177969000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37908761500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38086730500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       439998                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443612                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       439998                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443612                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.591588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.904840                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.902288                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.591588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.904840                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.902288                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83240.879326                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95217.521752                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95153.549140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83240.879326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95217.521752                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95153.549140                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              161990                       # number of writebacks
system.l2.writebacks::total                    161990                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       398128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            400266                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       398128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           400266                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    156589000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33927471500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34084060500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    156589000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33927471500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34084060500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.591588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.904840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.902288                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.591588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.904840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.902288                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73240.879326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85217.496634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85153.524156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73240.879326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85217.496634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85153.524156                       # average overall mshr miss latency
system.l2.replacements                         437650                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       179580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           179580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       179580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       179580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3455                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3455                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3455                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3455                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        59046                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         59046                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        10575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10575                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       152307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              152307                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13745542000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13745542000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.935076                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.935076                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90248.918303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90248.918303                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       152307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         152307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12222472000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12222472000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.935076                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.935076                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80248.918303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80248.918303                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    177969000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    177969000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.591588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.591588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83240.879326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83240.879326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    156589000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    156589000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.591588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.591588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73240.879326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73240.879326                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       245821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          245821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  24163219500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24163219500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.887069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98295.993833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98295.993833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       245821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       245821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21704999500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21704999500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.887069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.887069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 88295.953153                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88295.953153                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  32113710500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      835680                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    441746                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.891766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     210.273759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.405710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3876.320530                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.051336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.946367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2211782                       # Number of tag accesses
system.l2.tags.data_accesses                  2211782                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32113710500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       136832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     25480192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25617024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       136832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        136832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10367360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10367360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       398128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              400266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       161990                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             161990                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4260859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    793436560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             797697420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4260859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4260859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      322832829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            322832829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      322832829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4260859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    793436560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1120530248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    161973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    397949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001409056500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9841                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9841                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              882016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152346                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      400266                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     161990                       # Number of write requests accepted
system.mem_ctrls.readBursts                    400266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   161990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    179                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10064821750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2000435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17566453000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25156.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43906.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155410                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  127349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                400266                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               161990                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  247354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       279283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.795637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.707797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.971652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       221249     79.22%     79.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28555     10.22%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11780      4.22%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3527      1.26%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1913      0.68%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1206      0.43%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1198      0.43%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1806      0.65%     97.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8049      2.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       279283                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.653694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.587203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    143.104906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9818     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           15      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9841                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.458490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.432737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7797     79.23%     79.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              158      1.61%     80.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1442     14.65%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              353      3.59%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.65%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.12%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9841                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25605568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10365952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25617024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10367360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       797.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       322.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    797.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    322.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32113742000                       # Total gap between requests
system.mem_ctrls.avgGap                      57115.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       136832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     25468736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10365952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4260859.236431118101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 793079828.006794691086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 322788984.474403798580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2138                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       398128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       161990                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     68500750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  17497952250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 783493948750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32039.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     43950.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4836680.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1032401160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            548703870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1479507960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          434789460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2534775360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13040455440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1350228480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20420861730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        635.892316                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3351745750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1072240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27689724750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            961772280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            511175115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1377113220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          410683500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2534775360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12988989570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1393568160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20178077205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.332164                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3465403250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1072240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27576067250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    54128588750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10545125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10545135                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10545125                       # number of overall hits
system.cpu.icache.overall_hits::total        10545135                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5361                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5363                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5361                       # number of overall misses
system.cpu.icache.overall_misses::total          5363                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    282951000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    282951000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    282951000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    282951000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10550486                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10550498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10550486                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10550498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000508                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000508                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000508                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000508                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52779.518747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52759.835913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52779.518747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52759.835913                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          726                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4077                       # number of writebacks
system.cpu.icache.writebacks::total              4077                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          772                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          772                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          772                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          772                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    240373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    240373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    240373000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    240373000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52380.257137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52380.257137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52380.257137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52380.257137                       # average overall mshr miss latency
system.cpu.icache.replacements                   4077                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10545125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10545135                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5361                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5363                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    282951000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    282951000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10550486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10550498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52779.518747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52759.835913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          772                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          772                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    240373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    240373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52380.257137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52380.257137                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            12.202114                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10549726                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4591                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2297.914616                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002207                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.199907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21105587                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21105587                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39430714                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39430715                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41250022                       # number of overall hits
system.cpu.dcache.overall_hits::total        41250023                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1409050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1409052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1531882                       # number of overall misses
system.cpu.dcache.overall_misses::total       1531884                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 111272561589                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 111272561589                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 111272561589                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 111272561589                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40839764                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40839767                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42781904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42781907                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034502                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034502                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035807                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035807                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78969.917028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78969.804939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72637.815177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72637.720342                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9838569                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        23647                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108878                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             326                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    90.363241                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    72.536810                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       305128                       # number of writebacks
system.cpu.dcache.writebacks::total            305128                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       777779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       777779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       777779                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       777779                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692789                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  54468825589                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54468825589                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60244851089                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60244851089                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015457                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015457                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016194                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016194                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86284.378007                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86284.378007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86959.884018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86959.884018                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691766                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30924818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30924819                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1120151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1120153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  86642027500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86642027500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32044969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32044972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77348.524886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77348.386783                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       777702                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       777702                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30128910000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30128910000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87980.721217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87980.721217                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  24630534089                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24630534089                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85256.557098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85256.557098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           77                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  24339915589                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24339915589                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84273.066418                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84273.066418                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1819308                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1819308                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       122832                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       122832                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942140                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942140                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063246                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063246                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61518                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61518                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5776025500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5776025500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 93891.633343                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93891.633343                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1806751457500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.643251                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41942814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692790                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.541887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002230                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.641020                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.029925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86256604                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86256604                       # Number of data accesses

---------- End Simulation Statistics   ----------
