
*** Running vivado
    with args -log vga_controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_controller.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source vga_controller.tcl -notrace
Command: link_design -top vga_controller -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1566.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_controller' is not ideal for floorplanning, since the cellview 'vga_controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Proiecte_PSN/vga_controller/vga_controller.srcs/constrs_1/new/vga_controller.xdc]
Finished Parsing XDC File [D:/Proiecte_PSN/vga_controller/vga_controller.srcs/constrs_1/new/vga_controller.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.383 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1566.383 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1874cfe63

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1765.391 ; gain = 199.008

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1874cfe63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2062.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1552f18c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2062.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d9da0e3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2062.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d9da0e3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 2062.539 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d9da0e3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 2062.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d9da0e3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 2062.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2062.539 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2864e45e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 2062.539 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2864e45e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2062.539 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2864e45e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.539 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.539 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2864e45e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2062.539 ; gain = 496.156
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2062.539 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Proiecte_PSN/vga_controller/vga_controller.runs/impl_1/vga_controller_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_controller_drc_opted.rpt -pb vga_controller_drc_opted.pb -rpx vga_controller_drc_opted.rpx
Command: report_drc -file vga_controller_drc_opted.rpt -pb vga_controller_drc_opted.pb -rpx vga_controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Proiecte_PSN/vga_controller/vga_controller.runs/impl_1/vga_controller_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1aa92f920

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2105.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 498cf5ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 132924fdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 132924fdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.738 . Memory (MB): peak = 2105.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 132924fdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.742 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 56f7e6ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 101efaf11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 101efaf11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 100 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 14, two critical 86, total 100, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 102 nets or LUTs. Breaked 100 LUTs, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.691 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          100  |              2  |                   102  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          100  |              2  |                   102  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1bde7afb4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.691 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f660422a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.691 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f660422a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1239b8e58

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b234874c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23a613548

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c816eddf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21aa94850

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 126b19f44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18e2f2bfe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f8790295

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19d2bc9eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19d2bc9eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ab317d15

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.209 | TNS=-25.514 |
Phase 1 Physical Synthesis Initialization | Checksum: 1118c7b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2105.691 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16ad394d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2105.691 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ab317d15

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.043. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: eba02a14

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.691 ; gain = 0.000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.691 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: eba02a14

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: eba02a14

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: eba02a14

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.691 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: eba02a14

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2105.691 ; gain = 0.000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.691 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1487bcae5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.691 ; gain = 0.000
Ending Placer Task | Checksum: daa1557e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2105.691 ; gain = 1.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 2105.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Proiecte_PSN/vga_controller/vga_controller.runs/impl_1/vga_controller_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2105.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file vga_controller_utilization_placed.rpt -pb vga_controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2105.691 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.26s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.691 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-11.559 |
Phase 1 Physical Synthesis Initialization | Checksum: 25b618fe2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2105.691 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-11.559 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 25b618fe2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.214 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-11.559 |
INFO: [Physopt 32-702] Processed net VGA_BLUE_O_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_modifier/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.958 | TNS=-10.539 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_121_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.949 | TNS=-10.431 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_107_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_107_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_270_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.942 | TNS=-10.347 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_118_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_118_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_314_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.904 | TNS=-9.891 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_271_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_271_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_643_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.898 | TNS=-9.819 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_275_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_275_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_651_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.886 | TNS=-9.675 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_111_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.882 | TNS=-9.627 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_111_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_111_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_288_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.869 | TNS=-9.471 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_279_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.867 | TNS=-9.447 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_274_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_274_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_647_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.862 | TNS=-9.387 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_312_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.854 | TNS=-9.291 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_112_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.851 | TNS=-9.255 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.849 | TNS=-9.231 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_280_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_280_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_669_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.843 | TNS=-9.159 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.832 | TNS=-9.027 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.822 | TNS=-8.907 |
INFO: [Physopt 32-663] Processed net vga_red[3]_i_288_n_0.  Re-placed instance vga_red[3]_i_288_comp_1
INFO: [Physopt 32-735] Processed net vga_red[3]_i_288_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.815 | TNS=-8.823 |
INFO: [Physopt 32-663] Processed net vga_red[3]_i_288_n_0_repN.  Re-placed instance vga_red[3]_i_288_comp
INFO: [Physopt 32-735] Processed net vga_red[3]_i_288_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.812 | TNS=-8.787 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_288_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.811 | TNS=-8.775 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_411_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_858_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_1284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sel[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red_reg[3]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_536_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.690 | TNS=-7.323 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_536_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_blue[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vPos_reg[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vPos_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.680 | TNS=-7.203 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_533_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.677 | TNS=-7.167 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_535_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.646 | TNS=-6.795 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_872_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.636 | TNS=-6.675 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_659_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.631 | TNS=-6.615 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_84_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.629 | TNS=-6.591 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_1283_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.616 | TNS=-6.435 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_84_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.607 | TNS=-6.327 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_214_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.587 | TNS=-6.087 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_324_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_760_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.579 | TNS=-5.991 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_326_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.568 | TNS=-5.859 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.564 | TNS=-5.811 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_288_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.563 | TNS=-5.799 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_492_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_492_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_492_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_642_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.563 | TNS=-5.799 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_1132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_red[3]_i_691_n_0.  Re-placed instance vga_red[3]_i_691
INFO: [Physopt 32-735] Processed net vga_red[3]_i_691_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.563 | TNS=-5.799 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_535_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vPos_reg[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vPos_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.560 | TNS=-5.763 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_533_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vPos_reg[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vPos_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.547 | TNS=-5.607 |
INFO: [Physopt 32-663] Processed net vga_red[3]_i_757_n_0.  Re-placed instance vga_red[3]_i_757
INFO: [Physopt 32-735] Processed net vga_red[3]_i_757_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.529 | TNS=-5.391 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_279_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_279_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_665_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.528 | TNS=-5.379 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_757_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_red[3]_i_1234_n_0.  Re-placed instance vga_red[3]_i_1234
INFO: [Physopt 32-735] Processed net vga_red[3]_i_1234_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.526 | TNS=-5.355 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_288_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.526 | TNS=-5.355 |
INFO: [Physopt 32-663] Processed net vga_red[3]_i_270_n_0_repN.  Re-placed instance vga_red[3]_i_270_comp
INFO: [Physopt 32-735] Processed net vga_red[3]_i_270_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.522 | TNS=-5.307 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_1234_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_1234_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_1234_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_1174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.520 | TNS=-5.283 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_461_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_935_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-5.211 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_270_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_red[3]_i_272_n_0.  Re-placed instance vga_red[3]_i_272
INFO: [Physopt 32-735] Processed net vga_red[3]_i_272_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.503 | TNS=-5.079 |
INFO: [Physopt 32-710] Processed net vga_red[3]_i_1132_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_1132_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_691_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.500 | TNS=-5.043 |
INFO: [Physopt 32-81] Processed net vga_red[3]_i_306_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_306_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-5.031 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_273_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.493 | TNS=-4.959 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_649_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.489 | TNS=-4.911 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_288_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_288_n_0_repN. Critical path length was reduced through logic transformation on cell vga_red[3]_i_288_comp_2.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_290_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.481 | TNS=-4.815 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_648_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_red[3]_i_648_n_0. Critical path length was reduced through logic transformation on cell vga_red[3]_i_648_comp.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_644_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.476 | TNS=-4.755 |
INFO: [Physopt 32-663] Processed net vga_red[3]_i_1233_n_0.  Re-placed instance vga_red[3]_i_1233
INFO: [Physopt 32-735] Processed net vga_red[3]_i_1233_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.471 | TNS=-4.695 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_659_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_1136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_red[3]_i_691_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_691_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.461 | TNS=-4.575 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_1233_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-4.467 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-4.467 |
INFO: [Physopt 32-702] Processed net vPos_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net VGA_BLUE_O_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_modifier/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_411_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_858_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_1284_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.448 | TNS=-4.419 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.448 | TNS=-4.419 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_457_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-4.407 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_105_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-4.407 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_461_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_935_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_451_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.442 | TNS=-4.347 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_585_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-4.335 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_319_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-4.335 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_493_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-4.335 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_306_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.435 | TNS=-4.263 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_324_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.435 | TNS=-4.263 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.435 | TNS=-4.263 |
Phase 3 Critical Path Optimization | Checksum: 25b618fe2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2105.691 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.435 | TNS=-4.263 |
INFO: [Physopt 32-702] Processed net VGA_BLUE_O_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_modifier/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_red[3]_i_102_n_0.  Re-placed instance vga_red[3]_i_102
INFO: [Physopt 32-735] Processed net vga_red[3]_i_102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.429 | TNS=-4.191 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_411_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_858_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_872_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-4.083 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_red[3]_i_106_n_0.  Re-placed instance vga_red[3]_i_106
INFO: [Physopt 32-735] Processed net vga_red[3]_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.419 | TNS=-4.071 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_red[3]_i_314_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-4.035 |
INFO: [Physopt 32-702] Processed net vga_red[3]_i_872_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sel[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red_reg[3]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_blue[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vPos_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net VGA_BLUE_O_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_modifier/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_411_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_858_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_red[3]_i_872_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sel[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_blue[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vPos_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-4.035 |
Phase 4 Critical Path Optimization | Checksum: 25b618fe2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2105.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2105.691 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.416 | TNS=-4.035 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.627  |          7.524  |            5  |              0  |                    69  |           0  |           2  |  00:00:09  |
|  Total          |          0.627  |          7.524  |            5  |              0  |                    69  |           0  |           3  |  00:00:09  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.691 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 25e7b0cdc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2105.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
398 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2105.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2109.547 ; gain = 3.855
INFO: [Common 17-1381] The checkpoint 'D:/Proiecte_PSN/vga_controller/vga_controller.runs/impl_1/vga_controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e1aba65c ConstDB: 0 ShapeSum: 8a8aa301 RouteDB: 0
Post Restoration Checksum: NetGraph: 5a78143d NumContArr: 3dc24aff Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 983a5f3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2187.297 ; gain = 67.645

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 983a5f3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2187.297 ; gain = 67.645

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 983a5f3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2193.340 ; gain = 73.688

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 983a5f3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2193.340 ; gain = 73.688
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19d73f858

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2199.984 ; gain = 80.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.274 | TNS=-2.331 | WHS=-0.074 | THS=-0.551 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1731
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1731
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d2f58aac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.801 ; gain = 82.148

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d2f58aac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.801 ; gain = 82.148
Phase 3 Initial Routing | Checksum: 2058a64d8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2202.527 ; gain = 82.875

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1522
 Number of Nodes with overlaps = 861
 Number of Nodes with overlaps = 537
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.273 | TNS=-14.003| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b10b0d5e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.245 | TNS=-13.840| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a1245e0c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.878 | TNS=-9.376 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14baed79b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.977 | TNS=-10.564| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1b46f26b6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906
Phase 4 Rip-up And Reroute | Checksum: 1b46f26b6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 213d39dd6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.799 | TNS=-8.428 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f20055ac

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f20055ac

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906
Phase 5 Delay and Skew Optimization | Checksum: f20055ac

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf0630ea

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.783 | TNS=-8.358 | WHS=0.189  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cf0630ea

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906
Phase 6 Post Hold Fix | Checksum: 1cf0630ea

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.41298 %
  Global Horizontal Routing Utilization  = 1.15279 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y8 -> INT_L_X10Y8
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1170c25f6

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1170c25f6

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c0937177

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.783 | TNS=-8.358 | WHS=0.189  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c0937177

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.559 ; gain = 83.906

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
418 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 2203.559 ; gain = 94.012
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2213.172 ; gain = 9.613
INFO: [Common 17-1381] The checkpoint 'D:/Proiecte_PSN/vga_controller/vga_controller.runs/impl_1/vga_controller_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_controller_drc_routed.rpt -pb vga_controller_drc_routed.pb -rpx vga_controller_drc_routed.rpx
Command: report_drc -file vga_controller_drc_routed.rpt -pb vga_controller_drc_routed.pb -rpx vga_controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Proiecte_PSN/vga_controller/vga_controller.runs/impl_1/vga_controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_controller_methodology_drc_routed.rpt -pb vga_controller_methodology_drc_routed.pb -rpx vga_controller_methodology_drc_routed.rpx
Command: report_methodology -file vga_controller_methodology_drc_routed.rpt -pb vga_controller_methodology_drc_routed.pb -rpx vga_controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Proiecte_PSN/vga_controller/vga_controller.runs/impl_1/vga_controller_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_controller_power_routed.rpt -pb vga_controller_power_summary_routed.pb -rpx vga_controller_power_routed.rpx
Command: report_power -file vga_controller_power_routed.rpt -pb vga_controller_power_summary_routed.pb -rpx vga_controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
430 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_controller_route_status.rpt -pb vga_controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_controller_bus_skew_routed.rpt -pb vga_controller_bus_skew_routed.pb -rpx vga_controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 00:28:53 2022...

*** Running vivado
    with args -log vga_controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_controller.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source vga_controller.tcl -notrace
Command: open_checkpoint vga_controller_routed.dcp

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1566.727 ; gain = 0.000
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1566.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_controller' is not ideal for floorplanning, since the cellview 'vga_controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1761.914 ; gain = 9.391
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1761.914 ; gain = 9.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1761.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.914 ; gain = 195.188
Command: write_bitstream -force vga_controller.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14078784 bits.
Writing bitstream ./vga_controller.bit...
Writing bitstream ./vga_controller.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2255.074 ; gain = 493.160
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 00:29:47 2022...
