// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/10/2020 14:56:07"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Block2 (
	OP,
	CLK,
	r0,
	r1,
	r2,
	r3,
	r4,
	r5,
	r6,
	r7);
output 	[3:0] OP;
input 	CLK;
output 	[3:0] r0;
output 	[3:0] r1;
output 	[3:0] r2;
output 	[3:0] r3;
output 	[3:0] r4;
output 	[3:0] r5;
output 	[3:0] r6;
output 	[3:0] r7;

// Design Ports Information
// OP[3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OP[2]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OP[1]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OP[0]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[2]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[1]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[0]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[3]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[2]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[1]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[0]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[2]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[1]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[0]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[3]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r4[3]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r4[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r4[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r4[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r5[3]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r5[2]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r5[1]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r5[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r6[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r6[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r6[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r6[0]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r7[3]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r7[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r7[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r7[0]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLK~input_o ;
wire \CLK~inputCLKENA0_outclk ;
wire \inst|PrCount|ROM_1|WideOr0~7_combout ;
wire \inst|PrCount|ROM_1|WideOr0~9_combout ;
wire \inst|PrCount|ROM_1|WideOr0~6_combout ;
wire \inst|PrCount|ROM_1|WideOr8~2_combout ;
wire \inst|PrCount|ROM_1|WideOr8~1_combout ;
wire \inst|PrCount|ROM_1|WideOr8~3_combout ;
wire \inst|PrCount|ROM_1|WideOr8~4_combout ;
wire \inst|PrCount|ROM_1|WideOr8~5_combout ;
wire \inst|PrCount|ROM_1|WideOr8~6_combout ;
wire \inst|PrCount|ROM_1|WideOr8~7_combout ;
wire \inst|PrCount|ROM_1|WideOr0~3_combout ;
wire \inst|PrCount|ROM_1|WideOr8~8_combout ;
wire \inst|PrCount|ROM_1|WideOr8~9_combout ;
wire \inst|PrCount|ROM_1|WideOr8~10_combout ;
wire \inst|PrCount|ROM_1|WideOr8~11_combout ;
wire \inst|PrCount|ROM_1|WideOr8~12_combout ;
wire \inst|PrCount|ROM_1|WideOr2~8_combout ;
wire \inst|PrCount|ROM_1|WideOr2~7_combout ;
wire \inst|PrCount|ROM_1|WideOr2~9_combout ;
wire \inst|PrCount|ROM_1|WideOr2~10_combout ;
wire \inst|PrCount|ROM_1|WideOr2~3_combout ;
wire \inst|PrCount|ROM_1|WideOr2~4_combout ;
wire \inst|PrCount|ROM_1|WideOr2~5_combout ;
wire \inst|PrCount|ROM_1|WideOr0~8_combout ;
wire \inst|PrCount|ROM_1|WideOr1~2_combout ;
wire \inst|PrCount|ROM_1|WideOr2~1_combout ;
wire \inst|PrCount|ROM_1|WideOr2~2_combout ;
wire \inst|PrCount|ROM_1|WideOr2~6_combout ;
wire \inst|PrCount|ROM_1|WideOr2~11_combout ;
wire \inst|PrCount|ROM_1|WideOr1~1_combout ;
wire \inst|PrCount|ROM_1|WideOr1~3_combout ;
wire \inst|PrCount|ROM_1|WideOr1~5_combout ;
wire \inst|PrCount|ROM_1|WideOr1~6_combout ;
wire \inst|PrCount|ROM_1|WideOr1~7_combout ;
wire \inst|PrCount|ROM_1|WideOr1~8_combout ;
wire \inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ;
wire \inst|PrCount|ROM_1|WideOr3~11_combout ;
wire \inst|Decode_Logic|DEMUX_1|Equal4~0_combout ;
wire \inst|PrCount|ROM_1|WideOr0~13_combout ;
wire \inst|PrCount|ROM_1|WideOr0~14_combout ;
wire \inst|PrCount|ROM_1|WideOr0~15_combout ;
wire \inst|PrCount|ROM_1|WideOr0~4_combout ;
wire \inst|PrCount|ROM_1|WideOr0~1_combout ;
wire \inst|PrCount|ROM_1|WideOr0~5_combout ;
wire \inst|PrCount|ROM_1|WideOr0~10_combout ;
wire \inst|PrCount|ROM_1|WideOr0~11_combout ;
wire \inst|PrCount|ROM_1|WideOr0~12_combout ;
wire \inst|PrCount|ROM_1|WideOr0~16_combout ;
wire \inst|Decode_Logic|DEMUX_1|Equal2~0_combout ;
wire \inst|Decode_Logic|GATE_2|Result~0_combout ;
wire \inst|PrCount|ROM_1|WideOr4~4_combout ;
wire \inst|PrCount|ROM_1|WideOr5~6_combout ;
wire \inst|PrCount|ROM_1|WideOr5~7_combout ;
wire \inst|PrCount|ROM_1|WideOr5~8_combout ;
wire \inst|PrCount|ROM_1|WideOr5~2_combout ;
wire \inst|PrCount|ROM_1|WideOr5~3_combout ;
wire \inst|PrCount|ROM_1|WideOr5~4_combout ;
wire \inst|PrCount|ROM_1|WideOr5~5_combout ;
wire \inst|PrCount|ROM_1|WideOr5~9_combout ;
wire \inst|PrCount|ROM_1|WideOr5~10_combout ;
wire \inst|RegFile|DEMUX_1|DemuxOut_1~combout ;
wire \inst|RegFile|DEMUX_1|DemuxOut_3~combout ;
wire \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0]~feeder_combout ;
wire \inst|RegFile|DEMUX_1|DemuxOut_2~combout ;
wire \inst|RegFile|MUX_1|Mux3~1_combout ;
wire \inst|RegFile|DEMUX_1|DemuxOut_0~combout ;
wire \inst|RegFile|MUX_1|Mux3~0_combout ;
wire \inst|RegFile|MUX_1|Mux3~2_combout ;
wire \inst|RegFile|DEMUX_1|DemuxOut_4~combout ;
wire \inst|RegFile|DEMUX_1|DemuxOut_5~combout ;
wire \inst|RegFile|MUX_1|Mux3~3_combout ;
wire \inst|RegFile|DEMUX_1|DemuxOut_7~combout ;
wire \inst|RegFile|DEMUX_1|DemuxOut_6~combout ;
wire \inst|RegFile|MUX_1|Mux3~4_combout ;
wire \inst|RegFile|MUX_1|Mux3~5_combout ;
wire \inst|RegFile|MUX_1|Mux3~combout ;
wire \inst|MyALU_1|ALU_1|GATE_9|Result~2_combout ;
wire \inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ;
wire \inst|Decode_Logic|GATE_3|Result~combout ;
wire \inst|Decode_Logic|GATE_1|Result~0_combout ;
wire \inst|Decode_Logic|GATE_4|Result~0_combout ;
wire \inst|MUX_2|Mux0~0_combout ;
wire \inst|MUX_2|Mux3~5_combout ;
wire \inst|RegFile|MUX_2|Mux2~4_combout ;
wire \inst|RegFile|MUX_2|Mux2~3_combout ;
wire \inst|RegFile|MUX_2|Mux2~5_combout ;
wire \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ;
wire \inst|RegFile|MUX_2|Mux2~0_combout ;
wire \inst|RegFile|MUX_2|Mux2~1_combout ;
wire \inst|RegFile|MUX_2|Mux2~2_combout ;
wire \inst|RegFile|MUX_2|Mux2~combout ;
wire \inst|MUX_2|Mux2~5_combout ;
wire \inst|MyALU_1|ALU_1|GATE_20|Result~1_combout ;
wire \inst|MyALU_1|ALU_1|GATE_20|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ;
wire \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ;
wire \inst|RegFile|MUX_2|Mux1~0_combout ;
wire \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ;
wire \inst|RegFile|MUX_2|Mux1~1_combout ;
wire \inst|RegFile|MUX_2|Mux1~2_combout ;
wire \inst|RegFile|MUX_2|Mux1~4_combout ;
wire \inst|RegFile|MUX_2|Mux1~3_combout ;
wire \inst|RegFile|MUX_2|Mux1~5_combout ;
wire \inst|RegFile|MUX_2|Mux1~combout ;
wire \inst|MUX_2|Mux1~5_combout ;
wire \inst|MUX_4|s_selected_vector~2_combout ;
wire \inst|DEMUX_1|DemuxOut_1~0_combout ;
wire \inst|MUX_4|s_selected_vector~1_combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_9~combout ;
wire \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_5~combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_1~combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_13~combout ;
wire \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ;
wire \inst|MUX_2|Mux1~1_combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_3~combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_7~combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_11~combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_15~combout ;
wire \inst|MUX_2|Mux1~3_combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_2~combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_6~combout ;
wire \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_14~combout ;
wire \inst|MUX_2|Mux1~2_combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_0~combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_8~combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_4~combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_12~combout ;
wire \inst|MUX_2|Mux1~0_combout ;
wire \inst|MUX_2|Mux1~4_combout ;
wire \inst|MyALU_1|ALU_1|GATE_20|Result~2_combout ;
wire \inst|MyALU_1|ALU_1|GATE_38|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_38|Result~3_combout ;
wire \inst|MyALU_1|ALU_1|GATE_17|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_17|Result~1_combout ;
wire \inst|MyALU_1|ALU_1|GATE_53|Result~0_combout ;
wire \inst|MUX_1|s_selected_vector~0_combout ;
wire \inst|RegFile|MUX_1|Mux1~4_combout ;
wire \inst|RegFile|MUX_1|Mux1~3_combout ;
wire \inst|RegFile|MUX_1|Mux1~5_combout ;
wire \inst|RegFile|MUX_1|Mux1~1_combout ;
wire \inst|RegFile|MUX_1|Mux1~0_combout ;
wire \inst|RegFile|MUX_1|Mux1~2_combout ;
wire \inst|RegFile|MUX_1|Mux1~combout ;
wire \inst|MyALU_1|ALU_1|GATE_6|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_38|Result~2_combout ;
wire \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ;
wire \inst|MUX_2|Mux0~4_combout ;
wire \inst|MUX_2|Mux0~1_combout ;
wire \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ;
wire \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ;
wire \inst|MUX_2|Mux0~2_combout ;
wire \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ;
wire \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ;
wire \inst|MUX_2|Mux0~3_combout ;
wire \inst|MUX_2|Mux0~5_combout ;
wire \inst|MyALU_1|ALU_1|GATE_43|Result~1_combout ;
wire \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ;
wire \inst|RegFile|MUX_2|Mux0~0_combout ;
wire \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ;
wire \inst|RegFile|MUX_2|Mux0~1_combout ;
wire \inst|RegFile|MUX_2|Mux0~2_combout ;
wire \inst|RegFile|MUX_2|Mux0~3_combout ;
wire \inst|RegFile|MUX_2|Mux0~4_combout ;
wire \inst|RegFile|MUX_2|Mux0~5_combout ;
wire \inst|RegFile|MUX_2|Mux0~combout ;
wire \inst|MUX_2|Mux0~6_combout ;
wire \inst|MyALU_1|ALU_1|GATE_29|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_43|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_44|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_17|Result~2_combout ;
wire \inst|MyALU_1|ALU_1|GATE_38|Result~1_combout ;
wire \inst|MUX_1|s_selected_vector~3_combout ;
wire \inst|RegFile|MUX_1|Mux0~1_combout ;
wire \inst|RegFile|MUX_1|Mux0~0_combout ;
wire \inst|RegFile|MUX_1|Mux0~2_combout ;
wire \inst|RegFile|MUX_1|Mux0~4_combout ;
wire \inst|RegFile|MUX_1|Mux0~3_combout ;
wire \inst|RegFile|MUX_1|Mux0~5_combout ;
wire \inst|RegFile|MUX_1|Mux0~combout ;
wire \inst|MUX_4|s_selected_vector~3_combout ;
wire \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ;
wire \inst|MUX_2|Mux2~3_combout ;
wire \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ;
wire \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ;
wire \inst|MUX_2|Mux2~1_combout ;
wire \inst|MUX_2|Mux2~0_combout ;
wire \inst|MUX_2|Mux2~2_combout ;
wire \inst|MUX_2|Mux2~4_combout ;
wire \inst|MyALU_1|ALU_1|GATE_54|Result~0_combout ;
wire \inst|MUX_2|Mux2~6_combout ;
wire \inst|MUX_1|s_selected_vector~1_combout ;
wire \inst|RegFile|MUX_1|Mux2~1_combout ;
wire \inst|RegFile|MUX_1|Mux2~0_combout ;
wire \inst|RegFile|MUX_1|Mux2~2_combout ;
wire \inst|RegFile|MUX_1|Mux2~3_combout ;
wire \inst|RegFile|MUX_1|Mux2~4_combout ;
wire \inst|RegFile|MUX_1|Mux2~5_combout ;
wire \inst|RegFile|MUX_1|Mux2~combout ;
wire \inst|MUX_4|s_selected_vector~0_combout ;
wire \inst|RAM_CPU|DEMUX_1|DemuxOut_10~combout ;
wire \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0]~feeder_combout ;
wire \inst|MUX_2|Mux3~2_combout ;
wire \inst|MUX_2|Mux3~0_combout ;
wire \inst|MUX_2|Mux3~1_combout ;
wire \inst|MUX_2|Mux3~3_combout ;
wire \inst|MUX_2|Mux3~4_combout ;
wire \inst|MUX_2|Mux3~6_combout ;
wire \inst|MUX_1|s_selected_vector~2_combout ;
wire \inst|RegFile|MUX_2|Mux3~0_combout ;
wire \inst|RegFile|MUX_2|Mux3~1_combout ;
wire \inst|RegFile|MUX_2|Mux3~2_combout ;
wire \inst|RegFile|MUX_2|Mux3~4_combout ;
wire \inst|RegFile|MUX_2|Mux3~3_combout ;
wire \inst|RegFile|MUX_2|Mux3~5_combout ;
wire \inst|RegFile|MUX_2|Mux3~combout ;
wire \inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_39|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_18|Result~0_combout ;
wire \inst|MyALU_1|ALU_1|GATE_43|Result~2_combout ;
wire \inst|MyALU_1|GATE_11|Result~0_combout ;
wire \inst|MyALU_1|GATE_11|Result~1_combout ;
wire \inst|MyALU_1|GATE_11|Result~2_combout ;
wire \inst|MUX_3|Mux0~0_combout ;
wire \inst|PrCount|ROM_1|WideOr1~9_combout ;
wire \inst|PrCount|ROM_1|WideOr0~18_combout ;
wire \inst|PrCount|COUNTER_1|Add0~18 ;
wire \inst|PrCount|COUNTER_1|Add0~14 ;
wire \inst|PrCount|COUNTER_1|Add0~9_sumout ;
wire \inst|PrCount|COUNTER_1|s_next_counter_value[2]~3_combout ;
wire \inst|PrCount|ROM_1|WideOr10~8_combout ;
wire \inst|PrCount|ROM_1|WideOr10~9_combout ;
wire \inst|PrCount|ROM_1|WideOr10~10_combout ;
wire \inst|PrCount|ROM_1|WideOr10~11_combout ;
wire \inst|PrCount|ROM_1|WideOr10~1_combout ;
wire \inst|PrCount|ROM_1|WideOr10~2_combout ;
wire \inst|PrCount|ROM_1|WideOr10~3_combout ;
wire \inst|PrCount|ROM_1|WideOr10~5_combout ;
wire \inst|PrCount|ROM_1|WideOr10~4_combout ;
wire \inst|PrCount|ROM_1|WideOr10~6_combout ;
wire \inst|PrCount|ROM_1|WideOr10~7_combout ;
wire \inst|PrCount|ROM_1|WideOr10~12_combout ;
wire \inst|PrCount|ROM_1|WideOr10~13_combout ;
wire \inst|PrCount|COUNTER_1|Add0~17_sumout ;
wire \inst|PrCount|COUNTER_1|s_next_counter_value[0]~5_combout ;
wire \inst|PrCount|COUNTER_1|s_counter_value[0]~feeder_combout ;
wire \inst|PrCount|ROM_1|WideOr9~8_combout ;
wire \inst|PrCount|ROM_1|WideOr9~7_combout ;
wire \inst|PrCount|ROM_1|WideOr9~9_combout ;
wire \inst|PrCount|ROM_1|WideOr9~10_combout ;
wire \inst|PrCount|ROM_1|WideOr9~3_combout ;
wire \inst|PrCount|ROM_1|WideOr9~4_combout ;
wire \inst|PrCount|ROM_1|WideOr9~5_combout ;
wire \inst|PrCount|ROM_1|WideOr9~1_combout ;
wire \inst|PrCount|ROM_1|WideOr9~2_combout ;
wire \inst|PrCount|ROM_1|WideOr9~6_combout ;
wire \inst|PrCount|ROM_1|WideOr9~11_combout ;
wire \inst|PrCount|ROM_1|WideOr9~12_combout ;
wire \inst|PrCount|COUNTER_1|Add0~13_sumout ;
wire \inst|PrCount|COUNTER_1|s_next_counter_value[1]~4_combout ;
wire \inst|PrCount|ROM_1|WideOr0~2_combout ;
wire \inst|PrCount|ROM_1|WideOr1~4_combout ;
wire \inst|PrCount|ROM_1|WideOr6~7_combout ;
wire \inst|PrCount|ROM_1|WideOr6~8_combout ;
wire \inst|PrCount|ROM_1|WideOr6~9_combout ;
wire \inst|PrCount|ROM_1|WideOr6~1_combout ;
wire \inst|PrCount|ROM_1|WideOr6~2_combout ;
wire \inst|PrCount|ROM_1|WideOr6~3_combout ;
wire \inst|PrCount|ROM_1|WideOr6~4_combout ;
wire \inst|PrCount|ROM_1|WideOr6~5_combout ;
wire \inst|PrCount|ROM_1|WideOr6~6_combout ;
wire \inst|PrCount|ROM_1|WideOr6~10_combout ;
wire \inst|PrCount|ROM_1|WideOr6~11_combout ;
wire \inst|PrCount|COUNTER_1|Add0~10 ;
wire \inst|PrCount|COUNTER_1|Add0~22 ;
wire \inst|PrCount|COUNTER_1|Add0~25_sumout ;
wire \inst|PrCount|COUNTER_1|s_next_counter_value[4]~7_combout ;
wire \inst|PrCount|ROM_1|WideOr4~1_combout ;
wire \inst|PrCount|ROM_1|WideOr4~2_combout ;
wire \inst|PrCount|ROM_1|WideOr4~3_combout ;
wire \inst|PrCount|ROM_1|WideOr4~5_combout ;
wire \inst|PrCount|ROM_1|WideOr4~6_combout ;
wire \inst|PrCount|ROM_1|WideOr4~7_combout ;
wire \inst|PrCount|ROM_1|WideOr4~8_combout ;
wire \inst|PrCount|COUNTER_1|Add0~26 ;
wire \inst|PrCount|COUNTER_1|Add0~30 ;
wire \inst|PrCount|COUNTER_1|Add0~5_sumout ;
wire \inst|PrCount|COUNTER_1|s_next_counter_value[6]~2_combout ;
wire \inst|PrCount|ROM_1|WideOr5~1_combout ;
wire \inst|PrCount|ROM_1|WideOr7~0_combout ;
wire \inst|PrCount|COUNTER_1|Equal0~0_combout ;
wire \inst|PrCount|ROM_1|WideOr7~1_combout ;
wire \inst|PrCount|COUNTER_1|Add0~21_sumout ;
wire \inst|PrCount|COUNTER_1|s_next_counter_value[3]~6_combout ;
wire \inst|PrCount|ROM_1|WideOr3~1_combout ;
wire \inst|PrCount|ROM_1|WideOr3~2_combout ;
wire \inst|PrCount|ROM_1|WideOr3~3_combout ;
wire \inst|PrCount|ROM_1|WideOr3~4_combout ;
wire \inst|PrCount|ROM_1|WideOr3~5_combout ;
wire \inst|PrCount|ROM_1|WideOr3~6_combout ;
wire \inst|PrCount|ROM_1|WideOr3~7_combout ;
wire \inst|PrCount|ROM_1|WideOr3~8_combout ;
wire \inst|PrCount|ROM_1|WideOr3~9_combout ;
wire \inst|PrCount|ROM_1|WideOr3~10_combout ;
wire \inst|Decode_Logic|DEMUX_1|Equal6~0_combout ;
wire \inst|GATE_5|Result~combout ;
wire \inst|MyALU_1|ALU_1|GATE_39|Result~combout ;
wire \inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ;
wire \inst|PrCount|COUNTER_1|Add0~29_sumout ;
wire \inst|PrCount|COUNTER_1|s_next_counter_value[5]~8_combout ;
wire \inst|PrCount|COUNTER_1|Equal0~1_combout ;
wire \inst|PrCount|COUNTER_1|Add0~6 ;
wire \inst|PrCount|COUNTER_1|Add0~1_sumout ;
wire \inst|PrCount|COUNTER_1|s_next_counter_value[7]~1_combout ;
wire \inst|PrCount|ROM_1|WideOr0~17_combout ;
wire [3:0] \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg ;
wire [7:0] \inst|PrCount|COUNTER_1|s_counter_value ;
wire [3:0] \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg ;
wire [1:0] \inst|FF|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg ;
wire [3:0] \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg ;


// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \OP[3]~output (
	.i(\inst|PrCount|ROM_1|WideOr0~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OP[3]),
	.obar());
// synopsys translate_off
defparam \OP[3]~output .bus_hold = "false";
defparam \OP[3]~output .open_drain_output = "false";
defparam \OP[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \OP[2]~output (
	.i(\inst|PrCount|ROM_1|WideOr1~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OP[2]),
	.obar());
// synopsys translate_off
defparam \OP[2]~output .bus_hold = "false";
defparam \OP[2]~output .open_drain_output = "false";
defparam \OP[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \OP[1]~output (
	.i(\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OP[1]),
	.obar());
// synopsys translate_off
defparam \OP[1]~output .bus_hold = "false";
defparam \OP[1]~output .open_drain_output = "false";
defparam \OP[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \OP[0]~output (
	.i(\inst|PrCount|ROM_1|WideOr3~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OP[0]),
	.obar());
// synopsys translate_off
defparam \OP[0]~output .bus_hold = "false";
defparam \OP[0]~output .open_drain_output = "false";
defparam \OP[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \r0[3]~output (
	.i(\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[3]),
	.obar());
// synopsys translate_off
defparam \r0[3]~output .bus_hold = "false";
defparam \r0[3]~output .open_drain_output = "false";
defparam \r0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N53
cyclonev_io_obuf \r0[2]~output (
	.i(\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[2]),
	.obar());
// synopsys translate_off
defparam \r0[2]~output .bus_hold = "false";
defparam \r0[2]~output .open_drain_output = "false";
defparam \r0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N53
cyclonev_io_obuf \r0[1]~output (
	.i(\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[1]),
	.obar());
// synopsys translate_off
defparam \r0[1]~output .bus_hold = "false";
defparam \r0[1]~output .open_drain_output = "false";
defparam \r0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N56
cyclonev_io_obuf \r0[0]~output (
	.i(\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[0]),
	.obar());
// synopsys translate_off
defparam \r0[0]~output .bus_hold = "false";
defparam \r0[0]~output .open_drain_output = "false";
defparam \r0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \r1[3]~output (
	.i(\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[3]),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
defparam \r1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \r1[2]~output (
	.i(\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[2]),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
defparam \r1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \r1[1]~output (
	.i(\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[1]),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
defparam \r1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \r1[0]~output (
	.i(\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[0]),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
defparam \r1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \r2[3]~output (
	.i(\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[3]),
	.obar());
// synopsys translate_off
defparam \r2[3]~output .bus_hold = "false";
defparam \r2[3]~output .open_drain_output = "false";
defparam \r2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \r2[2]~output (
	.i(\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[2]),
	.obar());
// synopsys translate_off
defparam \r2[2]~output .bus_hold = "false";
defparam \r2[2]~output .open_drain_output = "false";
defparam \r2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \r2[1]~output (
	.i(\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[1]),
	.obar());
// synopsys translate_off
defparam \r2[1]~output .bus_hold = "false";
defparam \r2[1]~output .open_drain_output = "false";
defparam \r2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N5
cyclonev_io_obuf \r2[0]~output (
	.i(\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[0]),
	.obar());
// synopsys translate_off
defparam \r2[0]~output .bus_hold = "false";
defparam \r2[0]~output .open_drain_output = "false";
defparam \r2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \r3[3]~output (
	.i(\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[3]),
	.obar());
// synopsys translate_off
defparam \r3[3]~output .bus_hold = "false";
defparam \r3[3]~output .open_drain_output = "false";
defparam \r3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \r3[2]~output (
	.i(\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[2]),
	.obar());
// synopsys translate_off
defparam \r3[2]~output .bus_hold = "false";
defparam \r3[2]~output .open_drain_output = "false";
defparam \r3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \r3[1]~output (
	.i(\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[1]),
	.obar());
// synopsys translate_off
defparam \r3[1]~output .bus_hold = "false";
defparam \r3[1]~output .open_drain_output = "false";
defparam \r3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \r3[0]~output (
	.i(\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[0]),
	.obar());
// synopsys translate_off
defparam \r3[0]~output .bus_hold = "false";
defparam \r3[0]~output .open_drain_output = "false";
defparam \r3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \r4[3]~output (
	.i(\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[3]),
	.obar());
// synopsys translate_off
defparam \r4[3]~output .bus_hold = "false";
defparam \r4[3]~output .open_drain_output = "false";
defparam \r4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N19
cyclonev_io_obuf \r4[2]~output (
	.i(\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[2]),
	.obar());
// synopsys translate_off
defparam \r4[2]~output .bus_hold = "false";
defparam \r4[2]~output .open_drain_output = "false";
defparam \r4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \r4[1]~output (
	.i(\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[1]),
	.obar());
// synopsys translate_off
defparam \r4[1]~output .bus_hold = "false";
defparam \r4[1]~output .open_drain_output = "false";
defparam \r4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \r4[0]~output (
	.i(\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[0]),
	.obar());
// synopsys translate_off
defparam \r4[0]~output .bus_hold = "false";
defparam \r4[0]~output .open_drain_output = "false";
defparam \r4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \r5[3]~output (
	.i(\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r5[3]),
	.obar());
// synopsys translate_off
defparam \r5[3]~output .bus_hold = "false";
defparam \r5[3]~output .open_drain_output = "false";
defparam \r5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \r5[2]~output (
	.i(\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r5[2]),
	.obar());
// synopsys translate_off
defparam \r5[2]~output .bus_hold = "false";
defparam \r5[2]~output .open_drain_output = "false";
defparam \r5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \r5[1]~output (
	.i(\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r5[1]),
	.obar());
// synopsys translate_off
defparam \r5[1]~output .bus_hold = "false";
defparam \r5[1]~output .open_drain_output = "false";
defparam \r5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N36
cyclonev_io_obuf \r5[0]~output (
	.i(\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r5[0]),
	.obar());
// synopsys translate_off
defparam \r5[0]~output .bus_hold = "false";
defparam \r5[0]~output .open_drain_output = "false";
defparam \r5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \r6[3]~output (
	.i(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r6[3]),
	.obar());
// synopsys translate_off
defparam \r6[3]~output .bus_hold = "false";
defparam \r6[3]~output .open_drain_output = "false";
defparam \r6[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N42
cyclonev_io_obuf \r6[2]~output (
	.i(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r6[2]),
	.obar());
// synopsys translate_off
defparam \r6[2]~output .bus_hold = "false";
defparam \r6[2]~output .open_drain_output = "false";
defparam \r6[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N93
cyclonev_io_obuf \r6[1]~output (
	.i(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r6[1]),
	.obar());
// synopsys translate_off
defparam \r6[1]~output .bus_hold = "false";
defparam \r6[1]~output .open_drain_output = "false";
defparam \r6[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N59
cyclonev_io_obuf \r6[0]~output (
	.i(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r6[0]),
	.obar());
// synopsys translate_off
defparam \r6[0]~output .bus_hold = "false";
defparam \r6[0]~output .open_drain_output = "false";
defparam \r6[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \r7[3]~output (
	.i(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r7[3]),
	.obar());
// synopsys translate_off
defparam \r7[3]~output .bus_hold = "false";
defparam \r7[3]~output .open_drain_output = "false";
defparam \r7[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N53
cyclonev_io_obuf \r7[2]~output (
	.i(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r7[2]),
	.obar());
// synopsys translate_off
defparam \r7[2]~output .bus_hold = "false";
defparam \r7[2]~output .open_drain_output = "false";
defparam \r7[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N2
cyclonev_io_obuf \r7[1]~output (
	.i(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r7[1]),
	.obar());
// synopsys translate_off
defparam \r7[1]~output .bus_hold = "false";
defparam \r7[1]~output .open_drain_output = "false";
defparam \r7[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \r7[0]~output (
	.i(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r7[0]),
	.obar());
// synopsys translate_off
defparam \r7[0]~output .bus_hold = "false";
defparam \r7[0]~output .open_drain_output = "false";
defparam \r7[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLK~inputCLKENA0 (
	.inclk(\CLK~input_o ),
	.ena(vcc),
	.outclk(\CLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLK~inputCLKENA0 .clock_type = "global clock";
defparam \CLK~inputCLKENA0 .disable_mode = "low";
defparam \CLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N39
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~7_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [1] & ( \inst|PrCount|COUNTER_1|s_counter_value [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst|PrCount|ROM_1|WideOr0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N21
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~9 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~9_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [1] & ( \inst|PrCount|COUNTER_1|s_counter_value [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~9 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|PrCount|ROM_1|WideOr0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N54
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~6_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [0] & ( \inst|PrCount|COUNTER_1|s_counter_value [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~6 .lut_mask = 64'h00FF00FF00000000;
defparam \inst|PrCount|ROM_1|WideOr0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N9
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~2_combout  = ( \inst|PrCount|ROM_1|WideOr0~6_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|ROM_1|WideOr0~9_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~6_combout  & ( 
// (\inst|PrCount|ROM_1|WideOr0~9_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \inst|PrCount|ROM_1|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N48
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~1_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [0] & ( (\inst|PrCount|COUNTER_1|s_counter_value [1] & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~1 .lut_mask = 64'h0000000055005500;
defparam \inst|PrCount|ROM_1|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N45
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~3_combout  = ( \inst|PrCount|ROM_1|WideOr8~1_combout  & ( (!\inst|PrCount|ROM_1|WideOr8~2_combout  & \inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr8~1_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr8~2_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr8~2_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~3 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|PrCount|ROM_1|WideOr8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N33
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~4_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [1] & ( (\inst|PrCount|COUNTER_1|s_counter_value [0] & \inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~4 .lut_mask = 64'h00000000000F000F;
defparam \inst|PrCount|ROM_1|WideOr8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N24
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~5_combout  = ( \inst|PrCount|ROM_1|WideOr8~4_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~5 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N18
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~6_combout  = ( \inst|PrCount|ROM_1|WideOr8~3_combout  & ( \inst|PrCount|ROM_1|WideOr8~5_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [4] ) ) ) # ( \inst|PrCount|ROM_1|WideOr8~3_combout  & ( 
// !\inst|PrCount|ROM_1|WideOr8~5_combout  ) ) # ( !\inst|PrCount|ROM_1|WideOr8~3_combout  & ( !\inst|PrCount|ROM_1|WideOr8~5_combout  & ( \inst|PrCount|COUNTER_1|s_counter_value [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datad(gnd),
	.datae(!\inst|PrCount|ROM_1|WideOr8~3_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~6 .lut_mask = 64'h0F0FFFFF0000F0F0;
defparam \inst|PrCount|ROM_1|WideOr8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N54
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~7_combout  = ( \inst|PrCount|ROM_1|WideOr0~7_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [1] & \inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~7_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [1]) # (!\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~7 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|PrCount|ROM_1|WideOr8~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N51
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~3_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [0] & ( (!\inst|PrCount|COUNTER_1|s_counter_value [1] & \inst|PrCount|COUNTER_1|s_counter_value [0]) ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [0] & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [0]) # (\inst|PrCount|COUNTER_1|s_counter_value [1]) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~3 .lut_mask = 64'h5F5F5F5F0A0A0A0A;
defparam \inst|PrCount|ROM_1|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N39
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~8_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr0~7_combout  & ( \inst|PrCount|ROM_1|WideOr0~3_combout  ) ) ) # ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( 
// !\inst|PrCount|ROM_1|WideOr0~7_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr0~7_combout  & ( \inst|PrCount|ROM_1|WideOr0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr0~3_combout ),
	.datae(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~8 .lut_mask = 64'h00FFFFFF00FF0000;
defparam \inst|PrCount|ROM_1|WideOr8~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N57
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~9 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~9_combout  = ( \inst|PrCount|ROM_1|WideOr8~8_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [3] & !\inst|PrCount|ROM_1|WideOr8~7_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr8~8_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr8~7_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datad(!\inst|PrCount|ROM_1|WideOr8~7_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~9 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~9 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \inst|PrCount|ROM_1|WideOr8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N15
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~10 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~10_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [4] & ( \inst|PrCount|ROM_1|WideOr8~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.dataf(!\inst|PrCount|ROM_1|WideOr8~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~10 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~10 .lut_mask = 64'h00000000FFFF0000;
defparam \inst|PrCount|ROM_1|WideOr8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N6
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~11 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~11_combout  = ( \inst|PrCount|ROM_1|WideOr8~10_combout  & ( (!\inst|PrCount|ROM_1|WideOr8~6_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [5]) ) ) # ( !\inst|PrCount|ROM_1|WideOr8~10_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr8~6_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr8~6_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~11 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~11 .lut_mask = 64'hF000F000F0FFF0FF;
defparam \inst|PrCount|ROM_1|WideOr8~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N0
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr8~12 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr8~12_combout  = ( \inst|PrCount|ROM_1|WideOr5~1_combout  & ( \inst|PrCount|ROM_1|WideOr8~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr8~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr8~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr8~12 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr8~12 .lut_mask = 64'h000000000000FFFF;
defparam \inst|PrCount|ROM_1|WideOr8~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N15
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~8_combout  = ( \inst|PrCount|ROM_1|WideOr0~7_combout  & ( (!\inst|PrCount|ROM_1|WideOr0~9_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~7_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr0~9_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~8 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|PrCount|ROM_1|WideOr2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N39
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~7_combout  = ( \inst|PrCount|ROM_1|WideOr0~2_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|ROM_1|WideOr0~9_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~2_combout  & ( 
// (\inst|PrCount|ROM_1|WideOr0~9_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~7 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst|PrCount|ROM_1|WideOr2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N12
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~9 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~9_combout  = ( \inst|PrCount|ROM_1|WideOr2~7_combout  & ( (!\inst|PrCount|ROM_1|WideOr2~8_combout  & \inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr2~7_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr2~8_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr2~8_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~9 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~9 .lut_mask = 64'hFCFCFCFC0C0C0C0C;
defparam \inst|PrCount|ROM_1|WideOr2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N36
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~10 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~10_combout  = ( \inst|PrCount|ROM_1|WideOr2~9_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~10 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~10 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N42
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~3_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr0~6_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr0~3_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~3 .lut_mask = 64'hFF00FF000F0F0F0F;
defparam \inst|PrCount|ROM_1|WideOr2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N33
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~4_combout  = ( \inst|PrCount|ROM_1|WideOr0~6_combout  & ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|COUNTER_1|s_counter_value [0] ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~6_combout  & ( 
// \inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|COUNTER_1|s_counter_value [0] ) ) ) # ( \inst|PrCount|ROM_1|WideOr0~6_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(gnd),
	.datae(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~4 .lut_mask = 64'h0000FFFFF0F0F0F0;
defparam \inst|PrCount|ROM_1|WideOr2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N51
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~5_combout  = ( \inst|PrCount|ROM_1|WideOr2~4_combout  & ( (!\inst|PrCount|ROM_1|WideOr2~3_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr2~4_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr2~3_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr2~3_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~5 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|PrCount|ROM_1|WideOr2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N42
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~8_combout  = ( \inst|PrCount|ROM_1|WideOr0~6_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|ROM_1|WideOr0~7_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~6_combout  & ( 
// (\inst|PrCount|ROM_1|WideOr0~7_combout  & \inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~8 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst|PrCount|ROM_1|WideOr0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N45
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr1~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr1~2_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [0] & ( (!\inst|PrCount|COUNTER_1|s_counter_value [0]) # (\inst|PrCount|COUNTER_1|s_counter_value [1]) ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [0] & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [0] & !\inst|PrCount|COUNTER_1|s_counter_value [1]) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr1~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr1~2 .lut_mask = 64'hC0C0C0C0CFCFCFCF;
defparam \inst|PrCount|ROM_1|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N30
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~1_combout  = ( \inst|PrCount|ROM_1|WideOr1~2_combout  & ( \inst|PrCount|COUNTER_1|s_counter_value [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~1 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|PrCount|ROM_1|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N45
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~2_combout  = ( \inst|PrCount|ROM_1|WideOr2~1_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [3] & !\inst|PrCount|ROM_1|WideOr0~8_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr2~1_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [3]) # (!\inst|PrCount|ROM_1|WideOr0~8_combout ) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~2 .lut_mask = 64'hFAFAFAFA50505050;
defparam \inst|PrCount|ROM_1|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N33
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~6_combout  = ( \inst|PrCount|ROM_1|WideOr2~2_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [4]) # (\inst|PrCount|ROM_1|WideOr2~5_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr2~2_combout  & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [4] & \inst|PrCount|ROM_1|WideOr2~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datad(!\inst|PrCount|ROM_1|WideOr2~5_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~6 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst|PrCount|ROM_1|WideOr2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N6
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr2~11 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr2~11_combout  = ( \inst|PrCount|ROM_1|WideOr2~6_combout  & ( (\inst|PrCount|ROM_1|WideOr2~10_combout  & \inst|PrCount|COUNTER_1|s_counter_value [5]) ) ) # ( !\inst|PrCount|ROM_1|WideOr2~6_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [5]) # (\inst|PrCount|ROM_1|WideOr2~10_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr2~10_combout ),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr2~11 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr2~11 .lut_mask = 64'hFF33FF3300330033;
defparam \inst|PrCount|ROM_1|WideOr2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N30
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr1~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr1~1_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [3] & ( (\inst|PrCount|COUNTER_1|s_counter_value [4] & \inst|PrCount|COUNTER_1|s_counter_value [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr1~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr1~1 .lut_mask = 64'h00000000000F000F;
defparam \inst|PrCount|ROM_1|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N27
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr1~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr1~3_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr0~9_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr1~2_combout  ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr1~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr1~3 .lut_mask = 64'h55555555FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N30
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr1~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr1~5_combout  = ( \inst|PrCount|ROM_1|WideOr1~3_combout  & ( (!\inst|PrCount|ROM_1|WideOr1~4_combout  & \inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr1~3_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr1~4_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr1~4_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr1~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr1~5 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|PrCount|ROM_1|WideOr1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N15
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr1~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr1~6_combout  = ( \inst|PrCount|ROM_1|WideOr1~5_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr1~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr1~6 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|PrCount|ROM_1|WideOr1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N27
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr1~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr1~7_combout  = ( \inst|PrCount|ROM_1|WideOr1~6_combout  & ( (\inst|PrCount|ROM_1|WideOr1~1_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [5]) ) ) # ( !\inst|PrCount|ROM_1|WideOr1~6_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [5] & \inst|PrCount|ROM_1|WideOr1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datad(!\inst|PrCount|ROM_1|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr1~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr1~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \inst|PrCount|ROM_1|WideOr1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N18
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr1~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr1~8_combout  = ( \inst|PrCount|ROM_1|WideOr1~7_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [6] & !\inst|PrCount|COUNTER_1|s_counter_value [7]) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr1~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr1~8 .lut_mask = 64'h00000000A0A0A0A0;
defparam \inst|PrCount|ROM_1|WideOr1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N27
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_9|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  = ( \inst|PrCount|ROM_1|WideOr2~11_combout  & ( \inst|PrCount|ROM_1|WideOr5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_9|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_9|Result~0 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|MyALU_1|ALU_1|GATE_9|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N18
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~11 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~11_combout  = ( \inst|PrCount|ROM_1|WideOr3~10_combout  & ( \inst|PrCount|ROM_1|WideOr5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~11 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|PrCount|ROM_1|WideOr3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N9
cyclonev_lcell_comb \inst|Decode_Logic|DEMUX_1|Equal4~0 (
// Equation(s):
// \inst|Decode_Logic|DEMUX_1|Equal4~0_combout  = ( !\inst|PrCount|ROM_1|WideOr0~17_combout  & ( (\inst|PrCount|ROM_1|WideOr1~8_combout  & (!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  & !\inst|PrCount|ROM_1|WideOr3~11_combout )) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr1~8_combout ),
	.datab(gnd),
	.datac(!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr3~11_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decode_Logic|DEMUX_1|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decode_Logic|DEMUX_1|Equal4~0 .extended_lut = "off";
defparam \inst|Decode_Logic|DEMUX_1|Equal4~0 .lut_mask = 64'h5000500000000000;
defparam \inst|Decode_Logic|DEMUX_1|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N57
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~13 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~13_combout  = ( \inst|PrCount|ROM_1|WideOr0~6_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [2] & !\inst|PrCount|ROM_1|WideOr0~2_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~6_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [2]) # (!\inst|PrCount|ROM_1|WideOr0~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datad(!\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~13 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~13 .lut_mask = 64'hFFF0FFF00F000F00;
defparam \inst|PrCount|ROM_1|WideOr0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N6
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~14 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~14_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [0] & ( (!\inst|PrCount|COUNTER_1|s_counter_value [3] & !\inst|PrCount|ROM_1|WideOr0~13_combout ) ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [0] & ( 
// (!\inst|PrCount|ROM_1|WideOr0~13_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr0~13_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~14 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~14 .lut_mask = 64'hFF33FF33CC00CC00;
defparam \inst|PrCount|ROM_1|WideOr0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N57
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~15 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~15_combout  = ( \inst|PrCount|ROM_1|WideOr0~14_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~15 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~15 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N30
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~4_combout  = ( \inst|PrCount|ROM_1|WideOr0~3_combout  & ( (\inst|PrCount|ROM_1|WideOr0~2_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~3_combout  & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|ROM_1|WideOr0~2_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~4 .lut_mask = 64'h3F3F3F3F30303030;
defparam \inst|PrCount|ROM_1|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N51
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~1_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [1] & ( (\inst|PrCount|COUNTER_1|s_counter_value [2] & !\inst|PrCount|COUNTER_1|s_counter_value [0]) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~1 .lut_mask = 64'h0000000050505050;
defparam \inst|PrCount|ROM_1|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N30
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~5_combout  = ( \inst|PrCount|ROM_1|WideOr0~1_combout  & ( (!\inst|PrCount|ROM_1|WideOr0~4_combout  & \inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~1_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr0~4_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~4_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~5 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|PrCount|ROM_1|WideOr0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N18
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~10 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~10_combout  = ( \inst|PrCount|ROM_1|WideOr0~9_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|ROM_1|WideOr0~9_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~9_combout  & ( 
// (\inst|PrCount|ROM_1|WideOr0~9_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~10 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~10 .lut_mask = 64'h3300330033FF33FF;
defparam \inst|PrCount|ROM_1|WideOr0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N21
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~11 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~11_combout  = ( \inst|PrCount|ROM_1|WideOr0~10_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [3] & !\inst|PrCount|ROM_1|WideOr0~8_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~10_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr0~8_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~11 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~11 .lut_mask = 64'hF5F5F5F5A0A0A0A0;
defparam \inst|PrCount|ROM_1|WideOr0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N33
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~12 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~12_combout  = ( \inst|PrCount|ROM_1|WideOr0~11_combout  & ( (\inst|PrCount|ROM_1|WideOr0~5_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [4]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~11_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [4] & \inst|PrCount|ROM_1|WideOr0~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datad(!\inst|PrCount|ROM_1|WideOr0~5_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~12 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~12 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \inst|PrCount|ROM_1|WideOr0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N24
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~16 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~16_combout  = ( \inst|PrCount|ROM_1|WideOr0~12_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [5] & \inst|PrCount|ROM_1|WideOr0~15_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~12_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [5]) # (\inst|PrCount|ROM_1|WideOr0~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datad(!\inst|PrCount|ROM_1|WideOr0~15_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~16 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~16 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \inst|PrCount|ROM_1|WideOr0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N39
cyclonev_lcell_comb \inst|Decode_Logic|DEMUX_1|Equal2~0 (
// Equation(s):
// \inst|Decode_Logic|DEMUX_1|Equal2~0_combout  = ( \inst|PrCount|ROM_1|WideOr2~11_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [6] & ( (!\inst|PrCount|ROM_1|WideOr3~10_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & 
// (!\inst|PrCount|ROM_1|WideOr1~7_combout  & !\inst|PrCount|ROM_1|WideOr0~16_combout ))) ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr3~10_combout ),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datac(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datae(!\inst|PrCount|ROM_1|WideOr2~11_combout ),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decode_Logic|DEMUX_1|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decode_Logic|DEMUX_1|Equal2~0 .extended_lut = "off";
defparam \inst|Decode_Logic|DEMUX_1|Equal2~0 .lut_mask = 64'h0000800000000000;
defparam \inst|Decode_Logic|DEMUX_1|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N21
cyclonev_lcell_comb \inst|Decode_Logic|GATE_2|Result~0 (
// Equation(s):
// \inst|Decode_Logic|GATE_2|Result~0_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [6] & ( !\inst|PrCount|COUNTER_1|s_counter_value [7] & ( (\inst|PrCount|ROM_1|WideOr0~16_combout  & \inst|PrCount|ROM_1|WideOr1~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datae(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decode_Logic|GATE_2|Result~0 .extended_lut = "off";
defparam \inst|Decode_Logic|GATE_2|Result~0 .lut_mask = 64'h000F000000000000;
defparam \inst|Decode_Logic|GATE_2|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N27
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr4~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr4~4_combout  = ( \inst|PrCount|ROM_1|WideOr0~7_combout  & ( (\inst|PrCount|ROM_1|WideOr0~2_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~7_combout  & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|ROM_1|WideOr0~2_combout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr4~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr4~4 .lut_mask = 64'h55FF55FF55005500;
defparam \inst|PrCount|ROM_1|WideOr4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N36
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~6_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|COUNTER_1|s_counter_value [0] ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr0~9_combout  ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~6 .lut_mask = 64'h00FF00FFCCCCCCCC;
defparam \inst|PrCount|ROM_1|WideOr5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N51
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~7_combout  = ( \inst|PrCount|ROM_1|WideOr5~6_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [3] & !\inst|PrCount|ROM_1|WideOr4~4_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr5~6_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [3]) # (!\inst|PrCount|ROM_1|WideOr4~4_combout ) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr4~4_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~7 .lut_mask = 64'hFFAAFFAA55005500;
defparam \inst|PrCount|ROM_1|WideOr5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N45
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~8_combout  = ( \inst|PrCount|ROM_1|WideOr5~7_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~8 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N9
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~2_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [1] & ( (!\inst|PrCount|COUNTER_1|s_counter_value [2] & (!\inst|PrCount|COUNTER_1|s_counter_value [3] & \inst|PrCount|COUNTER_1|s_counter_value [0])) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~2 .lut_mask = 64'h0808080800000000;
defparam \inst|PrCount|ROM_1|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N24
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~3_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr0~9_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~3 .lut_mask = 64'hF0F0F0F000FF00FF;
defparam \inst|PrCount|ROM_1|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N12
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~4_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [3] & ( \inst|PrCount|ROM_1|WideOr5~3_combout  & ( !\inst|PrCount|ROM_1|WideOr8~4_combout  ) ) ) # ( \inst|PrCount|COUNTER_1|s_counter_value [3] & ( 
// !\inst|PrCount|ROM_1|WideOr5~3_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [3] & ( !\inst|PrCount|ROM_1|WideOr5~3_combout  & ( !\inst|PrCount|ROM_1|WideOr8~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr8~4_combout ),
	.datad(gnd),
	.datae(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~4 .lut_mask = 64'hF0F0FFFFF0F00000;
defparam \inst|PrCount|ROM_1|WideOr5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N9
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~5_combout  = ( \inst|PrCount|ROM_1|WideOr5~4_combout  & ( (!\inst|PrCount|ROM_1|WideOr5~2_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [4]) ) ) # ( !\inst|PrCount|ROM_1|WideOr5~4_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr5~2_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr5~2_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~5 .lut_mask = 64'hF000F000F0FFF0FF;
defparam \inst|PrCount|ROM_1|WideOr5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N18
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~9 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~9_combout  = ( \inst|PrCount|ROM_1|WideOr5~5_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [5] & \inst|PrCount|ROM_1|WideOr5~8_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr5~5_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [5]) # (\inst|PrCount|ROM_1|WideOr5~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datad(!\inst|PrCount|ROM_1|WideOr5~8_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~9 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~9 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \inst|PrCount|ROM_1|WideOr5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N3
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~10 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~10_combout  = ( \inst|PrCount|ROM_1|WideOr5~9_combout  & ( \inst|PrCount|ROM_1|WideOr5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~10 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|PrCount|ROM_1|WideOr5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N30
cyclonev_lcell_comb \inst|RegFile|DEMUX_1|DemuxOut_1 (
// Equation(s):
// \inst|RegFile|DEMUX_1|DemuxOut_1~combout  = LCELL(( !\inst|PrCount|ROM_1|WideOr5~10_combout  & ( !\inst|PrCount|ROM_1|WideOr4~8_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout  & (\inst|PrCount|ROM_1|WideOr6~11_combout  & 
// (!\inst|Decode_Logic|GATE_2|Result~0_combout  & !\CLK~input_o ))) ) ) ))

	.dataa(!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datac(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.datad(!\CLK~input_o ),
	.datae(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|DEMUX_1|DemuxOut_1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|DEMUX_1|DemuxOut_1 .extended_lut = "off";
defparam \inst|RegFile|DEMUX_1|DemuxOut_1 .lut_mask = 64'h2000000000000000;
defparam \inst|RegFile|DEMUX_1|DemuxOut_1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N48
cyclonev_lcell_comb \inst|RegFile|DEMUX_1|DemuxOut_3 (
// Equation(s):
// \inst|RegFile|DEMUX_1|DemuxOut_3~combout  = LCELL(( !\inst|PrCount|ROM_1|WideOr4~8_combout  & ( \inst|PrCount|ROM_1|WideOr5~10_combout  & ( (\inst|PrCount|ROM_1|WideOr6~11_combout  & (!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout  & 
// (!\inst|Decode_Logic|GATE_2|Result~0_combout  & !\CLK~input_o ))) ) ) ))

	.dataa(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datab(!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout ),
	.datac(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.datad(!\CLK~input_o ),
	.datae(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|DEMUX_1|DemuxOut_3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|DEMUX_1|DemuxOut_3 .extended_lut = "off";
defparam \inst|RegFile|DEMUX_1|DemuxOut_3 .lut_mask = 64'h0000000040000000;
defparam \inst|RegFile|DEMUX_1|DemuxOut_3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N45
cyclonev_lcell_comb \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0]~feeder (
// Equation(s):
// \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0]~feeder .extended_lut = "off";
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y36_N47
dffeas \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_3~combout ),
	.d(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y36_N54
cyclonev_lcell_comb \inst|RegFile|DEMUX_1|DemuxOut_2 (
// Equation(s):
// \inst|RegFile|DEMUX_1|DemuxOut_2~combout  = LCELL(( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( \inst|PrCount|ROM_1|WideOr5~10_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout  & (!\inst|PrCount|ROM_1|WideOr4~8_combout  & (!\CLK~input_o  & 
// !\inst|Decode_Logic|GATE_2|Result~0_combout ))) ) ) ))

	.dataa(!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.datac(!\CLK~input_o ),
	.datad(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.datae(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|DEMUX_1|DemuxOut_2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|DEMUX_1|DemuxOut_2 .extended_lut = "off";
defparam \inst|RegFile|DEMUX_1|DemuxOut_2 .lut_mask = 64'h0000000080000000;
defparam \inst|RegFile|DEMUX_1|DemuxOut_2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y36_N29
dffeas \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_2~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N9
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux3~1 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux3~1_combout  = ( \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0] & ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0] ) ) ) # ( 
// !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0] & ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0] ) ) ) # ( !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0] & ( 
// !\inst|PrCount|ROM_1|WideOr6~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0]),
	.datad(gnd),
	.datae(!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0]),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux3~1 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux3~1 .lut_mask = 64'hFFFF0000F0F0F0F0;
defparam \inst|RegFile|MUX_1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N24
cyclonev_lcell_comb \inst|RegFile|DEMUX_1|DemuxOut_0 (
// Equation(s):
// \inst|RegFile|DEMUX_1|DemuxOut_0~combout  = LCELL(( !\inst|Decode_Logic|DEMUX_1|Equal2~0_combout  & ( !\inst|PrCount|ROM_1|WideOr5~10_combout  & ( (!\inst|PrCount|ROM_1|WideOr6~11_combout  & (!\inst|Decode_Logic|GATE_2|Result~0_combout  & 
// (!\inst|PrCount|ROM_1|WideOr4~8_combout  & !\CLK~input_o ))) ) ) ))

	.dataa(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datab(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.datad(!\CLK~input_o ),
	.datae(!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|DEMUX_1|DemuxOut_0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|DEMUX_1|DemuxOut_0 .extended_lut = "off";
defparam \inst|RegFile|DEMUX_1|DemuxOut_0 .lut_mask = 64'h8000000000000000;
defparam \inst|RegFile|DEMUX_1|DemuxOut_0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y36_N50
dffeas \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_0~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N42
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux3~0 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux3~0_combout  = ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0] ) ) # ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0] 
// ) )

	.dataa(gnd),
	.datab(!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0]),
	.datac(!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux3~0 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux3~0 .lut_mask = 64'hF0F0F0F0CCCCCCCC;
defparam \inst|RegFile|MUX_1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N0
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux3~2 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux3~2_combout  = ( \inst|RegFile|MUX_1|Mux3~0_combout  & ( (!\inst|PrCount|ROM_1|WideOr5~10_combout ) # (\inst|RegFile|MUX_1|Mux3~1_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux3~0_combout  & ( (\inst|PrCount|ROM_1|WideOr5~10_combout  & 
// \inst|RegFile|MUX_1|Mux3~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datad(!\inst|RegFile|MUX_1|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux3~2 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux3~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst|RegFile|MUX_1|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N0
cyclonev_lcell_comb \inst|RegFile|DEMUX_1|DemuxOut_4 (
// Equation(s):
// \inst|RegFile|DEMUX_1|DemuxOut_4~combout  = LCELL(( \inst|PrCount|ROM_1|WideOr4~8_combout  & ( !\inst|PrCount|ROM_1|WideOr5~10_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout  & (!\inst|PrCount|ROM_1|WideOr6~11_combout  & 
// (!\inst|Decode_Logic|GATE_2|Result~0_combout  & !\CLK~input_o ))) ) ) ))

	.dataa(!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datac(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.datad(!\CLK~input_o ),
	.datae(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|DEMUX_1|DemuxOut_4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|DEMUX_1|DemuxOut_4 .extended_lut = "off";
defparam \inst|RegFile|DEMUX_1|DemuxOut_4 .lut_mask = 64'h0000800000000000;
defparam \inst|RegFile|DEMUX_1|DemuxOut_4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N56
dffeas \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_4~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N51
cyclonev_lcell_comb \inst|RegFile|DEMUX_1|DemuxOut_5 (
// Equation(s):
// \inst|RegFile|DEMUX_1|DemuxOut_5~combout  = LCELL(( !\inst|PrCount|ROM_1|WideOr5~10_combout  & ( \inst|PrCount|ROM_1|WideOr4~8_combout  & ( (\inst|PrCount|ROM_1|WideOr6~11_combout  & (!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout  & (!\CLK~input_o  & 
// !\inst|Decode_Logic|GATE_2|Result~0_combout ))) ) ) ))

	.dataa(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datab(!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout ),
	.datac(!\CLK~input_o ),
	.datad(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.datae(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|DEMUX_1|DemuxOut_5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|DEMUX_1|DemuxOut_5 .extended_lut = "off";
defparam \inst|RegFile|DEMUX_1|DemuxOut_5 .lut_mask = 64'h0000000040000000;
defparam \inst|RegFile|DEMUX_1|DemuxOut_5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y36_N11
dffeas \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_5~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N30
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux3~3 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux3~3_combout  = ( \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0] & ( (!\inst|PrCount|ROM_1|WideOr6~11_combout  & !\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]) ) ) # ( 
// !\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0] & ( (!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]) # (\inst|PrCount|ROM_1|WideOr6~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datad(!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux3~3 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux3~3 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \inst|RegFile|MUX_1|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N57
cyclonev_lcell_comb \inst|RegFile|DEMUX_1|DemuxOut_7 (
// Equation(s):
// \inst|RegFile|DEMUX_1|DemuxOut_7~combout  = LCELL(( \inst|PrCount|ROM_1|WideOr4~8_combout  & ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( (!\inst|Decode_Logic|GATE_2|Result~0_combout  & (!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout  & (!\CLK~input_o  & 
// \inst|PrCount|ROM_1|WideOr5~10_combout ))) ) ) ))

	.dataa(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.datab(!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout ),
	.datac(!\CLK~input_o ),
	.datad(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datae(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|DEMUX_1|DemuxOut_7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|DEMUX_1|DemuxOut_7 .extended_lut = "off";
defparam \inst|RegFile|DEMUX_1|DemuxOut_7 .lut_mask = 64'h0000000000000080;
defparam \inst|RegFile|DEMUX_1|DemuxOut_7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N43
dffeas \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_7~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N0
cyclonev_lcell_comb \inst|RegFile|DEMUX_1|DemuxOut_6 (
// Equation(s):
// \inst|RegFile|DEMUX_1|DemuxOut_6~combout  = LCELL(( \inst|PrCount|ROM_1|WideOr5~10_combout  & ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( (!\inst|Decode_Logic|GATE_2|Result~0_combout  & (!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout  & (!\CLK~input_o  & 
// \inst|PrCount|ROM_1|WideOr4~8_combout ))) ) ) ))

	.dataa(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.datab(!\inst|Decode_Logic|DEMUX_1|Equal2~0_combout ),
	.datac(!\CLK~input_o ),
	.datad(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.datae(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|DEMUX_1|DemuxOut_6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|DEMUX_1|DemuxOut_6 .extended_lut = "off";
defparam \inst|RegFile|DEMUX_1|DemuxOut_6 .lut_mask = 64'h0000008000000000;
defparam \inst|RegFile|DEMUX_1|DemuxOut_6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y36_N43
dffeas \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_6~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N42
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux3~4 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux3~4_combout  = ( \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0] & ( (\inst|PrCount|ROM_1|WideOr6~11_combout  & !\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]) ) ) # ( 
// !\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0] & ( (!\inst|PrCount|ROM_1|WideOr6~11_combout ) # (!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datad(!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux3~4 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux3~4 .lut_mask = 64'hFFF0FFF00F000F00;
defparam \inst|RegFile|MUX_1|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N33
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux3~5 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux3~5_combout  = ( \inst|RegFile|MUX_1|Mux3~4_combout  & ( (\inst|RegFile|MUX_1|Mux3~3_combout ) # (\inst|PrCount|ROM_1|WideOr5~10_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux3~4_combout  & ( (!\inst|PrCount|ROM_1|WideOr5~10_combout  & 
// \inst|RegFile|MUX_1|Mux3~3_combout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MUX_1|Mux3~3_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux3~5 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux3~5 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \inst|RegFile|MUX_1|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N6
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux3 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux3~combout  = ( \inst|RegFile|MUX_1|Mux3~5_combout  & ( (!\inst|PrCount|ROM_1|WideOr4~8_combout  & !\inst|RegFile|MUX_1|Mux3~2_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux3~5_combout  & ( (!\inst|RegFile|MUX_1|Mux3~2_combout ) # 
// (\inst|PrCount|ROM_1|WideOr4~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.datad(!\inst|RegFile|MUX_1|Mux3~2_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux3 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux3 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \inst|RegFile|MUX_1|Mux3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N21
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_9|Result~2 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_9|Result~2_combout  = ( \inst|PrCount|ROM_1|WideOr3~11_combout  & ( !\inst|RegFile|MUX_1|Mux3~combout  ) )

	.dataa(gnd),
	.datab(!\inst|RegFile|MUX_1|Mux3~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_9|Result~2 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_9|Result~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \inst|MyALU_1|ALU_1|GATE_9|Result~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N48
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_9|Result~1 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_9|Result~1_combout  = ( \inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  & ( !\inst|RegFile|MUX_1|Mux3~combout  ) )

	.dataa(gnd),
	.datab(!\inst|RegFile|MUX_1|Mux3~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_9|Result~1 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_9|Result~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \inst|MyALU_1|ALU_1|GATE_9|Result~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N54
cyclonev_lcell_comb \inst|Decode_Logic|GATE_3|Result (
// Equation(s):
// \inst|Decode_Logic|GATE_3|Result~combout  = ( \inst|PrCount|ROM_1|WideOr0~17_combout  & ( (\inst|PrCount|ROM_1|WideOr3~11_combout  & (!\inst|PrCount|ROM_1|WideOr1~8_combout  & !\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout )) ) ) # ( 
// !\inst|PrCount|ROM_1|WideOr0~17_combout  & ( (!\inst|PrCount|ROM_1|WideOr3~11_combout  & \inst|PrCount|ROM_1|WideOr1~8_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr3~11_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr1~8_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decode_Logic|GATE_3|Result~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decode_Logic|GATE_3|Result .extended_lut = "off";
defparam \inst|Decode_Logic|GATE_3|Result .lut_mask = 64'h0C0C0C0C30003000;
defparam \inst|Decode_Logic|GATE_3|Result .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N6
cyclonev_lcell_comb \inst|Decode_Logic|GATE_1|Result~0 (
// Equation(s):
// \inst|Decode_Logic|GATE_1|Result~0_combout  = ( \inst|PrCount|ROM_1|WideOr2~11_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [6] & ( (!\inst|PrCount|ROM_1|WideOr3~10_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & 
// (!\inst|PrCount|ROM_1|WideOr0~16_combout  & !\inst|PrCount|ROM_1|WideOr1~7_combout ))) ) ) ) # ( !\inst|PrCount|ROM_1|WideOr2~11_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [6] & ( (\inst|PrCount|ROM_1|WideOr3~10_combout  & 
// (!\inst|PrCount|COUNTER_1|s_counter_value [7] & (!\inst|PrCount|ROM_1|WideOr0~16_combout  & !\inst|PrCount|ROM_1|WideOr1~7_combout ))) ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr3~10_combout ),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datac(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datae(!\inst|PrCount|ROM_1|WideOr2~11_combout ),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decode_Logic|GATE_1|Result~0 .extended_lut = "off";
defparam \inst|Decode_Logic|GATE_1|Result~0 .lut_mask = 64'h4000800000000000;
defparam \inst|Decode_Logic|GATE_1|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N30
cyclonev_lcell_comb \inst|Decode_Logic|GATE_4|Result~0 (
// Equation(s):
// \inst|Decode_Logic|GATE_4|Result~0_combout  = ( !\inst|PrCount|ROM_1|WideOr0~16_combout  & ( \inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  & ( !\inst|PrCount|ROM_1|WideOr1~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datae(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decode_Logic|GATE_4|Result~0 .extended_lut = "off";
defparam \inst|Decode_Logic|GATE_4|Result~0 .lut_mask = 64'h00000000FF000000;
defparam \inst|Decode_Logic|GATE_4|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N36
cyclonev_lcell_comb \inst|MUX_2|Mux0~0 (
// Equation(s):
// \inst|MUX_2|Mux0~0_combout  = ( \inst|Decode_Logic|GATE_4|Result~0_combout  & ( !\inst|Decode_Logic|GATE_1|Result~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux0~0 .extended_lut = "off";
defparam \inst|MUX_2|Mux0~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \inst|MUX_2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N36
cyclonev_lcell_comb \inst|MUX_2|Mux3~5 (
// Equation(s):
// \inst|MUX_2|Mux3~5_combout  = ( \inst|PrCount|ROM_1|WideOr10~13_combout  & ( (!\inst|RegFile|MUX_2|Mux3~combout  & (\inst|Decode_Logic|GATE_1|Result~0_combout  & !\inst|Decode_Logic|GATE_4|Result~0_combout )) # (\inst|RegFile|MUX_2|Mux3~combout  & 
// ((!\inst|Decode_Logic|GATE_4|Result~0_combout ) # (\inst|Decode_Logic|GATE_1|Result~0_combout ))) ) ) # ( !\inst|PrCount|ROM_1|WideOr10~13_combout  & ( (\inst|RegFile|MUX_2|Mux3~combout  & (!\inst|Decode_Logic|GATE_1|Result~0_combout  $ 
// (\inst|Decode_Logic|GATE_4|Result~0_combout ))) ) )

	.dataa(!\inst|RegFile|MUX_2|Mux3~combout ),
	.datab(gnd),
	.datac(!\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.datad(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux3~5 .extended_lut = "off";
defparam \inst|MUX_2|Mux3~5 .lut_mask = 64'h500550055F055F05;
defparam \inst|MUX_2|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y37_N44
dffeas \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_7~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y36_N5
dffeas \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_6~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N0
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux2~4 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux2~4_combout  = ( \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1] & \inst|PrCount|ROM_1|WideOr10~13_combout ) ) ) # ( 
// !\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1]) # (!\inst|PrCount|ROM_1|WideOr10~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1]),
	.datad(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux2~4 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux2~4 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|RegFile|MUX_2|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N14
dffeas \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_4~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y36_N17
dffeas \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_5~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N39
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux2~3 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux2~3_combout  = ( \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1] & !\inst|PrCount|ROM_1|WideOr10~13_combout ) ) ) # ( 
// !\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1]) # (\inst|PrCount|ROM_1|WideOr10~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1]),
	.datad(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux2~3 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux2~3 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|RegFile|MUX_2|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N3
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux2~5 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux2~5_combout  = ( \inst|RegFile|MUX_2|Mux2~3_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~12_combout ) # (\inst|RegFile|MUX_2|Mux2~4_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux2~3_combout  & ( (\inst|PrCount|ROM_1|WideOr9~12_combout  & 
// \inst|RegFile|MUX_2|Mux2~4_combout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MUX_2|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux2~5 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux2~5 .lut_mask = 64'h00550055AAFFAAFF;
defparam \inst|RegFile|MUX_2|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N24
cyclonev_lcell_comb \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1]~feeder (
// Equation(s):
// \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1]~feeder .extended_lut = "off";
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y36_N26
dffeas \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_1~combout ),
	.d(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y36_N35
dffeas \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_0~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N33
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux2~0 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux2~0_combout  = ( \inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1] ) ) # ( !\inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg 
// [1] ) )

	.dataa(!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux2~0 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux2~0 .lut_mask = 64'hFF00FF00AAAAAAAA;
defparam \inst|RegFile|MUX_2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y36_N56
dffeas \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_3~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N0
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux2~1 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux2~1_combout  = ( \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|PrCount|ROM_1|WideOr10~13_combout  & !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]) ) ) # ( 
// !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]) # (\inst|PrCount|ROM_1|WideOr10~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datad(!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux2~1 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux2~1 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \inst|RegFile|MUX_2|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N30
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux2~2 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux2~2_combout  = ( \inst|RegFile|MUX_2|Mux2~1_combout  & ( (\inst|PrCount|ROM_1|WideOr9~12_combout ) # (\inst|RegFile|MUX_2|Mux2~0_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux2~1_combout  & ( (\inst|RegFile|MUX_2|Mux2~0_combout  & 
// !\inst|PrCount|ROM_1|WideOr9~12_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|RegFile|MUX_2|Mux2~0_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux2~2 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux2~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \inst|RegFile|MUX_2|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N39
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux2 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux2~combout  = ( \inst|RegFile|MUX_2|Mux2~2_combout  & ( (!\inst|RegFile|MUX_2|Mux2~5_combout  & \inst|PrCount|ROM_1|WideOr8~12_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux2~2_combout  & ( (!\inst|RegFile|MUX_2|Mux2~5_combout ) # 
// (!\inst|PrCount|ROM_1|WideOr8~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MUX_2|Mux2~5_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr8~12_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux2 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux2 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|RegFile|MUX_2|Mux2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N51
cyclonev_lcell_comb \inst|MUX_2|Mux2~5 (
// Equation(s):
// \inst|MUX_2|Mux2~5_combout  = ( \inst|Decode_Logic|GATE_1|Result~0_combout  & ( (!\inst|Decode_Logic|GATE_4|Result~0_combout  & (\inst|PrCount|ROM_1|WideOr9~12_combout )) # (\inst|Decode_Logic|GATE_4|Result~0_combout  & ((\inst|RegFile|MUX_2|Mux2~combout 
// ))) ) ) # ( !\inst|Decode_Logic|GATE_1|Result~0_combout  & ( (\inst|RegFile|MUX_2|Mux2~combout  & !\inst|Decode_Logic|GATE_4|Result~0_combout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datab(gnd),
	.datac(!\inst|RegFile|MUX_2|Mux2~combout ),
	.datad(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datae(gnd),
	.dataf(!\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux2~5 .extended_lut = "off";
defparam \inst|MUX_2|Mux2~5 .lut_mask = 64'h0F000F00550F550F;
defparam \inst|MUX_2|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N36
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_20|Result~1 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_20|Result~1_combout  = ( \inst|PrCount|ROM_1|WideOr3~11_combout  & ( !\inst|RegFile|MUX_1|Mux2~combout  ) )

	.dataa(!\inst|RegFile|MUX_1|Mux2~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_20|Result~1 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_20|Result~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \inst|MyALU_1|ALU_1|GATE_20|Result~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N21
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_20|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_20|Result~0_combout  = ( \inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  & ( !\inst|RegFile|MUX_1|Mux2~combout  ) )

	.dataa(!\inst|RegFile|MUX_1|Mux2~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_20|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_20|Result~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \inst|MyALU_1|ALU_1|GATE_20|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N51
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_30|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_30|Result~0_combout  = ( \inst|RegFile|MUX_2|Mux2~combout  & ( (\inst|RegFile|MUX_1|Mux2~combout  & ((!\inst|PrCount|ROM_1|WideOr1~7_combout ) # (!\inst|PrCount|ROM_1|WideOr5~1_combout ))) ) ) # ( !\inst|RegFile|MUX_2|Mux2~combout 
//  & ( (\inst|RegFile|MUX_1|Mux2~combout  & ((!\inst|PrCount|ROM_1|WideOr0~16_combout ) # (!\inst|PrCount|ROM_1|WideOr5~1_combout ))) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datab(!\inst|RegFile|MUX_1|Mux2~combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_30|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_30|Result~0 .lut_mask = 64'h3330333033223322;
defparam \inst|MyALU_1|ALU_1|GATE_30|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y36_N39
cyclonev_lcell_comb \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2]~feeder (
// Equation(s):
// \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2]~feeder .extended_lut = "off";
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y36_N41
dffeas \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_1~combout ),
	.d(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y36_N10
dffeas \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_0~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N9
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux1~0 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux1~0_combout  = ( \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2] & ( \inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2] ) ) ) # ( 
// !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2] & ( \inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2] ) ) ) # ( !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2] & ( 
// !\inst|PrCount|ROM_1|WideOr10~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2]),
	.datae(!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2]),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux1~0 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux1~0 .lut_mask = 64'hFFFF0000FF00FF00;
defparam \inst|RegFile|MUX_2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y36_N56
dffeas \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_2~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N12
cyclonev_lcell_comb \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2]~feeder (
// Equation(s):
// \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2]~feeder .extended_lut = "off";
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N14
dffeas \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_3~combout ),
	.d(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N57
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux1~1 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux1~1_combout  = ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2] & ( \inst|PrCount|ROM_1|WideOr10~13_combout  ) ) # ( \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2] & ( !\inst|PrCount|ROM_1|WideOr10~13_combout  
// & ( !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2] ) ) ) # ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2] & ( !\inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2]),
	.datae(!\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2]),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux1~1 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux1~1 .lut_mask = 64'hFF00FF00FFFF0000;
defparam \inst|RegFile|MUX_2|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N9
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux1~2 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux1~2_combout  = ( \inst|RegFile|MUX_2|Mux1~1_combout  & ( (\inst|RegFile|MUX_2|Mux1~0_combout ) # (\inst|PrCount|ROM_1|WideOr9~12_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux1~1_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~12_combout  & 
// \inst|RegFile|MUX_2|Mux1~0_combout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datab(gnd),
	.datac(!\inst|RegFile|MUX_2|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux1~2 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux1~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \inst|RegFile|MUX_2|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y37_N17
dffeas \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_7~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N42
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux1~4 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux1~4_combout  = ( \inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2] ) ) # ( !\inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg 
// [2] ) )

	.dataa(gnd),
	.datab(!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2]),
	.datac(!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux1~4 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux1~4 .lut_mask = 64'hF0F0F0F0CCCCCCCC;
defparam \inst|RegFile|MUX_2|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y36_N2
dffeas \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_5~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y36_N58
dffeas \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_4~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N57
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux1~3 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux1~3_combout  = ( \inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2] ) ) # ( !\inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg 
// [2] ) )

	.dataa(!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux1~3 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux1~3 .lut_mask = 64'hFF00FF00AAAAAAAA;
defparam \inst|RegFile|MUX_2|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N15
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux1~5 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux1~5_combout  = ( \inst|RegFile|MUX_2|Mux1~3_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~12_combout ) # (\inst|RegFile|MUX_2|Mux1~4_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux1~3_combout  & ( (\inst|RegFile|MUX_2|Mux1~4_combout  & 
// \inst|PrCount|ROM_1|WideOr9~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MUX_2|Mux1~4_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux1~5 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux1~5 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst|RegFile|MUX_2|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N18
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux1 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux1~combout  = ( \inst|RegFile|MUX_2|Mux1~5_combout  & ( (!\inst|PrCount|ROM_1|WideOr8~12_combout  & !\inst|RegFile|MUX_2|Mux1~2_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux1~5_combout  & ( (!\inst|RegFile|MUX_2|Mux1~2_combout ) # 
// (\inst|PrCount|ROM_1|WideOr8~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr8~12_combout ),
	.datad(!\inst|RegFile|MUX_2|Mux1~2_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux1 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux1 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \inst|RegFile|MUX_2|Mux1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N6
cyclonev_lcell_comb \inst|MUX_2|Mux1~5 (
// Equation(s):
// \inst|MUX_2|Mux1~5_combout  = ( \inst|RegFile|MUX_2|Mux1~combout  & ( (!\inst|Decode_Logic|GATE_4|Result~0_combout  & ((!\inst|Decode_Logic|GATE_1|Result~0_combout ) # (\inst|PrCount|ROM_1|WideOr8~12_combout ))) # 
// (\inst|Decode_Logic|GATE_4|Result~0_combout  & ((\inst|Decode_Logic|GATE_1|Result~0_combout ))) ) ) # ( !\inst|RegFile|MUX_2|Mux1~combout  & ( (\inst|PrCount|ROM_1|WideOr8~12_combout  & (!\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// \inst|Decode_Logic|GATE_1|Result~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr8~12_combout ),
	.datac(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datad(!\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux1~5 .extended_lut = "off";
defparam \inst|MUX_2|Mux1~5 .lut_mask = 64'h00300030F03FF03F;
defparam \inst|MUX_2|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N3
cyclonev_lcell_comb \inst|MUX_4|s_selected_vector~2 (
// Equation(s):
// \inst|MUX_4|s_selected_vector~2_combout  = ( \inst|RegFile|MUX_1|Mux3~combout  & ( (\inst|RegFile|MUX_2|Mux3~combout ) # (\inst|Decode_Logic|GATE_1|Result~0_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux3~combout  & ( 
// (!\inst|Decode_Logic|GATE_1|Result~0_combout  & \inst|RegFile|MUX_2|Mux3~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.datad(!\inst|RegFile|MUX_2|Mux3~combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux3~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_4|s_selected_vector~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_4|s_selected_vector~2 .extended_lut = "off";
defparam \inst|MUX_4|s_selected_vector~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \inst|MUX_4|s_selected_vector~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N36
cyclonev_lcell_comb \inst|DEMUX_1|DemuxOut_1~0 (
// Equation(s):
// \inst|DEMUX_1|DemuxOut_1~0_combout  = ( !\inst|PrCount|ROM_1|WideOr3~10_combout  & ( !\CLK~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLK~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|DEMUX_1|DemuxOut_1~0 .extended_lut = "off";
defparam \inst|DEMUX_1|DemuxOut_1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst|DEMUX_1|DemuxOut_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N45
cyclonev_lcell_comb \inst|MUX_4|s_selected_vector~1 (
// Equation(s):
// \inst|MUX_4|s_selected_vector~1_combout  = ( \inst|RegFile|MUX_1|Mux1~combout  & ( (\inst|Decode_Logic|GATE_1|Result~0_combout ) # (\inst|RegFile|MUX_2|Mux1~combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux1~combout  & ( (\inst|RegFile|MUX_2|Mux1~combout  & 
// !\inst|Decode_Logic|GATE_1|Result~0_combout ) ) )

	.dataa(!\inst|RegFile|MUX_2|Mux1~combout ),
	.datab(gnd),
	.datac(!\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_4|s_selected_vector~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_4|s_selected_vector~1 .extended_lut = "off";
defparam \inst|MUX_4|s_selected_vector~1 .lut_mask = 64'h505050505F5F5F5F;
defparam \inst|MUX_4|s_selected_vector~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y37_N3
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_9 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_9~combout  = LCELL(( \inst|Decode_Logic|GATE_4|Result~0_combout  & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|MUX_4|s_selected_vector~3_combout  & (!\inst|MUX_4|s_selected_vector~0_combout  & 
// (\inst|MUX_4|s_selected_vector~2_combout  & \inst|DEMUX_1|DemuxOut_1~0_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datab(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datac(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datad(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datae(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_9 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_9 .lut_mask = 64'h0000000400000000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y37_N27
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y37_N29
dffeas \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_9~combout ),
	.d(\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N12
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_5 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_5~combout  = LCELL(( \inst|Decode_Logic|GATE_4|Result~0_combout  & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|DEMUX_1|DemuxOut_1~0_combout  & 
// (!\inst|MUX_4|s_selected_vector~3_combout  & \inst|MUX_4|s_selected_vector~2_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datab(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datae(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_5 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_5 .lut_mask = 64'h0000000000000020;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N59
dffeas \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_5~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N48
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_1 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_1~combout  = LCELL(( \inst|MUX_4|s_selected_vector~2_combout  & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|Decode_Logic|GATE_4|Result~0_combout  & (!\inst|MUX_4|s_selected_vector~0_combout  & 
// (!\inst|MUX_4|s_selected_vector~3_combout  & \inst|DEMUX_1|DemuxOut_1~0_combout ))) ) ) ))

	.dataa(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datab(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~2_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_1 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_1 .lut_mask = 64'h0000004000000000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y37_N4
dffeas \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_1~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y37_N12
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_13 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_13~combout  = LCELL(( \inst|DEMUX_1|DemuxOut_1~0_combout  & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|Decode_Logic|GATE_4|Result~0_combout  & (\inst|MUX_4|s_selected_vector~2_combout  & 
// (\inst|MUX_4|s_selected_vector~3_combout  & !\inst|MUX_4|s_selected_vector~0_combout ))) ) ) ))

	.dataa(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datab(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datae(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_13 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_13 .lut_mask = 64'h0000000000000100;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y37_N54
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y37_N56
dffeas \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_13~combout ),
	.d(\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N0
cyclonev_lcell_comb \inst|MUX_2|Mux1~1 (
// Equation(s):
// \inst|MUX_2|Mux1~1_combout  = ( \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [2] & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|MUX_4|s_selected_vector~3_combout ) # (\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2]) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [2] & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2] & !\inst|MUX_4|s_selected_vector~3_combout ) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [2] & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2]))) # 
// (\inst|MUX_4|s_selected_vector~3_combout  & (\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [2])) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [2] & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2]))) # (\inst|MUX_4|s_selected_vector~3_combout  & (\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [2])) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [2]),
	.datab(!\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2]),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2]),
	.datae(!\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [2]),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux1~1 .extended_lut = "off";
defparam \inst|MUX_2|Mux1~1 .lut_mask = 64'h05F505F530303F3F;
defparam \inst|MUX_2|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N54
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_3 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_3~combout  = LCELL(( !\inst|MUX_4|s_selected_vector~1_combout  & ( \inst|MUX_4|s_selected_vector~0_combout  & ( (\inst|MUX_4|s_selected_vector~2_combout  & (\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// (\inst|DEMUX_1|DemuxOut_1~0_combout  & !\inst|MUX_4|s_selected_vector~3_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datab(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datac(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~1_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_3 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_3 .lut_mask = 64'h0000000001000000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y37_N52
dffeas \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_3~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N48
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_7 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_7~combout  = LCELL(( \inst|Decode_Logic|GATE_4|Result~0_combout  & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|DEMUX_1|DemuxOut_1~0_combout  & 
// (!\inst|MUX_4|s_selected_vector~3_combout  & \inst|MUX_4|s_selected_vector~2_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datab(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datae(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_7 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_7 .lut_mask = 64'h0000000000000010;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y39_N50
dffeas \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_7~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N39
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_11 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_11~combout  = LCELL(( \inst|MUX_4|s_selected_vector~2_combout  & ( \inst|MUX_4|s_selected_vector~0_combout  & ( (!\inst|MUX_4|s_selected_vector~1_combout  & (\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// (\inst|DEMUX_1|DemuxOut_1~0_combout  & \inst|MUX_4|s_selected_vector~3_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datab(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datac(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~2_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_11 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_11 .lut_mask = 64'h0000000000000002;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y37_N5
dffeas \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_11~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N18
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_15 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_15~combout  = LCELL(( \inst|DEMUX_1|DemuxOut_1~0_combout  & ( \inst|MUX_4|s_selected_vector~3_combout  & ( (\inst|MUX_4|s_selected_vector~1_combout  & (\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// (\inst|MUX_4|s_selected_vector~2_combout  & \inst|MUX_4|s_selected_vector~0_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datab(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datac(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datae(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_15~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_15 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_15 .lut_mask = 64'h0000000000000001;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y37_N38
dffeas \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_15~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N36
cyclonev_lcell_comb \inst|MUX_2|Mux1~3 (
// Equation(s):
// \inst|MUX_2|Mux1~3_combout  = ( \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [2] & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|MUX_4|s_selected_vector~3_combout ) # (\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2]) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [2] & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2] & !\inst|MUX_4|s_selected_vector~3_combout ) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [2] & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & (\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2])) # 
// (\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [2]))) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [2] & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~3_combout  & (\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2])) # (\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [2]))) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2]),
	.datab(!\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2]),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [2]),
	.datae(!\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [2]),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux1~3 .extended_lut = "off";
defparam \inst|MUX_2|Mux1~3 .lut_mask = 64'h505F505F30303F3F;
defparam \inst|MUX_2|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N56
dffeas \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_10~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N27
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_2 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_2~combout  = LCELL(( !\inst|MUX_4|s_selected_vector~1_combout  & ( \inst|MUX_4|s_selected_vector~0_combout  & ( (!\inst|MUX_4|s_selected_vector~2_combout  & (!\inst|MUX_4|s_selected_vector~3_combout  & 
// (\inst|Decode_Logic|GATE_4|Result~0_combout  & \inst|DEMUX_1|DemuxOut_1~0_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datab(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datac(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datad(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~1_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_2 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_2 .lut_mask = 64'h0000000000080000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y38_N47
dffeas \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_2~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N24
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_6 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_6~combout  = LCELL(( \inst|MUX_4|s_selected_vector~0_combout  & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & (\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// (\inst|DEMUX_1|DemuxOut_1~0_combout  & \inst|MUX_4|s_selected_vector~1_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datab(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datac(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~0_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_6 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_6 .lut_mask = 64'h0000000200000000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N48
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y38_N49
dffeas \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_6~combout ),
	.d(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N12
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_14 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_14~combout  = LCELL(( !\inst|MUX_4|s_selected_vector~2_combout  & ( \inst|DEMUX_1|DemuxOut_1~0_combout  & ( (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// (\inst|MUX_4|s_selected_vector~3_combout  & \inst|MUX_4|s_selected_vector~1_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datab(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~2_combout ),
	.dataf(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_14 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_14 .lut_mask = 64'h0000000000010000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N13
dffeas \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_14~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N33
cyclonev_lcell_comb \inst|MUX_2|Mux1~2 (
// Equation(s):
// \inst|MUX_2|Mux1~2_combout  = ( \inst|MUX_4|s_selected_vector~1_combout  & ( \inst|MUX_4|s_selected_vector~3_combout  & ( \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [2] ) ) ) # ( !\inst|MUX_4|s_selected_vector~1_combout  & ( 
// \inst|MUX_4|s_selected_vector~3_combout  & ( \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [2] ) ) ) # ( \inst|MUX_4|s_selected_vector~1_combout  & ( !\inst|MUX_4|s_selected_vector~3_combout  & ( 
// \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [2] ) ) ) # ( !\inst|MUX_4|s_selected_vector~1_combout  & ( !\inst|MUX_4|s_selected_vector~3_combout  & ( \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2] ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [2]),
	.datab(!\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2]),
	.datac(!\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [2]),
	.datad(!\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [2]),
	.datae(!\inst|MUX_4|s_selected_vector~1_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux1~2 .extended_lut = "off";
defparam \inst|MUX_2|Mux1~2 .lut_mask = 64'h33330F0F555500FF;
defparam \inst|MUX_2|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N3
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_0 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_0~combout  = LCELL(( !\inst|MUX_4|s_selected_vector~1_combout  & ( !\inst|MUX_4|s_selected_vector~0_combout  & ( (!\inst|MUX_4|s_selected_vector~2_combout  & (\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// (!\inst|MUX_4|s_selected_vector~3_combout  & \inst|DEMUX_1|DemuxOut_1~0_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datab(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~1_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_0 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_0 .lut_mask = 64'h0020000000000000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y38_N22
dffeas \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_0~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N33
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_8 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_8~combout  = LCELL(( !\inst|MUX_4|s_selected_vector~0_combout  & ( \inst|Decode_Logic|GATE_4|Result~0_combout  & ( (\inst|DEMUX_1|DemuxOut_1~0_combout  & (\inst|MUX_4|s_selected_vector~3_combout  & 
// (!\inst|MUX_4|s_selected_vector~2_combout  & !\inst|MUX_4|s_selected_vector~1_combout ))) ) ) ))

	.dataa(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datab(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datac(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~0_combout ),
	.dataf(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_8 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_8 .lut_mask = 64'h0000000010000000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N37
dffeas \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_8~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N36
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_4 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_4~combout  = LCELL(( \inst|MUX_4|s_selected_vector~1_combout  & ( !\inst|MUX_4|s_selected_vector~0_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & (\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// (\inst|DEMUX_1|DemuxOut_1~0_combout  & !\inst|MUX_4|s_selected_vector~2_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datab(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datac(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~1_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_4 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_4 .lut_mask = 64'h0000020000000000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N38
dffeas \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_4~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N21
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_12 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_12~combout  = LCELL(( !\inst|MUX_4|s_selected_vector~2_combout  & ( !\inst|MUX_4|s_selected_vector~0_combout  & ( (\inst|MUX_4|s_selected_vector~1_combout  & (\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// (\inst|DEMUX_1|DemuxOut_1~0_combout  & \inst|MUX_4|s_selected_vector~3_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datab(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datac(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~2_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_12 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_12 .lut_mask = 64'h0001000000000000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y37_N32
dffeas \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_12~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N30
cyclonev_lcell_comb \inst|MUX_2|Mux1~0 (
// Equation(s):
// \inst|MUX_2|Mux1~0_combout  = ( \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [2] & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2]) # (\inst|MUX_4|s_selected_vector~3_combout ) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [2] & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2]) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [2] & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & (\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2])) # 
// (\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [2]))) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [2] & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~3_combout  & (\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2])) # (\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [2]))) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2]),
	.datab(!\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [2]),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2]),
	.datae(!\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [2]),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux1~0 .extended_lut = "off";
defparam \inst|MUX_2|Mux1~0 .lut_mask = 64'h5353535300F00FFF;
defparam \inst|MUX_2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N24
cyclonev_lcell_comb \inst|MUX_2|Mux1~4 (
// Equation(s):
// \inst|MUX_2|Mux1~4_combout  = ( \inst|MUX_2|Mux1~2_combout  & ( \inst|MUX_2|Mux1~0_combout  & ( (!\inst|MUX_4|s_selected_vector~2_combout ) # ((!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|MUX_2|Mux1~1_combout )) # 
// (\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|MUX_2|Mux1~3_combout )))) ) ) ) # ( !\inst|MUX_2|Mux1~2_combout  & ( \inst|MUX_2|Mux1~0_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & ((!\inst|MUX_4|s_selected_vector~2_combout ) # 
// ((\inst|MUX_2|Mux1~1_combout )))) # (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|MUX_4|s_selected_vector~2_combout  & ((\inst|MUX_2|Mux1~3_combout )))) ) ) ) # ( \inst|MUX_2|Mux1~2_combout  & ( !\inst|MUX_2|Mux1~0_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|MUX_4|s_selected_vector~2_combout  & (\inst|MUX_2|Mux1~1_combout ))) # (\inst|MUX_4|s_selected_vector~0_combout  & ((!\inst|MUX_4|s_selected_vector~2_combout ) # ((\inst|MUX_2|Mux1~3_combout )))) ) ) ) # 
// ( !\inst|MUX_2|Mux1~2_combout  & ( !\inst|MUX_2|Mux1~0_combout  & ( (\inst|MUX_4|s_selected_vector~2_combout  & ((!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|MUX_2|Mux1~1_combout )) # (\inst|MUX_4|s_selected_vector~0_combout  & 
// ((\inst|MUX_2|Mux1~3_combout ))))) ) ) )

	.dataa(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datab(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datac(!\inst|MUX_2|Mux1~1_combout ),
	.datad(!\inst|MUX_2|Mux1~3_combout ),
	.datae(!\inst|MUX_2|Mux1~2_combout ),
	.dataf(!\inst|MUX_2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux1~4 .extended_lut = "off";
defparam \inst|MUX_2|Mux1~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \inst|MUX_2|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N54
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_20|Result~2 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_20|Result~2_combout  = ( \inst|MUX_2|Mux2~4_combout  & ( (!\inst|MUX_2|Mux2~5_combout  & ((!\inst|MUX_2|Mux0~0_combout  & ((\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout ))) # (\inst|MUX_2|Mux0~0_combout  & 
// (\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout )))) # (\inst|MUX_2|Mux2~5_combout  & (\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout )) ) ) # ( !\inst|MUX_2|Mux2~4_combout  & ( (!\inst|MUX_2|Mux2~5_combout  & ((\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout 
// ))) # (\inst|MUX_2|Mux2~5_combout  & (\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout )) ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout ),
	.datac(!\inst|MUX_2|Mux2~5_combout ),
	.datad(!\inst|MUX_2|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\inst|MUX_2|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_20|Result~2 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_20|Result~2 .lut_mask = 64'h3535353535553555;
defparam \inst|MyALU_1|ALU_1|GATE_20|Result~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N24
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_38|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  = ( \inst|MUX_2|Mux0~0_combout  & ( \inst|MUX_2|Mux3~4_combout  & ( (\inst|Decode_Logic|DEMUX_1|Equal6~0_combout  & !\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ) ) ) ) # ( !\inst|MUX_2|Mux0~0_combout  & ( 
// \inst|MUX_2|Mux3~4_combout  & ( (\inst|Decode_Logic|DEMUX_1|Equal6~0_combout  & ((!\inst|MUX_2|Mux3~5_combout  & (!\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout )) # (\inst|MUX_2|Mux3~5_combout  & ((!\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ))))) ) ) ) # 
// ( \inst|MUX_2|Mux0~0_combout  & ( !\inst|MUX_2|Mux3~4_combout  & ( (\inst|Decode_Logic|DEMUX_1|Equal6~0_combout  & ((!\inst|MUX_2|Mux3~5_combout  & (!\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout )) # (\inst|MUX_2|Mux3~5_combout  & 
// ((!\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ))))) ) ) ) # ( !\inst|MUX_2|Mux0~0_combout  & ( !\inst|MUX_2|Mux3~4_combout  & ( (\inst|Decode_Logic|DEMUX_1|Equal6~0_combout  & ((!\inst|MUX_2|Mux3~5_combout  & (!\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout 
// )) # (\inst|MUX_2|Mux3~5_combout  & ((!\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ))))) ) ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout ),
	.datab(!\inst|Decode_Logic|DEMUX_1|Equal6~0_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ),
	.datad(!\inst|MUX_2|Mux3~5_combout ),
	.datae(!\inst|MUX_2|Mux0~0_combout ),
	.dataf(!\inst|MUX_2|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~0 .lut_mask = 64'h2230223022303030;
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N0
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_38|Result~3 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_38|Result~3_combout  = ( \inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & ((!\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout ) # (\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ))) ) ) 
// # ( !\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & (((\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout  & !\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout )) # (\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ))) 
// ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ),
	.datab(!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout ),
	.datae(gnd),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_38|Result~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~3 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~3 .lut_mask = 64'h4C0C4C0CCC0CCC0C;
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N33
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_17|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_17|Result~0_combout  = ( !\inst|RegFile|MUX_1|Mux1~combout  & ( \inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_17|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_17|Result~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst|MyALU_1|ALU_1|GATE_17|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N57
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_17|Result~1 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_17|Result~1_combout  = ( !\inst|RegFile|MUX_1|Mux1~combout  & ( \inst|PrCount|ROM_1|WideOr3~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr3~11_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_17|Result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_17|Result~1 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_17|Result~1 .lut_mask = 64'h00FF00FF00000000;
defparam \inst|MyALU_1|ALU_1|GATE_17|Result~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N48
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_53|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  = ( \inst|MyALU_1|ALU_1|GATE_17|Result~1_combout  & ( \inst|MUX_2|Mux1~4_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout  & (!\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout  & 
// ((\inst|MUX_2|Mux1~5_combout ) # (\inst|MUX_2|Mux0~0_combout )))) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_17|Result~1_combout  & ( \inst|MUX_2|Mux1~4_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout  & ((!\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout 
// ) # ((!\inst|MUX_2|Mux0~0_combout  & !\inst|MUX_2|Mux1~5_combout )))) ) ) ) # ( \inst|MyALU_1|ALU_1|GATE_17|Result~1_combout  & ( !\inst|MUX_2|Mux1~4_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout  & 
// (!\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout  & \inst|MUX_2|Mux1~5_combout )) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_17|Result~1_combout  & ( !\inst|MUX_2|Mux1~4_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout  & 
// ((!\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout ) # (!\inst|MUX_2|Mux1~5_combout ))) ) ) )

	.dataa(!\inst|MUX_2|Mux0~0_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout ),
	.datad(!\inst|MUX_2|Mux1~5_combout ),
	.datae(!\inst|MyALU_1|ALU_1|GATE_17|Result~1_combout ),
	.dataf(!\inst|MUX_2|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_53|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_53|Result~0 .lut_mask = 64'hCCC000C0C8C040C0;
defparam \inst|MyALU_1|ALU_1|GATE_53|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N18
cyclonev_lcell_comb \inst|MUX_1|s_selected_vector~0 (
// Equation(s):
// \inst|MUX_1|s_selected_vector~0_combout  = ( \inst|MyALU_1|ALU_1|GATE_38|Result~3_combout  & ( \inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  & ( (!\inst|Decode_Logic|GATE_3|Result~combout  & (((\inst|MUX_2|Mux1~4_combout  & \inst|MUX_2|Mux0~0_combout )) # 
// (\inst|MUX_2|Mux1~5_combout ))) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_38|Result~3_combout  & ( \inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  & ( (((\inst|MUX_2|Mux1~4_combout  & \inst|MUX_2|Mux0~0_combout )) # (\inst|Decode_Logic|GATE_3|Result~combout )) # 
// (\inst|MUX_2|Mux1~5_combout ) ) ) ) # ( \inst|MyALU_1|ALU_1|GATE_38|Result~3_combout  & ( !\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  & ( (((\inst|MUX_2|Mux1~4_combout  & \inst|MUX_2|Mux0~0_combout )) # (\inst|Decode_Logic|GATE_3|Result~combout )) # 
// (\inst|MUX_2|Mux1~5_combout ) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_38|Result~3_combout  & ( !\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  & ( (!\inst|Decode_Logic|GATE_3|Result~combout  & (((\inst|MUX_2|Mux1~4_combout  & \inst|MUX_2|Mux0~0_combout )) # 
// (\inst|MUX_2|Mux1~5_combout ))) ) ) )

	.dataa(!\inst|MUX_2|Mux1~5_combout ),
	.datab(!\inst|MUX_2|Mux1~4_combout ),
	.datac(!\inst|Decode_Logic|GATE_3|Result~combout ),
	.datad(!\inst|MUX_2|Mux0~0_combout ),
	.datae(!\inst|MyALU_1|ALU_1|GATE_38|Result~3_combout ),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_1|s_selected_vector~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_1|s_selected_vector~0 .extended_lut = "off";
defparam \inst|MUX_1|s_selected_vector~0 .lut_mask = 64'h50705F7F5F7F5070;
defparam \inst|MUX_1|s_selected_vector~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y36_N23
dffeas \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_6~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N42
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux1~4 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux1~4_combout  = ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2] ) ) # ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [2] 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [2]),
	.datad(!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux1~4 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux1~4 .lut_mask = 64'hF0F0F0F0FF00FF00;
defparam \inst|RegFile|MUX_1|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N30
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux1~3 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux1~3_combout  = ( \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2] & ( (\inst|PrCount|ROM_1|WideOr6~11_combout  & !\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2]) ) ) # ( 
// !\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2] & ( (!\inst|PrCount|ROM_1|WideOr6~11_combout ) # (!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datad(!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [2]),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux1~3 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux1~3 .lut_mask = 64'hFFF0FFF00F000F00;
defparam \inst|RegFile|MUX_1|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N48
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux1~5 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux1~5_combout  = ( \inst|RegFile|MUX_1|Mux1~3_combout  & ( (!\inst|PrCount|ROM_1|WideOr5~10_combout ) # (\inst|RegFile|MUX_1|Mux1~4_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux1~3_combout  & ( (\inst|RegFile|MUX_1|Mux1~4_combout  & 
// \inst|PrCount|ROM_1|WideOr5~10_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|RegFile|MUX_1|Mux1~4_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux1~5 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux1~5 .lut_mask = 64'h03030303F3F3F3F3;
defparam \inst|RegFile|MUX_1|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N36
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux1~1 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux1~1_combout  = ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2] ) ) # ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2] 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [2]),
	.datad(!\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux1~1 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux1~1 .lut_mask = 64'hF0F0F0F0FF00FF00;
defparam \inst|RegFile|MUX_1|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y36_N18
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux1~0 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux1~0_combout  = ( \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2] & ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2] ) ) ) # ( 
// !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2] & ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2] ) ) ) # ( !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2] & ( 
// !\inst|PrCount|ROM_1|WideOr6~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [2]),
	.datae(!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [2]),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux1~0 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux1~0 .lut_mask = 64'hFFFF0000FF00FF00;
defparam \inst|RegFile|MUX_1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N39
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux1~2 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux1~2_combout  = ( \inst|RegFile|MUX_1|Mux1~0_combout  & ( (!\inst|PrCount|ROM_1|WideOr5~10_combout ) # (\inst|RegFile|MUX_1|Mux1~1_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux1~0_combout  & ( (\inst|PrCount|ROM_1|WideOr5~10_combout  & 
// \inst|RegFile|MUX_1|Mux1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datad(!\inst|RegFile|MUX_1|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux1~2 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux1~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst|RegFile|MUX_1|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N51
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux1 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux1~combout  = ( \inst|RegFile|MUX_1|Mux1~2_combout  & ( (!\inst|RegFile|MUX_1|Mux1~5_combout  & \inst|PrCount|ROM_1|WideOr4~8_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux1~2_combout  & ( (!\inst|RegFile|MUX_1|Mux1~5_combout ) # 
// (!\inst|PrCount|ROM_1|WideOr4~8_combout ) ) )

	.dataa(!\inst|RegFile|MUX_1|Mux1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux1 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux1 .lut_mask = 64'hFFAAFFAA00AA00AA;
defparam \inst|RegFile|MUX_1|Mux1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N12
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_6|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_6|Result~0_combout  = ( \inst|RegFile|MUX_2|Mux1~combout  & ( (\inst|RegFile|MUX_1|Mux1~combout  & ((!\inst|PrCount|ROM_1|WideOr5~1_combout ) # (!\inst|PrCount|ROM_1|WideOr1~7_combout ))) ) ) # ( !\inst|RegFile|MUX_2|Mux1~combout  
// & ( (\inst|RegFile|MUX_1|Mux1~combout  & ((!\inst|PrCount|ROM_1|WideOr5~1_combout ) # (!\inst|PrCount|ROM_1|WideOr0~16_combout ))) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datad(!\inst|RegFile|MUX_1|Mux1~combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_6|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_6|Result~0 .lut_mask = 64'h00EE00EE00FA00FA;
defparam \inst|MyALU_1|ALU_1|GATE_6|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N54
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_38|Result~2 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_38|Result~2_combout  = ( \inst|MyALU_1|ALU_1|GATE_6|Result~0_combout  & ( !\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_38|Result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~2 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~2 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N16
dffeas \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_14~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y37_N14
dffeas \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_13~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N9
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y39_N10
dffeas \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_12~combout ),
	.d(\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N17
dffeas \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_15~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N15
cyclonev_lcell_comb \inst|MUX_2|Mux0~4 (
// Equation(s):
// \inst|MUX_2|Mux0~4_combout  = ( \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [3] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [3]) # (\inst|MUX_4|s_selected_vector~0_combout ) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [3] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [3]) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [3]))) # 
// (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [3])) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [3]))) # (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [3])) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [3]),
	.datab(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datac(!\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [3]),
	.datad(!\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [3]),
	.datae(!\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [3]),
	.dataf(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux0~4 .extended_lut = "off";
defparam \inst|MUX_2|Mux0~4 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \inst|MUX_2|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y38_N5
dffeas \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_0~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y38_N29
dffeas \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_2~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y37_N28
dffeas \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_3~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y37_N1
dffeas \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_1~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N0
cyclonev_lcell_comb \inst|MUX_2|Mux0~1 (
// Equation(s):
// \inst|MUX_2|Mux0~1_combout  = ( \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout ) # (\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3]) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (\inst|MUX_4|s_selected_vector~0_combout  & \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3]) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3])) # 
// (\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]))) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3])) # (\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]))) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3]),
	.datab(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datac(!\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]),
	.datad(!\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3]),
	.datae(!\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3]),
	.dataf(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux0~1 .extended_lut = "off";
defparam \inst|MUX_2|Mux0~1 .lut_mask = 64'h474747470033CCFF;
defparam \inst|MUX_2|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N24
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y39_N25
dffeas \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_7~combout ),
	.d(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N54
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y38_N56
dffeas \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_6~combout ),
	.d(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N16
dffeas \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_4~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N26
dffeas \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_5~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N6
cyclonev_lcell_comb \inst|MUX_2|Mux0~2 (
// Equation(s):
// \inst|MUX_2|Mux0~2_combout  = ( \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout ) # (\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3]) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3] & \inst|MUX_4|s_selected_vector~0_combout ) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]))) # 
// (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3])) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]))) # (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3])) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3]),
	.datab(!\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3]),
	.datac(!\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]),
	.datad(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datae(!\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3]),
	.dataf(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux0~2 .extended_lut = "off";
defparam \inst|MUX_2|Mux0~2 .lut_mask = 64'h0F330F330055FF55;
defparam \inst|MUX_2|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y37_N36
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y37_N37
dffeas \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_9~combout ),
	.d(\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N42
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N43
dffeas \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_8~combout ),
	.d(\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y38_N32
dffeas \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_10~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y39_N35
dffeas \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_11~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N33
cyclonev_lcell_comb \inst|MUX_2|Mux0~3 (
// Equation(s):
// \inst|MUX_2|Mux0~3_combout  = ( \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [3] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (\inst|MUX_4|s_selected_vector~0_combout ) # (\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [3]) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [3] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [3] & !\inst|MUX_4|s_selected_vector~0_combout ) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [3])) # 
// (\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [3]))) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [3])) # (\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [3]))) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [3]),
	.datab(!\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [3]),
	.datac(!\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [3]),
	.datad(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datae(!\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [3]),
	.dataf(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux0~3 .extended_lut = "off";
defparam \inst|MUX_2|Mux0~3 .lut_mask = 64'h330F330F550055FF;
defparam \inst|MUX_2|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N18
cyclonev_lcell_comb \inst|MUX_2|Mux0~5 (
// Equation(s):
// \inst|MUX_2|Mux0~5_combout  = ( \inst|MUX_2|Mux0~2_combout  & ( \inst|MUX_2|Mux0~3_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & (((\inst|MUX_4|s_selected_vector~1_combout ) # (\inst|MUX_2|Mux0~1_combout )))) # 
// (\inst|MUX_4|s_selected_vector~3_combout  & (((!\inst|MUX_4|s_selected_vector~1_combout )) # (\inst|MUX_2|Mux0~4_combout ))) ) ) ) # ( !\inst|MUX_2|Mux0~2_combout  & ( \inst|MUX_2|Mux0~3_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & 
// (((\inst|MUX_2|Mux0~1_combout  & !\inst|MUX_4|s_selected_vector~1_combout )))) # (\inst|MUX_4|s_selected_vector~3_combout  & (((!\inst|MUX_4|s_selected_vector~1_combout )) # (\inst|MUX_2|Mux0~4_combout ))) ) ) ) # ( \inst|MUX_2|Mux0~2_combout  & ( 
// !\inst|MUX_2|Mux0~3_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & (((\inst|MUX_4|s_selected_vector~1_combout ) # (\inst|MUX_2|Mux0~1_combout )))) # (\inst|MUX_4|s_selected_vector~3_combout  & (\inst|MUX_2|Mux0~4_combout  & 
// ((\inst|MUX_4|s_selected_vector~1_combout )))) ) ) ) # ( !\inst|MUX_2|Mux0~2_combout  & ( !\inst|MUX_2|Mux0~3_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & (((\inst|MUX_2|Mux0~1_combout  & !\inst|MUX_4|s_selected_vector~1_combout )))) # 
// (\inst|MUX_4|s_selected_vector~3_combout  & (\inst|MUX_2|Mux0~4_combout  & ((\inst|MUX_4|s_selected_vector~1_combout )))) ) ) )

	.dataa(!\inst|MUX_2|Mux0~4_combout ),
	.datab(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datac(!\inst|MUX_2|Mux0~1_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datae(!\inst|MUX_2|Mux0~2_combout ),
	.dataf(!\inst|MUX_2|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux0~5 .extended_lut = "off";
defparam \inst|MUX_2|Mux0~5 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \inst|MUX_2|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N57
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_43|Result~1 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_43|Result~1_combout  = ( !\inst|RegFile|MUX_1|Mux0~combout  & ( \inst|PrCount|ROM_1|WideOr3~11_combout  ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr3~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_43|Result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_43|Result~1 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_43|Result~1 .lut_mask = 64'h5555555500000000;
defparam \inst|MyALU_1|ALU_1|GATE_43|Result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y36_N8
dffeas \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_0~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y36_N48
cyclonev_lcell_comb \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3]~feeder (
// Equation(s):
// \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3]~feeder_combout  = ( \inst|MUX_1|s_selected_vector~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_1|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3]~feeder .extended_lut = "off";
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y36_N50
dffeas \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_1~combout ),
	.d(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N36
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux0~0 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux0~0_combout  = ( \inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3] ) ) # ( !\inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg 
// [3] ) )

	.dataa(gnd),
	.datab(!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3]),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux0~0 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux0~0 .lut_mask = 64'hCCCCCCCCFF00FF00;
defparam \inst|RegFile|MUX_2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y36_N0
cyclonev_lcell_comb \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3]~feeder (
// Equation(s):
// \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3]~feeder_combout  = \inst|MUX_1|s_selected_vector~3_combout 

	.dataa(!\inst|MUX_1|s_selected_vector~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3]~feeder .extended_lut = "off";
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y36_N2
dffeas \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_3~combout ),
	.d(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N9
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux0~1 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux0~1_combout  = ( \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3] & ( (!\inst|PrCount|ROM_1|WideOr10~13_combout  & !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]) ) ) # ( 
// !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3] & ( (!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]) # (\inst|PrCount|ROM_1|WideOr10~13_combout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux0~1 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux0~1 .lut_mask = 64'hFF55FF55AA00AA00;
defparam \inst|RegFile|MUX_2|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N42
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux0~2 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux0~2_combout  = ( \inst|RegFile|MUX_2|Mux0~1_combout  & ( (\inst|RegFile|MUX_2|Mux0~0_combout ) # (\inst|PrCount|ROM_1|WideOr9~12_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux0~1_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~12_combout  & 
// \inst|RegFile|MUX_2|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datad(!\inst|RegFile|MUX_2|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux0~2 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux0~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \inst|RegFile|MUX_2|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y36_N5
dffeas \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_5~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y35_N28
dffeas \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_4~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N27
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux0~3 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux0~3_combout  = (!\inst|PrCount|ROM_1|WideOr10~13_combout  & ((!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]))) # (\inst|PrCount|ROM_1|WideOr10~13_combout  & (!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3]))

	.dataa(!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3]),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datad(!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux0~3 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux0~3 .lut_mask = 64'hFA0AFA0AFA0AFA0A;
defparam \inst|RegFile|MUX_2|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y36_N47
dffeas \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_6~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y37_N23
dffeas \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_7~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N45
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux0~4 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux0~4_combout  = ( \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3] & ( (!\inst|PrCount|ROM_1|WideOr10~13_combout  & !\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3]) ) ) # ( 
// !\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3] & ( (!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3]) # (\inst|PrCount|ROM_1|WideOr10~13_combout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3]),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux0~4 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux0~4 .lut_mask = 64'hFF55FF55AA00AA00;
defparam \inst|RegFile|MUX_2|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N12
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux0~5 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux0~5_combout  = ( \inst|RegFile|MUX_2|Mux0~4_combout  & ( (\inst|RegFile|MUX_2|Mux0~3_combout ) # (\inst|PrCount|ROM_1|WideOr9~12_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux0~4_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~12_combout  & 
// \inst|RegFile|MUX_2|Mux0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datad(!\inst|RegFile|MUX_2|Mux0~3_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux0~5 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux0~5 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \inst|RegFile|MUX_2|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N33
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux0 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux0~combout  = ( \inst|RegFile|MUX_2|Mux0~5_combout  & ( (!\inst|RegFile|MUX_2|Mux0~2_combout  & !\inst|PrCount|ROM_1|WideOr8~12_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux0~5_combout  & ( (!\inst|RegFile|MUX_2|Mux0~2_combout ) # 
// (\inst|PrCount|ROM_1|WideOr8~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MUX_2|Mux0~2_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr8~12_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux0 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux0 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|RegFile|MUX_2|Mux0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N57
cyclonev_lcell_comb \inst|MUX_2|Mux0~6 (
// Equation(s):
// \inst|MUX_2|Mux0~6_combout  = ( \inst|Decode_Logic|GATE_1|Result~0_combout  & ( (!\inst|Decode_Logic|GATE_4|Result~0_combout  & (\inst|PrCount|ROM_1|WideOr7~1_combout )) # (\inst|Decode_Logic|GATE_4|Result~0_combout  & ((\inst|RegFile|MUX_2|Mux0~combout 
// ))) ) ) # ( !\inst|Decode_Logic|GATE_1|Result~0_combout  & ( (!\inst|Decode_Logic|GATE_4|Result~0_combout  & \inst|RegFile|MUX_2|Mux0~combout ) ) )

	.dataa(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr7~1_combout ),
	.datad(!\inst|RegFile|MUX_2|Mux0~combout ),
	.datae(gnd),
	.dataf(!\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux0~6 .extended_lut = "off";
defparam \inst|MUX_2|Mux0~6 .lut_mask = 64'h00AA00AA0A5F0A5F;
defparam \inst|MUX_2|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N45
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_29|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_29|Result~0_combout  = ( \inst|RegFile|MUX_2|Mux0~combout  & ( (\inst|RegFile|MUX_1|Mux0~combout  & ((!\inst|PrCount|ROM_1|WideOr1~7_combout ) # (!\inst|PrCount|ROM_1|WideOr5~1_combout ))) ) ) # ( !\inst|RegFile|MUX_2|Mux0~combout 
//  & ( (\inst|RegFile|MUX_1|Mux0~combout  & ((!\inst|PrCount|ROM_1|WideOr5~1_combout ) # (!\inst|PrCount|ROM_1|WideOr0~16_combout ))) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datab(!\inst|RegFile|MUX_1|Mux0~combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_29|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_29|Result~0 .lut_mask = 64'h3330333032323232;
defparam \inst|MyALU_1|ALU_1|GATE_29|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N9
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_43|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_43|Result~0_combout  = ( !\inst|RegFile|MUX_1|Mux0~combout  & ( \inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_43|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_43|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_43|Result~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst|MyALU_1|ALU_1|GATE_43|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N6
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_44|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_44|Result~0_combout  = ( \inst|MyALU_1|ALU_1|GATE_43|Result~0_combout  & ( \inst|MUX_2|Mux0~5_combout  & ( (!\inst|MUX_2|Mux0~0_combout  & (!\inst|MyALU_1|ALU_1|GATE_43|Result~1_combout  & (!\inst|MUX_2|Mux0~6_combout  & 
// !\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout ))) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_43|Result~0_combout  & ( \inst|MUX_2|Mux0~5_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout  & (((!\inst|MyALU_1|ALU_1|GATE_43|Result~1_combout ) # 
// (\inst|MUX_2|Mux0~6_combout )) # (\inst|MUX_2|Mux0~0_combout ))) ) ) ) # ( \inst|MyALU_1|ALU_1|GATE_43|Result~0_combout  & ( !\inst|MUX_2|Mux0~5_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_43|Result~1_combout  & (!\inst|MUX_2|Mux0~6_combout  & 
// !\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout )) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_43|Result~0_combout  & ( !\inst|MUX_2|Mux0~5_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout  & ((!\inst|MyALU_1|ALU_1|GATE_43|Result~1_combout ) # 
// (\inst|MUX_2|Mux0~6_combout ))) ) ) )

	.dataa(!\inst|MUX_2|Mux0~0_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_43|Result~1_combout ),
	.datac(!\inst|MUX_2|Mux0~6_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout ),
	.datae(!\inst|MyALU_1|ALU_1|GATE_43|Result~0_combout ),
	.dataf(!\inst|MUX_2|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_44|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_44|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_44|Result~0 .lut_mask = 64'hCF00C000DF008000;
defparam \inst|MyALU_1|ALU_1|GATE_44|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N12
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_17|Result~2 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_17|Result~2_combout  = ( \inst|MUX_2|Mux1~4_combout  & ( (!\inst|MUX_2|Mux0~0_combout  & ((!\inst|MUX_2|Mux1~5_combout  & ((\inst|MyALU_1|ALU_1|GATE_17|Result~1_combout ))) # (\inst|MUX_2|Mux1~5_combout  & 
// (\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout )))) # (\inst|MUX_2|Mux0~0_combout  & (((\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout )))) ) ) # ( !\inst|MUX_2|Mux1~4_combout  & ( (!\inst|MUX_2|Mux1~5_combout  & 
// ((\inst|MyALU_1|ALU_1|GATE_17|Result~1_combout ))) # (\inst|MUX_2|Mux1~5_combout  & (\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout )) ) )

	.dataa(!\inst|MUX_2|Mux0~0_combout ),
	.datab(!\inst|MUX_2|Mux1~5_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_17|Result~0_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_17|Result~1_combout ),
	.datae(gnd),
	.dataf(!\inst|MUX_2|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_17|Result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_17|Result~2 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_17|Result~2 .lut_mask = 64'h03CF03CF078F078F;
defparam \inst|MyALU_1|ALU_1|GATE_17|Result~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N48
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_38|Result~1 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_38|Result~1_combout  = ( \inst|MyALU_1|ALU_1|GATE_20|Result~2_combout  & ( \inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & (\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout  & 
// !\inst|MyALU_1|ALU_1|GATE_17|Result~2_combout )) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout  & ( \inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & !\inst|MyALU_1|ALU_1|GATE_17|Result~2_combout 
// ) ) ) ) # ( \inst|MyALU_1|ALU_1|GATE_20|Result~2_combout  & ( !\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & (\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout  & 
// !\inst|MyALU_1|ALU_1|GATE_17|Result~2_combout )) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout  & ( !\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & 
// (!\inst|MyALU_1|ALU_1|GATE_17|Result~2_combout  & ((\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ) # (\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout )))) ) ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ),
	.datab(!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_17|Result~2_combout ),
	.datae(!\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout ),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_38|Result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~1 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~1 .lut_mask = 64'h4C000C00CC000C00;
defparam \inst|MyALU_1|ALU_1|GATE_38|Result~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N6
cyclonev_lcell_comb \inst|MUX_1|s_selected_vector~3 (
// Equation(s):
// \inst|MUX_1|s_selected_vector~3_combout  = ( !\inst|Decode_Logic|GATE_3|Result~combout  & ( (((\inst|MUX_2|Mux0~5_combout  & (\inst|MUX_2|Mux0~0_combout ))) # (\inst|MUX_2|Mux0~6_combout )) ) ) # ( \inst|Decode_Logic|GATE_3|Result~combout  & ( 
// (!\inst|MyALU_1|ALU_1|GATE_44|Result~0_combout  $ (((!\inst|MyALU_1|ALU_1|GATE_38|Result~2_combout  & ((!\inst|MyALU_1|ALU_1|GATE_38|Result~1_combout )))))) ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_38|Result~2_combout ),
	.datab(!\inst|MUX_2|Mux0~5_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_44|Result~0_combout ),
	.datad(!\inst|MUX_2|Mux0~0_combout ),
	.datae(!\inst|Decode_Logic|GATE_3|Result~combout ),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_38|Result~1_combout ),
	.datag(!\inst|MUX_2|Mux0~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_1|s_selected_vector~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_1|s_selected_vector~3 .extended_lut = "on";
defparam \inst|MUX_1|s_selected_vector~3 .lut_mask = 64'h0F3F5A5A0F3FF0F0;
defparam \inst|MUX_1|s_selected_vector~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y36_N11
dffeas \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[3] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_2~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[3] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y36_N6
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux0~1 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux0~1_combout  = ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3] & ( \inst|PrCount|ROM_1|WideOr6~11_combout  ) ) # ( \inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & 
// ( !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3] ) ) ) # ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [3]),
	.datae(!\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [3]),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux0~1 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux0~1 .lut_mask = 64'hFF00FF00FFFF0000;
defparam \inst|RegFile|MUX_1|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y36_N30
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux0~0 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux0~0_combout  = ( \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3] & ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3] ) ) ) # ( 
// !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3] & ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3] ) ) ) # ( !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3] & ( 
// !\inst|PrCount|ROM_1|WideOr6~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [3]),
	.datad(gnd),
	.datae(!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [3]),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux0~0 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux0~0 .lut_mask = 64'hFFFF0000F0F0F0F0;
defparam \inst|RegFile|MUX_1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N51
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux0~2 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux0~2_combout  = ( \inst|RegFile|MUX_1|Mux0~1_combout  & ( \inst|RegFile|MUX_1|Mux0~0_combout  ) ) # ( !\inst|RegFile|MUX_1|Mux0~1_combout  & ( \inst|RegFile|MUX_1|Mux0~0_combout  & ( !\inst|PrCount|ROM_1|WideOr5~10_combout  ) ) ) # ( 
// \inst|RegFile|MUX_1|Mux0~1_combout  & ( !\inst|RegFile|MUX_1|Mux0~0_combout  & ( \inst|PrCount|ROM_1|WideOr5~10_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datae(!\inst|RegFile|MUX_1|Mux0~1_combout ),
	.dataf(!\inst|RegFile|MUX_1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux0~2 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux0~2 .lut_mask = 64'h000000FFFF00FFFF;
defparam \inst|RegFile|MUX_1|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N3
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux0~4 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux0~4_combout  = ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3] ) ) ) # ( \inst|PrCount|ROM_1|WideOr6~11_combout  
// & ( !\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3] ) ) # ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3] & ( !\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [3]),
	.datad(gnd),
	.datae(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.dataf(!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux0~4 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux0~4 .lut_mask = 64'hF0F0FFFFF0F00000;
defparam \inst|RegFile|MUX_1|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N12
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux0~3 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux0~3_combout  = ( \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3] & ( (!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3] & !\inst|PrCount|ROM_1|WideOr6~11_combout ) ) ) # ( 
// !\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3] & ( (!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]) # (\inst|PrCount|ROM_1|WideOr6~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [3]),
	.datad(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux0~3 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux0~3 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|RegFile|MUX_1|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N18
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux0~5 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux0~5_combout  = ( \inst|RegFile|MUX_1|Mux0~3_combout  & ( (!\inst|PrCount|ROM_1|WideOr5~10_combout ) # (\inst|RegFile|MUX_1|Mux0~4_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux0~3_combout  & ( (\inst|PrCount|ROM_1|WideOr5~10_combout  & 
// \inst|RegFile|MUX_1|Mux0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datad(!\inst|RegFile|MUX_1|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux0~5 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux0~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst|RegFile|MUX_1|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N27
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux0 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux0~combout  = ( \inst|RegFile|MUX_1|Mux0~5_combout  & ( (!\inst|RegFile|MUX_1|Mux0~2_combout  & !\inst|PrCount|ROM_1|WideOr4~8_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux0~5_combout  & ( (!\inst|RegFile|MUX_1|Mux0~2_combout ) # 
// (\inst|PrCount|ROM_1|WideOr4~8_combout ) ) )

	.dataa(!\inst|RegFile|MUX_1|Mux0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux0 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux0 .lut_mask = 64'hAAFFAAFFAA00AA00;
defparam \inst|RegFile|MUX_1|Mux0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N24
cyclonev_lcell_comb \inst|MUX_4|s_selected_vector~3 (
// Equation(s):
// \inst|MUX_4|s_selected_vector~3_combout  = ( \inst|RegFile|MUX_2|Mux0~combout  & ( (!\inst|Decode_Logic|GATE_1|Result~0_combout ) # (\inst|RegFile|MUX_1|Mux0~combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux0~combout  & ( 
// (\inst|Decode_Logic|GATE_1|Result~0_combout  & \inst|RegFile|MUX_1|Mux0~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.datad(!\inst|RegFile|MUX_1|Mux0~combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_4|s_selected_vector~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_4|s_selected_vector~3 .extended_lut = "off";
defparam \inst|MUX_4|s_selected_vector~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst|MUX_4|s_selected_vector~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y37_N16
dffeas \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_13~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N12
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1]~feeder_combout  = \inst|MUX_1|s_selected_vector~1_combout 

	.dataa(!\inst|MUX_1|s_selected_vector~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y39_N14
dffeas \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_12~combout ),
	.d(\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y38_N52
dffeas \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_14~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y37_N38
dffeas \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_15~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N36
cyclonev_lcell_comb \inst|MUX_2|Mux2~3 (
// Equation(s):
// \inst|MUX_2|Mux2~3_combout  = ( \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [1] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [1]) # (\inst|MUX_4|s_selected_vector~0_combout ) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [1] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [1]) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [1] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [1])) # 
// (\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [1]))) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [1] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [1])) # (\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [1]))) ) ) )

	.dataa(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datab(!\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [1]),
	.datac(!\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [1]),
	.datad(!\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [1]),
	.datae(!\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [1]),
	.dataf(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux2~3 .extended_lut = "off";
defparam \inst|MUX_2|Mux2~3 .lut_mask = 64'h0A5F0A5F22227777;
defparam \inst|MUX_2|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y37_N48
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1]~feeder_combout  = \inst|MUX_1|s_selected_vector~1_combout 

	.dataa(gnd),
	.datab(!\inst|MUX_1|s_selected_vector~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y37_N50
dffeas \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_7~combout ),
	.d(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N50
dffeas \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_5~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N40
dffeas \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_4~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N36
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1]~feeder_combout  = \inst|MUX_1|s_selected_vector~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|MUX_1|s_selected_vector~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y38_N37
dffeas \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_6~combout ),
	.d(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N27
cyclonev_lcell_comb \inst|MUX_2|Mux2~1 (
// Equation(s):
// \inst|MUX_2|Mux2~1_combout  = ( \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]))) # 
// (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1])) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1] & ( \inst|MUX_4|s_selected_vector~2_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]))) # (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1])) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( (\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1]) # (\inst|MUX_4|s_selected_vector~0_combout ) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1] & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( (!\inst|MUX_4|s_selected_vector~0_combout  & \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1]) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1]),
	.datab(!\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]),
	.datac(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datad(!\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1]),
	.datae(!\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1]),
	.dataf(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux2~1 .extended_lut = "off";
defparam \inst|MUX_2|Mux2~1 .lut_mask = 64'h00F00FFF35353535;
defparam \inst|MUX_2|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y38_N56
dffeas \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_0~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y37_N11
dffeas \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_3~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y38_N50
dffeas \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_2~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y37_N56
dffeas \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_1~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y37_N54
cyclonev_lcell_comb \inst|MUX_2|Mux2~0 (
// Equation(s):
// \inst|MUX_2|Mux2~0_combout  = ( \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1] & ( \inst|MUX_4|s_selected_vector~0_combout  & ( (!\inst|MUX_4|s_selected_vector~2_combout  & ((\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]))) # 
// (\inst|MUX_4|s_selected_vector~2_combout  & (\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1])) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1] & ( \inst|MUX_4|s_selected_vector~0_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~2_combout  & ((\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]))) # (\inst|MUX_4|s_selected_vector~2_combout  & (\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1])) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1] & ( !\inst|MUX_4|s_selected_vector~0_combout  & ( (\inst|MUX_4|s_selected_vector~2_combout ) # (\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1]) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1] & ( !\inst|MUX_4|s_selected_vector~0_combout  & ( (\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1] & !\inst|MUX_4|s_selected_vector~2_combout ) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1]),
	.datab(!\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1]),
	.datac(!\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]),
	.datad(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datae(!\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1]),
	.dataf(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux2~0 .extended_lut = "off";
defparam \inst|MUX_2|Mux2~0 .lut_mask = 64'h550055FF0F330F33;
defparam \inst|MUX_2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N58
dffeas \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_10~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y38_N31
dffeas \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_8~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y37_N2
dffeas \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_9~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y37_N59
dffeas \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_11~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y37_N48
cyclonev_lcell_comb \inst|MUX_2|Mux2~2 (
// Equation(s):
// \inst|MUX_2|Mux2~2_combout  = ( \inst|MUX_4|s_selected_vector~0_combout  & ( \inst|MUX_4|s_selected_vector~2_combout  & ( \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [1] ) ) ) # ( !\inst|MUX_4|s_selected_vector~0_combout  & ( 
// \inst|MUX_4|s_selected_vector~2_combout  & ( \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [1] ) ) ) # ( \inst|MUX_4|s_selected_vector~0_combout  & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( 
// \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [1] ) ) ) # ( !\inst|MUX_4|s_selected_vector~0_combout  & ( !\inst|MUX_4|s_selected_vector~2_combout  & ( \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [1] ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [1]),
	.datab(!\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [1]),
	.datac(!\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [1]),
	.datad(!\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [1]),
	.datae(!\inst|MUX_4|s_selected_vector~0_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux2~2 .extended_lut = "off";
defparam \inst|MUX_2|Mux2~2 .lut_mask = 64'h333355550F0F00FF;
defparam \inst|MUX_2|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N12
cyclonev_lcell_comb \inst|MUX_2|Mux2~4 (
// Equation(s):
// \inst|MUX_2|Mux2~4_combout  = ( \inst|MUX_2|Mux2~0_combout  & ( \inst|MUX_2|Mux2~2_combout  & ( (!\inst|MUX_4|s_selected_vector~1_combout ) # ((!\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|MUX_2|Mux2~1_combout ))) # 
// (\inst|MUX_4|s_selected_vector~3_combout  & (\inst|MUX_2|Mux2~3_combout ))) ) ) ) # ( !\inst|MUX_2|Mux2~0_combout  & ( \inst|MUX_2|Mux2~2_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & (\inst|MUX_4|s_selected_vector~1_combout  & 
// ((\inst|MUX_2|Mux2~1_combout )))) # (\inst|MUX_4|s_selected_vector~3_combout  & ((!\inst|MUX_4|s_selected_vector~1_combout ) # ((\inst|MUX_2|Mux2~3_combout )))) ) ) ) # ( \inst|MUX_2|Mux2~0_combout  & ( !\inst|MUX_2|Mux2~2_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~3_combout  & ((!\inst|MUX_4|s_selected_vector~1_combout ) # ((\inst|MUX_2|Mux2~1_combout )))) # (\inst|MUX_4|s_selected_vector~3_combout  & (\inst|MUX_4|s_selected_vector~1_combout  & (\inst|MUX_2|Mux2~3_combout ))) ) ) ) # 
// ( !\inst|MUX_2|Mux2~0_combout  & ( !\inst|MUX_2|Mux2~2_combout  & ( (\inst|MUX_4|s_selected_vector~1_combout  & ((!\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|MUX_2|Mux2~1_combout ))) # (\inst|MUX_4|s_selected_vector~3_combout  & 
// (\inst|MUX_2|Mux2~3_combout )))) ) ) )

	.dataa(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datab(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datac(!\inst|MUX_2|Mux2~3_combout ),
	.datad(!\inst|MUX_2|Mux2~1_combout ),
	.datae(!\inst|MUX_2|Mux2~0_combout ),
	.dataf(!\inst|MUX_2|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux2~4 .extended_lut = "off";
defparam \inst|MUX_2|Mux2~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \inst|MUX_2|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N0
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_54|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_54|Result~0_combout  = ( !\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout  & ( \inst|MUX_2|Mux2~4_combout  & ( (!\inst|MUX_2|Mux2~5_combout  & ((!\inst|MUX_2|Mux0~0_combout  & (!\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout )) # 
// (\inst|MUX_2|Mux0~0_combout  & ((!\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout ))))) # (\inst|MUX_2|Mux2~5_combout  & (((!\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout )))) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout  & ( 
// !\inst|MUX_2|Mux2~4_combout  & ( (!\inst|MUX_2|Mux2~5_combout  & (!\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout )) # (\inst|MUX_2|Mux2~5_combout  & ((!\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout ))) ) ) )

	.dataa(!\inst|MUX_2|Mux2~5_combout ),
	.datab(!\inst|MUX_2|Mux0~0_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout ),
	.datae(!\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ),
	.dataf(!\inst|MUX_2|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_54|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_54|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_54|Result~0 .lut_mask = 64'hF5A00000F7800000;
defparam \inst|MyALU_1|ALU_1|GATE_54|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N27
cyclonev_lcell_comb \inst|MUX_2|Mux2~6 (
// Equation(s):
// \inst|MUX_2|Mux2~6_combout  = ( \inst|MUX_2|Mux2~4_combout  & ( (!\inst|MUX_2|Mux2~5_combout  & !\inst|MUX_2|Mux0~0_combout ) ) ) # ( !\inst|MUX_2|Mux2~4_combout  & ( !\inst|MUX_2|Mux2~5_combout  ) )

	.dataa(!\inst|MUX_2|Mux2~5_combout ),
	.datab(gnd),
	.datac(!\inst|MUX_2|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|MUX_2|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux2~6 .extended_lut = "off";
defparam \inst|MUX_2|Mux2~6 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \inst|MUX_2|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N45
cyclonev_lcell_comb \inst|MUX_1|s_selected_vector~1 (
// Equation(s):
// \inst|MUX_1|s_selected_vector~1_combout  = ( \inst|MUX_2|Mux2~6_combout  & ( \inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (\inst|Decode_Logic|GATE_3|Result~combout  & (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  $ 
// (\inst|MyALU_1|ALU_1|GATE_54|Result~0_combout ))) ) ) ) # ( !\inst|MUX_2|Mux2~6_combout  & ( \inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (!\inst|Decode_Logic|GATE_3|Result~combout ) # (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  $ 
// (\inst|MyALU_1|ALU_1|GATE_54|Result~0_combout )) ) ) ) # ( \inst|MUX_2|Mux2~6_combout  & ( !\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (\inst|Decode_Logic|GATE_3|Result~combout  & (!\inst|MyALU_1|ALU_1|GATE_54|Result~0_combout  $ 
// (((!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ) # (\inst|Decode_Logic|DEMUX_1|Equal4~0_combout ))))) ) ) ) # ( !\inst|MUX_2|Mux2~6_combout  & ( !\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( (!\inst|Decode_Logic|GATE_3|Result~combout ) # 
// (!\inst|MyALU_1|ALU_1|GATE_54|Result~0_combout  $ (((!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ) # (\inst|Decode_Logic|DEMUX_1|Equal4~0_combout )))) ) ) )

	.dataa(!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ),
	.datac(!\inst|Decode_Logic|GATE_3|Result~combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_54|Result~0_combout ),
	.datae(!\inst|MUX_2|Mux2~6_combout ),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_1|s_selected_vector~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_1|s_selected_vector~1 .extended_lut = "off";
defparam \inst|MUX_1|s_selected_vector~1 .lut_mask = 64'hF2FD020DFAF50A05;
defparam \inst|MUX_1|s_selected_vector~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y36_N1
dffeas \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_2~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N45
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux2~1 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux2~1_combout  = ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1] ) ) # ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1] 
// ) )

	.dataa(!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [1]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux2~1 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux2~1 .lut_mask = 64'hAAAAAAAAFF00FF00;
defparam \inst|RegFile|MUX_1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N30
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux2~0 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux2~0_combout  = ( \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1] & !\inst|PrCount|ROM_1|WideOr6~11_combout ) ) ) # ( 
// !\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1]) # (\inst|PrCount|ROM_1|WideOr6~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [1]),
	.datad(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux2~0 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux2~0 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|RegFile|MUX_1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N48
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux2~2 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux2~2_combout  = ( \inst|RegFile|MUX_1|Mux2~0_combout  & ( (!\inst|PrCount|ROM_1|WideOr5~10_combout ) # (\inst|RegFile|MUX_1|Mux2~1_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux2~0_combout  & ( (\inst|RegFile|MUX_1|Mux2~1_combout  & 
// \inst|PrCount|ROM_1|WideOr5~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MUX_1|Mux2~1_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux2~2 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux2~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst|RegFile|MUX_1|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N15
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux2~3 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux2~3_combout  = ( \inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1] & ( (\inst|PrCount|ROM_1|WideOr6~11_combout  & !\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]) ) ) # ( 
// !\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|PrCount|ROM_1|WideOr6~11_combout ) # (!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datad(!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [1]),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux2~3 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux2~3 .lut_mask = 64'hFFF0FFF00F000F00;
defparam \inst|RegFile|MUX_1|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N24
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux2~4 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux2~4_combout  = ( \inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1] ) ) # ( !\inst|PrCount|ROM_1|WideOr6~11_combout  & ( !\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1] 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [1]),
	.datad(!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [1]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux2~4 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux2~4 .lut_mask = 64'hF0F0F0F0FF00FF00;
defparam \inst|RegFile|MUX_1|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N39
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux2~5 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux2~5_combout  = ( \inst|RegFile|MUX_1|Mux2~4_combout  & ( (\inst|PrCount|ROM_1|WideOr5~10_combout ) # (\inst|RegFile|MUX_1|Mux2~3_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux2~4_combout  & ( (\inst|RegFile|MUX_1|Mux2~3_combout  & 
// !\inst|PrCount|ROM_1|WideOr5~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MUX_1|Mux2~3_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux2~5 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux2~5 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst|RegFile|MUX_1|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N54
cyclonev_lcell_comb \inst|RegFile|MUX_1|Mux2 (
// Equation(s):
// \inst|RegFile|MUX_1|Mux2~combout  = ( \inst|RegFile|MUX_1|Mux2~5_combout  & ( (!\inst|RegFile|MUX_1|Mux2~2_combout  & !\inst|PrCount|ROM_1|WideOr4~8_combout ) ) ) # ( !\inst|RegFile|MUX_1|Mux2~5_combout  & ( (!\inst|RegFile|MUX_1|Mux2~2_combout ) # 
// (\inst|PrCount|ROM_1|WideOr4~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MUX_1|Mux2~2_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_1|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_1|Mux2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_1|Mux2 .extended_lut = "off";
defparam \inst|RegFile|MUX_1|Mux2 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|RegFile|MUX_1|Mux2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N15
cyclonev_lcell_comb \inst|MUX_4|s_selected_vector~0 (
// Equation(s):
// \inst|MUX_4|s_selected_vector~0_combout  = ( \inst|RegFile|MUX_2|Mux2~combout  & ( (!\inst|Decode_Logic|GATE_1|Result~0_combout ) # (\inst|RegFile|MUX_1|Mux2~combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux2~combout  & ( 
// (\inst|Decode_Logic|GATE_1|Result~0_combout  & \inst|RegFile|MUX_1|Mux2~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Decode_Logic|GATE_1|Result~0_combout ),
	.datad(!\inst|RegFile|MUX_1|Mux2~combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_4|s_selected_vector~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_4|s_selected_vector~0 .extended_lut = "off";
defparam \inst|MUX_4|s_selected_vector~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst|MUX_4|s_selected_vector~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N54
cyclonev_lcell_comb \inst|RAM_CPU|DEMUX_1|DemuxOut_10 (
// Equation(s):
// \inst|RAM_CPU|DEMUX_1|DemuxOut_10~combout  = LCELL(( \inst|MUX_4|s_selected_vector~3_combout  & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|Decode_Logic|GATE_4|Result~0_combout  & 
// (\inst|DEMUX_1|DemuxOut_1~0_combout  & !\inst|MUX_4|s_selected_vector~2_combout ))) ) ) ))

	.dataa(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datab(!\inst|Decode_Logic|GATE_4|Result~0_combout ),
	.datac(!\inst|DEMUX_1|DemuxOut_1~0_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datae(!\inst|MUX_4|s_selected_vector~3_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|DEMUX_1|DemuxOut_10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_10 .extended_lut = "off";
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_10 .lut_mask = 64'h0000010000000000;
defparam \inst|RAM_CPU|DEMUX_1|DemuxOut_10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N35
dffeas \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_10~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y38_N44
dffeas \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_2~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N15
cyclonev_lcell_comb \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0]~feeder (
// Equation(s):
// \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0]~feeder_combout  = \inst|MUX_1|s_selected_vector~2_combout 

	.dataa(gnd),
	.datab(!\inst|MUX_1|s_selected_vector~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0]~feeder .extended_lut = "off";
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y38_N16
dffeas \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_6~combout ),
	.d(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y38_N50
dffeas \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_14~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N48
cyclonev_lcell_comb \inst|MUX_2|Mux3~2 (
// Equation(s):
// \inst|MUX_2|Mux3~2_combout  = ( \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [0] & ( \inst|MUX_4|s_selected_vector~3_combout  & ( (\inst|MUX_4|s_selected_vector~1_combout ) # (\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [0]) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [0] & ( \inst|MUX_4|s_selected_vector~3_combout  & ( (\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [0] & !\inst|MUX_4|s_selected_vector~1_combout ) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [0] & ( !\inst|MUX_4|s_selected_vector~3_combout  & ( (!\inst|MUX_4|s_selected_vector~1_combout  & (\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0])) # 
// (\inst|MUX_4|s_selected_vector~1_combout  & ((\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]))) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [0] & ( !\inst|MUX_4|s_selected_vector~3_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~1_combout  & (\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0])) # (\inst|MUX_4|s_selected_vector~1_combout  & ((\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]))) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_11|REGISTER_FILE_1|s_state_reg [0]),
	.datab(!\inst|RAM_CPU|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0]),
	.datac(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datad(!\inst|RAM_CPU|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]),
	.datae(!\inst|RAM_CPU|MyTrigger_15|REGISTER_FILE_1|s_state_reg [0]),
	.dataf(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux3~2 .extended_lut = "off";
defparam \inst|MUX_2|Mux3~2 .lut_mask = 64'h303F303F50505F5F;
defparam \inst|MUX_2|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y38_N11
dffeas \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_0~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N14
dffeas \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_4~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N25
dffeas \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_12~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y38_N35
dffeas \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_8~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N54
cyclonev_lcell_comb \inst|MUX_2|Mux3~0 (
// Equation(s):
// \inst|MUX_2|Mux3~0_combout  = ( \inst|MUX_4|s_selected_vector~1_combout  & ( \inst|MUX_4|s_selected_vector~3_combout  & ( \inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [0] ) ) ) # ( !\inst|MUX_4|s_selected_vector~1_combout  & ( 
// \inst|MUX_4|s_selected_vector~3_combout  & ( \inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [0] ) ) ) # ( \inst|MUX_4|s_selected_vector~1_combout  & ( !\inst|MUX_4|s_selected_vector~3_combout  & ( 
// \inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0] ) ) ) # ( !\inst|MUX_4|s_selected_vector~1_combout  & ( !\inst|MUX_4|s_selected_vector~3_combout  & ( \inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0] ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0]),
	.datab(!\inst|RAM_CPU|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]),
	.datac(!\inst|RAM_CPU|MyTrigger_13|REGISTER_FILE_1|s_state_reg [0]),
	.datad(!\inst|RAM_CPU|MyTrigger_9|REGISTER_FILE_1|s_state_reg [0]),
	.datae(!\inst|MUX_4|s_selected_vector~1_combout ),
	.dataf(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux3~0 .extended_lut = "off";
defparam \inst|MUX_2|Mux3~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \inst|MUX_2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y37_N5
dffeas \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_9~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N28
dffeas \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_5~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y37_N22
dffeas \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_1~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y37_N20
dffeas \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_13~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y37_N18
cyclonev_lcell_comb \inst|MUX_2|Mux3~1 (
// Equation(s):
// \inst|MUX_2|Mux3~1_combout  = ( \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [0] & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|MUX_4|s_selected_vector~3_combout ) # (\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0]) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [0] & ( \inst|MUX_4|s_selected_vector~1_combout  & ( (\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0] & !\inst|MUX_4|s_selected_vector~3_combout ) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [0] & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( (!\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0]))) # 
// (\inst|MUX_4|s_selected_vector~3_combout  & (\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [0])) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [0] & ( !\inst|MUX_4|s_selected_vector~1_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~3_combout  & ((\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0]))) # (\inst|MUX_4|s_selected_vector~3_combout  & (\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [0])) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_10|REGISTER_FILE_1|s_state_reg [0]),
	.datab(!\inst|RAM_CPU|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0]),
	.datac(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datad(!\inst|RAM_CPU|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0]),
	.datae(!\inst|RAM_CPU|MyTrigger_14|REGISTER_FILE_1|s_state_reg [0]),
	.dataf(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux3~1 .extended_lut = "off";
defparam \inst|MUX_2|Mux3~1 .lut_mask = 64'h05F505F530303F3F;
defparam \inst|MUX_2|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y37_N46
dffeas \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_3~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y37_N20
dffeas \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_11~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y39_N52
dffeas \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_7~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N44
dffeas \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RAM_CPU|DEMUX_1|DemuxOut_15~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y37_N42
cyclonev_lcell_comb \inst|MUX_2|Mux3~3 (
// Equation(s):
// \inst|MUX_2|Mux3~3_combout  = ( \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [0] & ( \inst|MUX_4|s_selected_vector~3_combout  & ( (\inst|MUX_4|s_selected_vector~1_combout ) # (\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [0]) ) ) ) # ( 
// !\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [0] & ( \inst|MUX_4|s_selected_vector~3_combout  & ( (\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [0] & !\inst|MUX_4|s_selected_vector~1_combout ) ) ) ) # ( 
// \inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [0] & ( !\inst|MUX_4|s_selected_vector~3_combout  & ( (!\inst|MUX_4|s_selected_vector~1_combout  & (\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0])) # 
// (\inst|MUX_4|s_selected_vector~1_combout  & ((\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]))) ) ) ) # ( !\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [0] & ( !\inst|MUX_4|s_selected_vector~3_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~1_combout  & (\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0])) # (\inst|MUX_4|s_selected_vector~1_combout  & ((\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]))) ) ) )

	.dataa(!\inst|RAM_CPU|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0]),
	.datab(!\inst|RAM_CPU|MyTrigger_12|REGISTER_FILE_1|s_state_reg [0]),
	.datac(!\inst|MUX_4|s_selected_vector~1_combout ),
	.datad(!\inst|RAM_CPU|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]),
	.datae(!\inst|RAM_CPU|MyTrigger_16|REGISTER_FILE_1|s_state_reg [0]),
	.dataf(!\inst|MUX_4|s_selected_vector~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux3~3 .extended_lut = "off";
defparam \inst|MUX_2|Mux3~3 .lut_mask = 64'h505F505F30303F3F;
defparam \inst|MUX_2|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N42
cyclonev_lcell_comb \inst|MUX_2|Mux3~4 (
// Equation(s):
// \inst|MUX_2|Mux3~4_combout  = ( \inst|MUX_2|Mux3~1_combout  & ( \inst|MUX_2|Mux3~3_combout  & ( ((!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|MUX_2|Mux3~0_combout ))) # (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|MUX_2|Mux3~2_combout ))) # 
// (\inst|MUX_4|s_selected_vector~2_combout ) ) ) ) # ( !\inst|MUX_2|Mux3~1_combout  & ( \inst|MUX_2|Mux3~3_combout  & ( (!\inst|MUX_4|s_selected_vector~2_combout  & ((!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|MUX_2|Mux3~0_combout ))) # 
// (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|MUX_2|Mux3~2_combout )))) # (\inst|MUX_4|s_selected_vector~2_combout  & (((\inst|MUX_4|s_selected_vector~0_combout )))) ) ) ) # ( \inst|MUX_2|Mux3~1_combout  & ( !\inst|MUX_2|Mux3~3_combout  & ( 
// (!\inst|MUX_4|s_selected_vector~2_combout  & ((!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|MUX_2|Mux3~0_combout ))) # (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|MUX_2|Mux3~2_combout )))) # (\inst|MUX_4|s_selected_vector~2_combout  & 
// (((!\inst|MUX_4|s_selected_vector~0_combout )))) ) ) ) # ( !\inst|MUX_2|Mux3~1_combout  & ( !\inst|MUX_2|Mux3~3_combout  & ( (!\inst|MUX_4|s_selected_vector~2_combout  & ((!\inst|MUX_4|s_selected_vector~0_combout  & ((\inst|MUX_2|Mux3~0_combout ))) # 
// (\inst|MUX_4|s_selected_vector~0_combout  & (\inst|MUX_2|Mux3~2_combout )))) ) ) )

	.dataa(!\inst|MUX_2|Mux3~2_combout ),
	.datab(!\inst|MUX_4|s_selected_vector~2_combout ),
	.datac(!\inst|MUX_2|Mux3~0_combout ),
	.datad(!\inst|MUX_4|s_selected_vector~0_combout ),
	.datae(!\inst|MUX_2|Mux3~1_combout ),
	.dataf(!\inst|MUX_2|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux3~4 .extended_lut = "off";
defparam \inst|MUX_2|Mux3~4 .lut_mask = 64'h0C443F440C773F77;
defparam \inst|MUX_2|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N57
cyclonev_lcell_comb \inst|MUX_2|Mux3~6 (
// Equation(s):
// \inst|MUX_2|Mux3~6_combout  = ( \inst|MUX_2|Mux3~4_combout  & ( (!\inst|MUX_2|Mux0~0_combout  & !\inst|MUX_2|Mux3~5_combout ) ) ) # ( !\inst|MUX_2|Mux3~4_combout  & ( !\inst|MUX_2|Mux3~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|MUX_2|Mux0~0_combout ),
	.datad(!\inst|MUX_2|Mux3~5_combout ),
	.datae(gnd),
	.dataf(!\inst|MUX_2|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_2|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_2|Mux3~6 .extended_lut = "off";
defparam \inst|MUX_2|Mux3~6 .lut_mask = 64'hFF00FF00F000F000;
defparam \inst|MUX_2|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N24
cyclonev_lcell_comb \inst|MUX_1|s_selected_vector~2 (
// Equation(s):
// \inst|MUX_1|s_selected_vector~2_combout  = ( \inst|Decode_Logic|DEMUX_1|Equal6~0_combout  & ( \inst|MUX_2|Mux3~6_combout  & ( (\inst|Decode_Logic|GATE_3|Result~combout  & ((\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ) # 
// (\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout ))) ) ) ) # ( !\inst|Decode_Logic|DEMUX_1|Equal6~0_combout  & ( \inst|MUX_2|Mux3~6_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout  & (!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout  & 
// \inst|Decode_Logic|GATE_3|Result~combout )) ) ) ) # ( \inst|Decode_Logic|DEMUX_1|Equal6~0_combout  & ( !\inst|MUX_2|Mux3~6_combout  & ( ((!\inst|Decode_Logic|GATE_3|Result~combout ) # (\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout )) # 
// (\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ) ) ) ) # ( !\inst|Decode_Logic|DEMUX_1|Equal6~0_combout  & ( !\inst|MUX_2|Mux3~6_combout  & ( (!\inst|Decode_Logic|GATE_3|Result~combout ) # ((!\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout  & 
// !\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout )) ) ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ),
	.datad(!\inst|Decode_Logic|GATE_3|Result~combout ),
	.datae(!\inst|Decode_Logic|DEMUX_1|Equal6~0_combout ),
	.dataf(!\inst|MUX_2|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_1|s_selected_vector~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_1|s_selected_vector~2 .extended_lut = "off";
defparam \inst|MUX_1|s_selected_vector~2 .lut_mask = 64'hFFC0FF3F00A0005F;
defparam \inst|MUX_1|s_selected_vector~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N14
dffeas \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|RegFile|DEMUX_1|DemuxOut_1~combout ),
	.d(gnd),
	.asdata(\inst|MUX_1|s_selected_vector~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y36_N3
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux3~0 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux3~0_combout  = ( \inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0] & ( (!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0] & \inst|PrCount|ROM_1|WideOr10~13_combout ) ) ) # ( 
// !\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0] & ( (!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0]) # (!\inst|PrCount|ROM_1|WideOr10~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MyTrigger_2|REGISTER_FILE_1|s_state_reg [0]),
	.datad(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_1|REGISTER_FILE_1|s_state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux3~0 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux3~0 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|RegFile|MUX_2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N54
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux3~1 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux3~1_combout  = ( \inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0] & ( \inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0] ) ) ) # ( 
// !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0] & ( \inst|PrCount|ROM_1|WideOr10~13_combout  & ( !\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0] ) ) ) # ( !\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0] & ( 
// !\inst|PrCount|ROM_1|WideOr10~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_4|REGISTER_FILE_1|s_state_reg [0]),
	.datae(!\inst|RegFile|MyTrigger_3|REGISTER_FILE_1|s_state_reg [0]),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux3~1 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux3~1 .lut_mask = 64'hFFFF0000FF00FF00;
defparam \inst|RegFile|MUX_2|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N24
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux3~2 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux3~2_combout  = ( \inst|RegFile|MUX_2|Mux3~1_combout  & ( (\inst|RegFile|MUX_2|Mux3~0_combout ) # (\inst|PrCount|ROM_1|WideOr9~12_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux3~1_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~12_combout  & 
// \inst|RegFile|MUX_2|Mux3~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datac(gnd),
	.datad(!\inst|RegFile|MUX_2|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux3~2 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux3~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \inst|RegFile|MUX_2|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y36_N42
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux3~4 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux3~4_combout  = ( \inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0] & ( (!\inst|PrCount|ROM_1|WideOr10~13_combout  & !\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]) ) ) # ( 
// !\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0] & ( (!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]) # (\inst|PrCount|ROM_1|WideOr10~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datad(!\inst|RegFile|MyTrigger_7|REGISTER_FILE_1|s_state_reg [0]),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_8|REGISTER_FILE_1|s_state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux3~4 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux3~4 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \inst|RegFile|MUX_2|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N54
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux3~3 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux3~3_combout  = ( \inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0] & ( (!\inst|PrCount|ROM_1|WideOr10~13_combout  & !\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]) ) ) # ( 
// !\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0] & ( (!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]) # (\inst|PrCount|ROM_1|WideOr10~13_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datac(gnd),
	.datad(!\inst|RegFile|MyTrigger_5|REGISTER_FILE_1|s_state_reg [0]),
	.datae(gnd),
	.dataf(!\inst|RegFile|MyTrigger_6|REGISTER_FILE_1|s_state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux3~3 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux3~3 .lut_mask = 64'hFF33FF33CC00CC00;
defparam \inst|RegFile|MUX_2|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N39
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux3~5 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux3~5_combout  = ( \inst|RegFile|MUX_2|Mux3~3_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~12_combout ) # (\inst|RegFile|MUX_2|Mux3~4_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux3~3_combout  & ( (\inst|PrCount|ROM_1|WideOr9~12_combout  & 
// \inst|RegFile|MUX_2|Mux3~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datad(!\inst|RegFile|MUX_2|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux3~5 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux3~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst|RegFile|MUX_2|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N48
cyclonev_lcell_comb \inst|RegFile|MUX_2|Mux3 (
// Equation(s):
// \inst|RegFile|MUX_2|Mux3~combout  = ( \inst|RegFile|MUX_2|Mux3~5_combout  & ( (!\inst|RegFile|MUX_2|Mux3~2_combout  & !\inst|PrCount|ROM_1|WideOr8~12_combout ) ) ) # ( !\inst|RegFile|MUX_2|Mux3~5_combout  & ( (!\inst|RegFile|MUX_2|Mux3~2_combout ) # 
// (\inst|PrCount|ROM_1|WideOr8~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|RegFile|MUX_2|Mux3~2_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr8~12_combout ),
	.datae(gnd),
	.dataf(!\inst|RegFile|MUX_2|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|RegFile|MUX_2|Mux3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|RegFile|MUX_2|Mux3 .extended_lut = "off";
defparam \inst|RegFile|MUX_2|Mux3 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|RegFile|MUX_2|Mux3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N9
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_12|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_12|Result~0_combout  = ( \inst|RegFile|MUX_1|Mux3~combout  & ( \inst|PrCount|ROM_1|WideOr5~1_combout  & ( (!\inst|RegFile|MUX_2|Mux3~combout  & ((!\inst|PrCount|ROM_1|WideOr0~16_combout ))) # (\inst|RegFile|MUX_2|Mux3~combout  & 
// (!\inst|PrCount|ROM_1|WideOr1~7_combout )) ) ) ) # ( \inst|RegFile|MUX_1|Mux3~combout  & ( !\inst|PrCount|ROM_1|WideOr5~1_combout  ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datad(!\inst|RegFile|MUX_2|Mux3~combout ),
	.datae(!\inst|RegFile|MUX_1|Mux3~combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_12|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_12|Result~0 .lut_mask = 64'h0000FFFF0000F0CC;
defparam \inst|MyALU_1|ALU_1|GATE_12|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N18
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_39|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_39|Result~0_combout  = ( \inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( \inst|MyALU_1|ALU_1|GATE_20|Result~2_combout  & ( (\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & !\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout ) ) ) ) # ( 
// !\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( \inst|MyALU_1|ALU_1|GATE_20|Result~2_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & (!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout  & (!\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  $ 
// (\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout )))) # (\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & (((!\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout )))) ) ) ) # ( \inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( 
// !\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & (\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  & !\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout )) # (\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & 
// (!\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  & \inst|MyALU_1|ALU_1|GATE_30|Result~0_combout )) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout  & ( !\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout  & ( (!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout 
//  & (\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  & (!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout  $ (!\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout )))) # (\inst|Decode_Logic|DEMUX_1|Equal4~0_combout  & (((!\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout  & 
// \inst|MyALU_1|ALU_1|GATE_30|Result~0_combout )))) ) ) )

	.dataa(!\inst|Decode_Logic|DEMUX_1|Equal4~0_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_53|Result~0_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ),
	.datae(!\inst|MyALU_1|ALU_1|GATE_38|Result~0_combout ),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_20|Result~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_39|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_39|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_39|Result~0 .lut_mask = 64'h02580A50D0585050;
defparam \inst|MyALU_1|ALU_1|GATE_39|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N54
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_18|Result~0 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_18|Result~0_combout  = ( \inst|MUX_2|Mux3~6_combout  & ( !\inst|Decode_Logic|DEMUX_1|Equal6~0_combout  $ (((\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ) # (\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout ))) ) ) # ( 
// !\inst|MUX_2|Mux3~6_combout  & ( !\inst|Decode_Logic|DEMUX_1|Equal6~0_combout  $ (((\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ) # (\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ))) ) )

	.dataa(!\inst|Decode_Logic|DEMUX_1|Equal6~0_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_9|Result~1_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_9|Result~2_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ),
	.datae(gnd),
	.dataf(!\inst|MUX_2|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_18|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_18|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_18|Result~0 .lut_mask = 64'h99559955A555A555;
defparam \inst|MyALU_1|ALU_1|GATE_18|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N54
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_43|Result~2 (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_43|Result~2_combout  = ( \inst|MUX_2|Mux0~5_combout  & ( (!\inst|MUX_2|Mux0~6_combout  & ((!\inst|MUX_2|Mux0~0_combout  & (\inst|MyALU_1|ALU_1|GATE_43|Result~1_combout )) # (\inst|MUX_2|Mux0~0_combout  & 
// ((\inst|MyALU_1|ALU_1|GATE_43|Result~0_combout ))))) # (\inst|MUX_2|Mux0~6_combout  & (((\inst|MyALU_1|ALU_1|GATE_43|Result~0_combout )))) ) ) # ( !\inst|MUX_2|Mux0~5_combout  & ( (!\inst|MUX_2|Mux0~6_combout  & 
// (\inst|MyALU_1|ALU_1|GATE_43|Result~1_combout )) # (\inst|MUX_2|Mux0~6_combout  & ((\inst|MyALU_1|ALU_1|GATE_43|Result~0_combout ))) ) )

	.dataa(!\inst|MUX_2|Mux0~6_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_43|Result~1_combout ),
	.datac(!\inst|MUX_2|Mux0~0_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_43|Result~0_combout ),
	.datae(gnd),
	.dataf(!\inst|MUX_2|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_43|Result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_43|Result~2 .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_43|Result~2 .lut_mask = 64'h22772277207F207F;
defparam \inst|MyALU_1|ALU_1|GATE_43|Result~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N30
cyclonev_lcell_comb \inst|MyALU_1|GATE_11|Result~0 (
// Equation(s):
// \inst|MyALU_1|GATE_11|Result~0_combout  = ( \inst|MyALU_1|ALU_1|GATE_20|Result~0_combout  & ( \inst|MUX_2|Mux2~4_combout  & ( (\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout  & (!\inst|MUX_2|Mux0~0_combout  & (!\inst|MUX_2|Mux2~5_combout  & 
// !\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout ))) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout  & ( \inst|MUX_2|Mux2~4_combout  & ( (\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout  & (((!\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout ) # 
// (\inst|MUX_2|Mux2~5_combout )) # (\inst|MUX_2|Mux0~0_combout ))) ) ) ) # ( \inst|MyALU_1|ALU_1|GATE_20|Result~0_combout  & ( !\inst|MUX_2|Mux2~4_combout  & ( (\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout  & (!\inst|MUX_2|Mux2~5_combout  & 
// !\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout )) ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout  & ( !\inst|MUX_2|Mux2~4_combout  & ( (\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout  & ((!\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout ) # 
// (\inst|MUX_2|Mux2~5_combout ))) ) ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_12|Result~0_combout ),
	.datab(!\inst|MUX_2|Mux0~0_combout ),
	.datac(!\inst|MUX_2|Mux2~5_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_20|Result~1_combout ),
	.datae(!\inst|MyALU_1|ALU_1|GATE_20|Result~0_combout ),
	.dataf(!\inst|MUX_2|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|GATE_11|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|GATE_11|Result~0 .extended_lut = "off";
defparam \inst|MyALU_1|GATE_11|Result~0 .lut_mask = 64'h5505500055154000;
defparam \inst|MyALU_1|GATE_11|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y37_N42
cyclonev_lcell_comb \inst|MyALU_1|GATE_11|Result~1 (
// Equation(s):
// \inst|MyALU_1|GATE_11|Result~1_combout  = ( \inst|MyALU_1|ALU_1|GATE_43|Result~2_combout  & ( \inst|MyALU_1|GATE_11|Result~0_combout  & ( !\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout  ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_43|Result~2_combout  & ( 
// \inst|MyALU_1|GATE_11|Result~0_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout  & (!\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout  & \inst|MyALU_1|ALU_1|GATE_17|Result~2_combout )) ) ) ) # ( \inst|MyALU_1|ALU_1|GATE_43|Result~2_combout  & ( 
// !\inst|MyALU_1|GATE_11|Result~0_combout  & ( !\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout  ) ) ) # ( !\inst|MyALU_1|ALU_1|GATE_43|Result~2_combout  & ( !\inst|MyALU_1|GATE_11|Result~0_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout  & 
// (!\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout  & ((!\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ) # (\inst|MyALU_1|ALU_1|GATE_17|Result~2_combout )))) ) ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_6|Result~0_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_29|Result~0_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_30|Result~0_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_17|Result~2_combout ),
	.datae(!\inst|MyALU_1|ALU_1|GATE_43|Result~2_combout ),
	.dataf(!\inst|MyALU_1|GATE_11|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|GATE_11|Result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|GATE_11|Result~1 .extended_lut = "off";
defparam \inst|MyALU_1|GATE_11|Result~1 .lut_mask = 64'h8088CCCC0088CCCC;
defparam \inst|MyALU_1|GATE_11|Result~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N12
cyclonev_lcell_comb \inst|MyALU_1|GATE_11|Result~2 (
// Equation(s):
// \inst|MyALU_1|GATE_11|Result~2_combout  = ( \inst|MyALU_1|GATE_11|Result~1_combout  & ( \inst|MyALU_1|ALU_1|GATE_38|Result~1_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_39|Result~0_combout ) # ((!\inst|MyALU_1|ALU_1|GATE_44|Result~0_combout ) # 
// (\inst|MyALU_1|ALU_1|GATE_18|Result~0_combout )) ) ) ) # ( \inst|MyALU_1|GATE_11|Result~1_combout  & ( !\inst|MyALU_1|ALU_1|GATE_38|Result~1_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_39|Result~0_combout ) # ((!\inst|MyALU_1|ALU_1|GATE_44|Result~0_combout  $ 
// (!\inst|MyALU_1|ALU_1|GATE_38|Result~2_combout )) # (\inst|MyALU_1|ALU_1|GATE_18|Result~0_combout )) ) ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_39|Result~0_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_44|Result~0_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_18|Result~0_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_38|Result~2_combout ),
	.datae(!\inst|MyALU_1|GATE_11|Result~1_combout ),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_38|Result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|GATE_11|Result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|GATE_11|Result~2 .extended_lut = "off";
defparam \inst|MyALU_1|GATE_11|Result~2 .lut_mask = 64'h0000BFEF0000EFEF;
defparam \inst|MyALU_1|GATE_11|Result~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N13
dffeas \inst|FF|REGISTER_FILE_1|s_state_reg[0] (
	.clk(\inst|GATE_5|Result~combout ),
	.d(\inst|MyALU_1|GATE_11|Result~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|FF|REGISTER_FILE_1|s_state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|FF|REGISTER_FILE_1|s_state_reg[0] .is_wysiwyg = "true";
defparam \inst|FF|REGISTER_FILE_1|s_state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N45
cyclonev_lcell_comb \inst|MUX_3|Mux0~0 (
// Equation(s):
// \inst|MUX_3|Mux0~0_combout  = ( \inst|FF|REGISTER_FILE_1|s_state_reg [0] & ( \inst|FF|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|PrCount|ROM_1|WideOr5~1_combout ) # ((!\inst|PrCount|ROM_1|WideOr3~10_combout ) # (!\inst|PrCount|ROM_1|WideOr2~11_combout )) 
// ) ) ) # ( !\inst|FF|REGISTER_FILE_1|s_state_reg [0] & ( \inst|FF|REGISTER_FILE_1|s_state_reg [1] & ( (!\inst|PrCount|ROM_1|WideOr5~1_combout ) # (!\inst|PrCount|ROM_1|WideOr3~10_combout ) ) ) ) # ( \inst|FF|REGISTER_FILE_1|s_state_reg [0] & ( 
// !\inst|FF|REGISTER_FILE_1|s_state_reg [1] & ( (\inst|PrCount|ROM_1|WideOr5~1_combout  & ((\inst|PrCount|ROM_1|WideOr2~11_combout ) # (\inst|PrCount|ROM_1|WideOr3~10_combout ))) ) ) ) # ( !\inst|FF|REGISTER_FILE_1|s_state_reg [0] & ( 
// !\inst|FF|REGISTER_FILE_1|s_state_reg [1] & ( (\inst|PrCount|ROM_1|WideOr5~1_combout  & (\inst|PrCount|ROM_1|WideOr3~10_combout  & \inst|PrCount|ROM_1|WideOr2~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr3~10_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr2~11_combout ),
	.datae(!\inst|FF|REGISTER_FILE_1|s_state_reg [0]),
	.dataf(!\inst|FF|REGISTER_FILE_1|s_state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX_3|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX_3|Mux0~0 .extended_lut = "off";
defparam \inst|MUX_3|Mux0~0 .lut_mask = 64'h00030333FCFCFFFC;
defparam \inst|MUX_3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N57
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr1~9 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr1~9_combout  = ( \inst|PrCount|ROM_1|WideOr1~7_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr1~9 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr1~9 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|PrCount|ROM_1|WideOr1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N33
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~18 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~18_combout  = ( \inst|PrCount|ROM_1|WideOr0~16_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~18 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~18 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|PrCount|ROM_1|WideOr0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N0
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Add0~17 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Add0~17_sumout  = SUM(( \inst|PrCount|COUNTER_1|s_counter_value [0] ) + ( VCC ) + ( !VCC ))
// \inst|PrCount|COUNTER_1|Add0~18  = CARRY(( \inst|PrCount|COUNTER_1|s_counter_value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|PrCount|COUNTER_1|Add0~17_sumout ),
	.cout(\inst|PrCount|COUNTER_1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Add0~17 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \inst|PrCount|COUNTER_1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N3
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Add0~13 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Add0~13_sumout  = SUM(( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( 
// \inst|PrCount|COUNTER_1|s_counter_value [1] ) + ( \inst|PrCount|COUNTER_1|Add0~18  ))
// \inst|PrCount|COUNTER_1|Add0~14  = CARRY(( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( \inst|PrCount|COUNTER_1|s_counter_value 
// [1] ) + ( \inst|PrCount|COUNTER_1|Add0~18  ))

	.dataa(!\inst|MUX_3|Mux0~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr1~9_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datad(!\inst|PrCount|ROM_1|WideOr0~18_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datag(gnd),
	.cin(\inst|PrCount|COUNTER_1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|PrCount|COUNTER_1|Add0~13_sumout ),
	.cout(\inst|PrCount|COUNTER_1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Add0~13 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Add0~13 .lut_mask = 64'h0000FF0000000010;
defparam \inst|PrCount|COUNTER_1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N6
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Add0~9 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Add0~9_sumout  = SUM(( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( 
// \inst|PrCount|COUNTER_1|s_counter_value [2] ) + ( \inst|PrCount|COUNTER_1|Add0~14  ))
// \inst|PrCount|COUNTER_1|Add0~10  = CARRY(( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( \inst|PrCount|COUNTER_1|s_counter_value 
// [2] ) + ( \inst|PrCount|COUNTER_1|Add0~14  ))

	.dataa(!\inst|MUX_3|Mux0~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr1~9_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datad(!\inst|PrCount|ROM_1|WideOr0~18_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(\inst|PrCount|COUNTER_1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|PrCount|COUNTER_1|Add0~9_sumout ),
	.cout(\inst|PrCount|COUNTER_1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Add0~9 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Add0~9 .lut_mask = 64'h0000FF0000000010;
defparam \inst|PrCount|COUNTER_1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N39
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_next_counter_value[2]~3 (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_next_counter_value[2]~3_combout  = ( \inst|PrCount|COUNTER_1|Add0~9_sumout  & ( (!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & (!\inst|PrCount|COUNTER_1|Equal0~1_combout )) # 
// (\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & ((\inst|PrCount|ROM_1|WideOr8~12_combout ))) ) ) # ( !\inst|PrCount|COUNTER_1|Add0~9_sumout  & ( (\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & 
// \inst|PrCount|ROM_1|WideOr8~12_combout ) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ),
	.datab(!\inst|PrCount|COUNTER_1|Equal0~1_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr8~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_next_counter_value[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[2]~3 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[2]~3 .lut_mask = 64'h050505058D8D8D8D;
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N50
dffeas \inst|PrCount|COUNTER_1|s_counter_value[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PrCount|COUNTER_1|s_next_counter_value[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_counter_value[2] .is_wysiwyg = "true";
defparam \inst|PrCount|COUNTER_1|s_counter_value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N15
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~8_combout  = ( \inst|PrCount|ROM_1|WideOr0~7_combout  & ( (\inst|PrCount|ROM_1|WideOr0~7_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~7_combout  & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|ROM_1|WideOr0~7_combout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~8 .lut_mask = 64'h55FF55FF55005500;
defparam \inst|PrCount|ROM_1|WideOr10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N3
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~9 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~9_combout  = ( \inst|PrCount|ROM_1|WideOr0~7_combout  & ( (\inst|PrCount|ROM_1|WideOr1~2_combout  & \inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~7_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|ROM_1|WideOr1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~9 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~9 .lut_mask = 64'hFF0FFF0F000F000F;
defparam \inst|PrCount|ROM_1|WideOr10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N39
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~10 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~10_combout  = ( \inst|PrCount|ROM_1|WideOr10~9_combout  & ( (!\inst|PrCount|ROM_1|WideOr10~8_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr10~9_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr10~8_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr10~8_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~10 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~10 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|PrCount|ROM_1|WideOr10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N0
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~11 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~11_combout  = ( \inst|PrCount|ROM_1|WideOr10~10_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~11 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~11 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr10~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N48
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~1_combout  = ( \inst|PrCount|ROM_1|WideOr0~7_combout  & ( (!\inst|PrCount|ROM_1|WideOr0~6_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~7_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr0~6_combout  & \inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~1 .lut_mask = 64'h00CC00CCFFCCFFCC;
defparam \inst|PrCount|ROM_1|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N30
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~2_combout  = ( \inst|PrCount|ROM_1|WideOr0~6_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [2]) # (!\inst|PrCount|ROM_1|WideOr1~2_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~6_combout  & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [2] & !\inst|PrCount|ROM_1|WideOr1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datad(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~2 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \inst|PrCount|ROM_1|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N54
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~3_combout  = ( \inst|PrCount|ROM_1|WideOr10~2_combout  & ( (!\inst|PrCount|ROM_1|WideOr10~1_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr10~2_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr10~1_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr10~1_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~3 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|PrCount|ROM_1|WideOr10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N3
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~5_combout  = ( \inst|PrCount|ROM_1|WideOr0~9_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [0]) # (\inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~9_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [0] & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~5 .lut_mask = 64'hF000F000F0FFF0FF;
defparam \inst|PrCount|ROM_1|WideOr10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N27
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~4_combout  = ( \inst|PrCount|ROM_1|WideOr0~3_combout  & ( (!\inst|PrCount|ROM_1|WideOr0~7_combout  & \inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~3_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr0~7_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~4 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|PrCount|ROM_1|WideOr10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N6
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~6_combout  = ( \inst|PrCount|ROM_1|WideOr10~4_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [3] & !\inst|PrCount|ROM_1|WideOr10~5_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr10~4_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [3]) # (!\inst|PrCount|ROM_1|WideOr10~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datad(!\inst|PrCount|ROM_1|WideOr10~5_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~6 .lut_mask = 64'hFFF0FFF00F000F00;
defparam \inst|PrCount|ROM_1|WideOr10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N51
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~7_combout  = ( \inst|PrCount|ROM_1|WideOr10~6_combout  & ( (\inst|PrCount|ROM_1|WideOr10~3_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [4]) ) ) # ( !\inst|PrCount|ROM_1|WideOr10~6_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [4] & \inst|PrCount|ROM_1|WideOr10~3_combout ) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr10~3_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~7 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \inst|PrCount|ROM_1|WideOr10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N18
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~12 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~12_combout  = ( \inst|PrCount|ROM_1|WideOr10~7_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [5] & \inst|PrCount|ROM_1|WideOr10~11_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr10~7_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [5]) # (\inst|PrCount|ROM_1|WideOr10~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datad(!\inst|PrCount|ROM_1|WideOr10~11_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~12 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~12 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \inst|PrCount|ROM_1|WideOr10~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y36_N21
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr10~13 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr10~13_combout  = ( \inst|PrCount|ROM_1|WideOr10~12_combout  & ( \inst|PrCount|ROM_1|WideOr5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr10~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr10~13 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr10~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|PrCount|ROM_1|WideOr10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N54
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_next_counter_value[0]~5 (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_next_counter_value[0]~5_combout  = ( \inst|MUX_3|Mux0~0_combout  & ( (!\inst|Decode_Logic|GATE_2|Result~0_combout  & (((!\inst|PrCount|COUNTER_1|Equal0~1_combout  & \inst|PrCount|COUNTER_1|Add0~17_sumout )))) # 
// (\inst|Decode_Logic|GATE_2|Result~0_combout  & (\inst|PrCount|ROM_1|WideOr10~13_combout )) ) ) # ( !\inst|MUX_3|Mux0~0_combout  & ( (!\inst|PrCount|COUNTER_1|Equal0~1_combout  & \inst|PrCount|COUNTER_1|Add0~17_sumout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr10~13_combout ),
	.datab(!\inst|PrCount|COUNTER_1|Equal0~1_combout ),
	.datac(!\inst|PrCount|COUNTER_1|Add0~17_sumout ),
	.datad(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.datae(gnd),
	.dataf(!\inst|MUX_3|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_next_counter_value[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[0]~5 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[0]~5 .lut_mask = 64'h0C0C0C0C0C550C55;
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N6
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_counter_value[0]~feeder (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_counter_value[0]~feeder_combout  = ( \inst|PrCount|COUNTER_1|s_next_counter_value[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_next_counter_value[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_counter_value[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_counter_value[0]~feeder .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_counter_value[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PrCount|COUNTER_1|s_counter_value[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N8
dffeas \inst|PrCount|COUNTER_1|s_counter_value[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\inst|PrCount|COUNTER_1|s_counter_value[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_counter_value[0] .is_wysiwyg = "true";
defparam \inst|PrCount|COUNTER_1|s_counter_value[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N36
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~8_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [1] & ( (\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|COUNTER_1|s_counter_value [0]) ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [1] & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [0] & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~8 .lut_mask = 64'h3300330033FF33FF;
defparam \inst|PrCount|ROM_1|WideOr9~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N6
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~7_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [1] & ( \inst|PrCount|COUNTER_1|s_counter_value [2] ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [1] & ( (!\inst|PrCount|COUNTER_1|s_counter_value [0] & 
// \inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~7 .lut_mask = 64'h00CC00CC00FF00FF;
defparam \inst|PrCount|ROM_1|WideOr9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N21
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~9 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~9_combout  = ( \inst|PrCount|ROM_1|WideOr9~7_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~8_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr9~7_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr9~8_combout  & \inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr9~8_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~9 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~9 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \inst|PrCount|ROM_1|WideOr9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N30
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~10 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~10_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [4] & ( \inst|PrCount|ROM_1|WideOr9~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr9~9_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~10 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~10 .lut_mask = 64'h00FF00FF00000000;
defparam \inst|PrCount|ROM_1|WideOr9~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N18
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~3_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [0] & ( (!\inst|PrCount|ROM_1|WideOr1~2_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [2]) ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [0] & ( 
// (!\inst|PrCount|ROM_1|WideOr1~2_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~3 .lut_mask = 64'hF000F000F0FFF0FF;
defparam \inst|PrCount|ROM_1|WideOr9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N39
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~4_combout  = ( \inst|PrCount|ROM_1|WideOr0~6_combout  & ( \inst|PrCount|COUNTER_1|s_counter_value [2] ) ) # ( \inst|PrCount|ROM_1|WideOr0~6_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( 
// \inst|PrCount|ROM_1|WideOr0~6_combout  ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~6_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr0~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datad(gnd),
	.datae(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~4 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \inst|PrCount|ROM_1|WideOr9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N33
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~5_combout  = ( \inst|PrCount|ROM_1|WideOr9~4_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~3_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr9~4_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr9~3_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr9~3_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~5 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|PrCount|ROM_1|WideOr9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N21
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~1_combout  = ( \inst|PrCount|ROM_1|WideOr0~9_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [2]) # (!\inst|PrCount|ROM_1|WideOr1~2_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~9_combout  & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [2] & !\inst|PrCount|ROM_1|WideOr1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datad(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~1 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \inst|PrCount|ROM_1|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N6
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~2_combout  = ( \inst|PrCount|ROM_1|WideOr0~4_combout  & ( (!\inst|PrCount|ROM_1|WideOr9~1_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~4_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr9~1_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr9~1_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~2 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \inst|PrCount|ROM_1|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N57
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~6_combout  = ( \inst|PrCount|ROM_1|WideOr9~2_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [4]) # (\inst|PrCount|ROM_1|WideOr9~5_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr9~2_combout  & ( 
// (\inst|PrCount|ROM_1|WideOr9~5_combout  & \inst|PrCount|COUNTER_1|s_counter_value [4]) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr9~5_combout ),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~6 .lut_mask = 64'h05050505F5F5F5F5;
defparam \inst|PrCount|ROM_1|WideOr9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N12
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~11 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~11_combout  = ( \inst|PrCount|ROM_1|WideOr9~6_combout  & ( (\inst|PrCount|ROM_1|WideOr9~10_combout  & \inst|PrCount|COUNTER_1|s_counter_value [5]) ) ) # ( !\inst|PrCount|ROM_1|WideOr9~6_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [5]) # (\inst|PrCount|ROM_1|WideOr9~10_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr9~10_combout ),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~11 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~11 .lut_mask = 64'hFF33FF3300330033;
defparam \inst|PrCount|ROM_1|WideOr9~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N15
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr9~12 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr9~12_combout  = ( \inst|PrCount|ROM_1|WideOr9~11_combout  & ( \inst|PrCount|ROM_1|WideOr5~1_combout  ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr9~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr9~12 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr9~12 .lut_mask = 64'h0000000055555555;
defparam \inst|PrCount|ROM_1|WideOr9~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N45
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_next_counter_value[1]~4 (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_next_counter_value[1]~4_combout  = ( \inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & ( \inst|PrCount|ROM_1|WideOr9~12_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & ( 
// (!\inst|PrCount|COUNTER_1|Equal0~1_combout  & \inst|PrCount|COUNTER_1|Add0~13_sumout ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr9~12_combout ),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|Equal0~1_combout ),
	.datad(!\inst|PrCount|COUNTER_1|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_next_counter_value[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[1]~4 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[1]~4 .lut_mask = 64'h00F000F055555555;
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N32
dffeas \inst|PrCount|COUNTER_1|s_counter_value[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PrCount|COUNTER_1|s_next_counter_value[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_counter_value[1] .is_wysiwyg = "true";
defparam \inst|PrCount|COUNTER_1|s_counter_value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N48
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~2_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [0] & ( !\inst|PrCount|COUNTER_1|s_counter_value [1] ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~2 .lut_mask = 64'hCCCCCCCC00000000;
defparam \inst|PrCount|ROM_1|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N0
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr1~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr1~4_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr1~2_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr1~2_combout  & ( 
// !\inst|PrCount|ROM_1|WideOr0~2_combout  ) ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr1~2_combout  & ( !\inst|PrCount|ROM_1|WideOr0~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.datae(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.dataf(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr1~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr1~4 .lut_mask = 64'hFF000000FF00FFFF;
defparam \inst|PrCount|ROM_1|WideOr1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N9
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~7_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|COUNTER_1|s_counter_value [0] ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr0~6_combout  ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~7 .lut_mask = 64'h00FF00FF55555555;
defparam \inst|PrCount|ROM_1|WideOr6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N24
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~8_combout  = ( \inst|PrCount|ROM_1|WideOr6~7_combout  & ( (!\inst|PrCount|ROM_1|WideOr1~4_combout  & \inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr6~7_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr1~4_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr1~4_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~8 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|PrCount|ROM_1|WideOr6~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N33
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~9 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~9_combout  = ( \inst|PrCount|ROM_1|WideOr6~8_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~9 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~9 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N45
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~1_combout  = ( \inst|PrCount|ROM_1|WideOr0~9_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|ROM_1|WideOr0~7_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~9_combout  & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [2] & \inst|PrCount|ROM_1|WideOr0~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datad(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst|PrCount|ROM_1|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N24
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~2_combout  = ( \inst|PrCount|ROM_1|WideOr0~6_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|COUNTER_1|s_counter_value [0]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~6_combout  & ( 
// (\inst|PrCount|COUNTER_1|s_counter_value [0] & !\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~2 .lut_mask = 64'h3300330033FF33FF;
defparam \inst|PrCount|ROM_1|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N57
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~3_combout  = ( \inst|PrCount|ROM_1|WideOr6~2_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [3] & !\inst|PrCount|ROM_1|WideOr6~1_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr6~2_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr6~1_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr6~1_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~3 .lut_mask = 64'hFF55FF55AA00AA00;
defparam \inst|PrCount|ROM_1|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N24
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~4_combout  = ( \inst|PrCount|ROM_1|WideOr0~3_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [2] & \inst|PrCount|ROM_1|WideOr0~7_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~3_combout  & ( 
// (\inst|PrCount|ROM_1|WideOr0~7_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datad(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~4 .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \inst|PrCount|ROM_1|WideOr6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N15
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~5_combout  = ( !\inst|PrCount|ROM_1|WideOr9~1_combout  & ( \inst|PrCount|ROM_1|WideOr6~4_combout  & ( \inst|PrCount|COUNTER_1|s_counter_value [3] ) ) ) # ( \inst|PrCount|ROM_1|WideOr9~1_combout  & ( 
// !\inst|PrCount|ROM_1|WideOr6~4_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [3] ) ) ) # ( !\inst|PrCount|ROM_1|WideOr9~1_combout  & ( !\inst|PrCount|ROM_1|WideOr6~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(!\inst|PrCount|ROM_1|WideOr9~1_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~5 .lut_mask = 64'hFFFFFF0000FF0000;
defparam \inst|PrCount|ROM_1|WideOr6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N9
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~6_combout  = ( \inst|PrCount|ROM_1|WideOr6~5_combout  & ( (\inst|PrCount|ROM_1|WideOr6~3_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [4]) ) ) # ( !\inst|PrCount|ROM_1|WideOr6~5_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [4] & \inst|PrCount|ROM_1|WideOr6~3_combout ) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr6~3_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~6 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \inst|PrCount|ROM_1|WideOr6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N51
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~10 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~10_combout  = ( \inst|PrCount|ROM_1|WideOr6~6_combout  & ( (\inst|PrCount|ROM_1|WideOr6~9_combout  & \inst|PrCount|COUNTER_1|s_counter_value [5]) ) ) # ( !\inst|PrCount|ROM_1|WideOr6~6_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [5]) # (\inst|PrCount|ROM_1|WideOr6~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr6~9_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~10 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~10 .lut_mask = 64'hFF0FFF0F000F000F;
defparam \inst|PrCount|ROM_1|WideOr6~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N48
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr6~11 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr6~11_combout  = ( \inst|PrCount|ROM_1|WideOr6~10_combout  & ( \inst|PrCount|ROM_1|WideOr5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr6~11 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr6~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|PrCount|ROM_1|WideOr6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N9
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Add0~21 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Add0~21_sumout  = SUM(( \inst|PrCount|COUNTER_1|s_counter_value [3] ) + ( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & 
// \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( \inst|PrCount|COUNTER_1|Add0~10  ))
// \inst|PrCount|COUNTER_1|Add0~22  = CARRY(( \inst|PrCount|COUNTER_1|s_counter_value [3] ) + ( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & \inst|PrCount|ROM_1|WideOr0~18_combout 
// ))) ) + ( \inst|PrCount|COUNTER_1|Add0~10  ))

	.dataa(!\inst|MUX_3|Mux0~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr1~9_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~18_combout ),
	.datag(gnd),
	.cin(\inst|PrCount|COUNTER_1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|PrCount|COUNTER_1|Add0~21_sumout ),
	.cout(\inst|PrCount|COUNTER_1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Add0~21 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Add0~21 .lut_mask = 64'h0000FFEF000000FF;
defparam \inst|PrCount|COUNTER_1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N12
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Add0~25 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Add0~25_sumout  = SUM(( \inst|PrCount|COUNTER_1|s_counter_value [4] ) + ( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & 
// \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( \inst|PrCount|COUNTER_1|Add0~22  ))
// \inst|PrCount|COUNTER_1|Add0~26  = CARRY(( \inst|PrCount|COUNTER_1|s_counter_value [4] ) + ( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & \inst|PrCount|ROM_1|WideOr0~18_combout 
// ))) ) + ( \inst|PrCount|COUNTER_1|Add0~22  ))

	.dataa(!\inst|MUX_3|Mux0~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr1~9_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~18_combout ),
	.datag(gnd),
	.cin(\inst|PrCount|COUNTER_1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|PrCount|COUNTER_1|Add0~25_sumout ),
	.cout(\inst|PrCount|COUNTER_1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Add0~25 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Add0~25 .lut_mask = 64'h0000FFEF000000FF;
defparam \inst|PrCount|COUNTER_1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N21
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_next_counter_value[4]~7 (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_next_counter_value[4]~7_combout  = ( \inst|PrCount|COUNTER_1|Add0~25_sumout  & ( (!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & (!\inst|PrCount|COUNTER_1|Equal0~1_combout )) # 
// (\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & ((\inst|PrCount|ROM_1|WideOr6~11_combout ))) ) ) # ( !\inst|PrCount|COUNTER_1|Add0~25_sumout  & ( (\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & 
// \inst|PrCount|ROM_1|WideOr6~11_combout ) ) )

	.dataa(!\inst|PrCount|COUNTER_1|Equal0~1_combout ),
	.datab(!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr6~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_next_counter_value[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[4]~7 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[4]~7 .lut_mask = 64'h030303038B8B8B8B;
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N23
dffeas \inst|PrCount|COUNTER_1|s_counter_value[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\inst|PrCount|COUNTER_1|s_next_counter_value[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_counter_value[4] .is_wysiwyg = "true";
defparam \inst|PrCount|COUNTER_1|s_counter_value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N18
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr4~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr4~1_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( \inst|PrCount|ROM_1|WideOr0~2_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr1~2_combout  ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr4~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr4~1 .lut_mask = 64'hCCCCCCCC0F0F0F0F;
defparam \inst|PrCount|ROM_1|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N6
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr4~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr4~2_combout  = ( \inst|PrCount|ROM_1|WideOr4~1_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [3] & \inst|PrCount|COUNTER_1|s_counter_value [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr4~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr4~2 .lut_mask = 64'h00000000000F000F;
defparam \inst|PrCount|ROM_1|WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N48
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr4~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr4~3_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( (!\inst|PrCount|COUNTER_1|s_counter_value [0] & \inst|PrCount|COUNTER_1|s_counter_value [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr4~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr4~3 .lut_mask = 64'h00F000F000000000;
defparam \inst|PrCount|ROM_1|WideOr4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N12
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr4~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr4~5_combout  = ( \inst|PrCount|ROM_1|WideOr4~3_combout  & ( (!\inst|PrCount|ROM_1|WideOr4~4_combout  & \inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr4~3_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr4~4_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr4~4_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr4~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr4~5 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|PrCount|ROM_1|WideOr4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N15
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr4~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr4~6_combout  = ( \inst|PrCount|ROM_1|WideOr4~5_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr4~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr4~6 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N42
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr4~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr4~7_combout  = ( \inst|PrCount|ROM_1|WideOr4~6_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [5]) # (\inst|PrCount|ROM_1|WideOr4~2_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr4~6_combout  & ( 
// (\inst|PrCount|ROM_1|WideOr4~2_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [5]) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr4~2_combout ),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr4~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr4~7 .lut_mask = 64'h3300330033FF33FF;
defparam \inst|PrCount|ROM_1|WideOr4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N45
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr4~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr4~8_combout  = ( \inst|PrCount|ROM_1|WideOr4~7_combout  & ( \inst|PrCount|ROM_1|WideOr5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr4~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr4~8 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|PrCount|ROM_1|WideOr4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N15
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Add0~29 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Add0~29_sumout  = SUM(( \inst|PrCount|COUNTER_1|s_counter_value [5] ) + ( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & 
// \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( \inst|PrCount|COUNTER_1|Add0~26  ))
// \inst|PrCount|COUNTER_1|Add0~30  = CARRY(( \inst|PrCount|COUNTER_1|s_counter_value [5] ) + ( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & \inst|PrCount|ROM_1|WideOr0~18_combout 
// ))) ) + ( \inst|PrCount|COUNTER_1|Add0~26  ))

	.dataa(!\inst|MUX_3|Mux0~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr1~9_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~18_combout ),
	.datag(gnd),
	.cin(\inst|PrCount|COUNTER_1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|PrCount|COUNTER_1|Add0~29_sumout ),
	.cout(\inst|PrCount|COUNTER_1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Add0~29 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Add0~29 .lut_mask = 64'h0000FFEF000000FF;
defparam \inst|PrCount|COUNTER_1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N18
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Add0~5 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Add0~5_sumout  = SUM(( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( 
// \inst|PrCount|COUNTER_1|s_counter_value [6] ) + ( \inst|PrCount|COUNTER_1|Add0~30  ))
// \inst|PrCount|COUNTER_1|Add0~6  = CARRY(( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( \inst|PrCount|COUNTER_1|s_counter_value [6] 
// ) + ( \inst|PrCount|COUNTER_1|Add0~30  ))

	.dataa(!\inst|MUX_3|Mux0~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr1~9_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datad(!\inst|PrCount|ROM_1|WideOr0~18_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.datag(gnd),
	.cin(\inst|PrCount|COUNTER_1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|PrCount|COUNTER_1|Add0~5_sumout ),
	.cout(\inst|PrCount|COUNTER_1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Add0~5 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Add0~5 .lut_mask = 64'h0000FF0000000010;
defparam \inst|PrCount|COUNTER_1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N33
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_next_counter_value[6]~2 (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_next_counter_value[6]~2_combout  = ( \inst|PrCount|ROM_1|WideOr4~8_combout  & ( \inst|PrCount|COUNTER_1|Add0~5_sumout  & ( (!\inst|PrCount|COUNTER_1|Equal0~1_combout ) # (\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout 
// ) ) ) ) # ( !\inst|PrCount|ROM_1|WideOr4~8_combout  & ( \inst|PrCount|COUNTER_1|Add0~5_sumout  & ( (!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & !\inst|PrCount|COUNTER_1|Equal0~1_combout ) ) ) ) # ( \inst|PrCount|ROM_1|WideOr4~8_combout  
// & ( !\inst|PrCount|COUNTER_1|Add0~5_sumout  & ( \inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  ) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\inst|PrCount|ROM_1|WideOr4~8_combout ),
	.dataf(!\inst|PrCount|COUNTER_1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_next_counter_value[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[6]~2 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[6]~2 .lut_mask = 64'h00005555A0A0F5F5;
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y38_N35
dffeas \inst|PrCount|COUNTER_1|s_counter_value[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\inst|PrCount|COUNTER_1|s_next_counter_value[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_counter_value[6] .is_wysiwyg = "true";
defparam \inst|PrCount|COUNTER_1|s_counter_value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N6
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr5~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr5~1_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [7] & ( !\inst|PrCount|COUNTER_1|s_counter_value [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr5~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr5~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst|PrCount|ROM_1|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N24
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr7~0 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr7~0_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [1] & ( (!\inst|PrCount|COUNTER_1|s_counter_value [0] & (!\inst|PrCount|COUNTER_1|s_counter_value [3] $ (\inst|PrCount|COUNTER_1|s_counter_value [2]))) ) ) # ( 
// !\inst|PrCount|COUNTER_1|s_counter_value [1] & ( (\inst|PrCount|COUNTER_1|s_counter_value [3] & (!\inst|PrCount|COUNTER_1|s_counter_value [2] & !\inst|PrCount|COUNTER_1|s_counter_value [0])) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr7~0 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr7~0 .lut_mask = 64'h30003000C300C300;
defparam \inst|PrCount|ROM_1|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N51
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Equal0~0 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Equal0~0_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [0] & ( (\inst|PrCount|COUNTER_1|s_counter_value [2] & \inst|PrCount|ROM_1|WideOr1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datad(!\inst|PrCount|ROM_1|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Equal0~0 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Equal0~0 .lut_mask = 64'h00000000000F000F;
defparam \inst|PrCount|COUNTER_1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N48
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr7~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr7~1_combout  = ( \inst|PrCount|COUNTER_1|Equal0~0_combout  & ( (\inst|PrCount|ROM_1|WideOr5~1_combout  & ((!\inst|PrCount|COUNTER_1|s_counter_value [5]) # ((\inst|PrCount|ROM_1|WideOr7~0_combout  & 
// !\inst|PrCount|COUNTER_1|s_counter_value [4])))) ) ) # ( !\inst|PrCount|COUNTER_1|Equal0~0_combout  & ( (\inst|PrCount|ROM_1|WideOr5~1_combout  & (\inst|PrCount|COUNTER_1|s_counter_value [5] & (\inst|PrCount|ROM_1|WideOr7~0_combout  & 
// !\inst|PrCount|COUNTER_1|s_counter_value [4]))) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr5~1_combout ),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datac(!\inst|PrCount|ROM_1|WideOr7~0_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr7~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr7~1 .lut_mask = 64'h0100010045444544;
defparam \inst|PrCount|ROM_1|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N27
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_next_counter_value[3]~6 (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_next_counter_value[3]~6_combout  = ( \inst|PrCount|COUNTER_1|Add0~21_sumout  & ( (!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & (!\inst|PrCount|COUNTER_1|Equal0~1_combout )) # 
// (\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & ((\inst|PrCount|ROM_1|WideOr7~1_combout ))) ) ) # ( !\inst|PrCount|COUNTER_1|Add0~21_sumout  & ( (\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & 
// \inst|PrCount|ROM_1|WideOr7~1_combout ) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|Equal0~1_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr7~1_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_next_counter_value[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[3]~6 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[3]~6 .lut_mask = 64'h00550055A0F5A0F5;
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N41
dffeas \inst|PrCount|COUNTER_1|s_counter_value[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PrCount|COUNTER_1|s_next_counter_value[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_counter_value[3] .is_wysiwyg = "true";
defparam \inst|PrCount|COUNTER_1|s_counter_value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N0
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~1 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~1_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr1~2_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr0~2_combout  ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~1 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~1 .lut_mask = 64'hF0F0F0F0CCCCCCCC;
defparam \inst|PrCount|ROM_1|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N18
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~2 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~2_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr0~7_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~7_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~2 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~2 .lut_mask = 64'hFF00FF00F0F0F0F0;
defparam \inst|PrCount|ROM_1|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N51
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~3 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~3_combout  = ( \inst|PrCount|ROM_1|WideOr3~2_combout  & ( (!\inst|PrCount|COUNTER_1|s_counter_value [3] & !\inst|PrCount|ROM_1|WideOr3~1_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr3~2_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr3~1_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datad(!\inst|PrCount|ROM_1|WideOr3~1_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~3 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~3 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \inst|PrCount|ROM_1|WideOr3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N54
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~4 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~4_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr0~6_combout  ) ) # ( !\inst|PrCount|COUNTER_1|s_counter_value [2] & ( !\inst|PrCount|ROM_1|WideOr1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr1~2_combout ),
	.datad(!\inst|PrCount|ROM_1|WideOr0~6_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~4 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~4 .lut_mask = 64'hF0F0F0F0FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N12
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~5 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~5_combout  = ( \inst|PrCount|ROM_1|WideOr3~4_combout  & ( (!\inst|PrCount|ROM_1|WideOr0~4_combout  & \inst|PrCount|COUNTER_1|s_counter_value [3]) ) ) # ( !\inst|PrCount|ROM_1|WideOr3~4_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr0~4_combout ) # (!\inst|PrCount|COUNTER_1|s_counter_value [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr0~4_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~5 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~5 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \inst|PrCount|ROM_1|WideOr3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N42
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~6 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~6_combout  = ( \inst|PrCount|ROM_1|WideOr3~5_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [4]) # (\inst|PrCount|ROM_1|WideOr3~3_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr3~5_combout  & ( 
// (\inst|PrCount|ROM_1|WideOr3~3_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr3~3_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~6 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst|PrCount|ROM_1|WideOr3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N42
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~7 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~7_combout  = ( \inst|PrCount|ROM_1|WideOr0~2_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [2] & \inst|PrCount|COUNTER_1|s_counter_value [1]) ) ) # ( !\inst|PrCount|ROM_1|WideOr0~2_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [2]) # (\inst|PrCount|COUNTER_1|s_counter_value [1]) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_counter_value [2]),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~7 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~7 .lut_mask = 64'hAFAFAFAF05050505;
defparam \inst|PrCount|ROM_1|WideOr3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N45
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~8 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~8_combout  = ( \inst|PrCount|ROM_1|WideOr3~7_combout  & ( (\inst|PrCount|COUNTER_1|s_counter_value [3] & !\inst|PrCount|ROM_1|WideOr0~13_combout ) ) ) # ( !\inst|PrCount|ROM_1|WideOr3~7_combout  & ( 
// (!\inst|PrCount|COUNTER_1|s_counter_value [3]) # (!\inst|PrCount|ROM_1|WideOr0~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [3]),
	.datad(!\inst|PrCount|ROM_1|WideOr0~13_combout ),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~8 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~8 .lut_mask = 64'hFFF0FFF00F000F00;
defparam \inst|PrCount|ROM_1|WideOr3~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N33
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~9 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~9_combout  = ( \inst|PrCount|ROM_1|WideOr3~8_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [4]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~9 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~9 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|PrCount|ROM_1|WideOr3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N21
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr3~10 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr3~10_combout  = ( \inst|PrCount|ROM_1|WideOr3~9_combout  & ( (!\inst|PrCount|ROM_1|WideOr3~6_combout ) # (\inst|PrCount|COUNTER_1|s_counter_value [5]) ) ) # ( !\inst|PrCount|ROM_1|WideOr3~9_combout  & ( 
// (!\inst|PrCount|ROM_1|WideOr3~6_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|ROM_1|WideOr3~6_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr3~10 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr3~10 .lut_mask = 64'hF000F000F0FFF0FF;
defparam \inst|PrCount|ROM_1|WideOr3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N36
cyclonev_lcell_comb \inst|Decode_Logic|DEMUX_1|Equal6~0 (
// Equation(s):
// \inst|Decode_Logic|DEMUX_1|Equal6~0_combout  = ( \inst|PrCount|ROM_1|WideOr1~7_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [6] & ( (!\inst|PrCount|ROM_1|WideOr3~10_combout  & (!\inst|PrCount|ROM_1|WideOr0~16_combout  & 
// (\inst|PrCount|ROM_1|WideOr2~11_combout  & !\inst|PrCount|COUNTER_1|s_counter_value [7]))) ) ) )

	.dataa(!\inst|PrCount|ROM_1|WideOr3~10_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr2~11_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datae(!\inst|PrCount|ROM_1|WideOr1~7_combout ),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decode_Logic|DEMUX_1|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decode_Logic|DEMUX_1|Equal6~0 .extended_lut = "off";
defparam \inst|Decode_Logic|DEMUX_1|Equal6~0 .lut_mask = 64'h0000080000000000;
defparam \inst|Decode_Logic|DEMUX_1|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N36
cyclonev_lcell_comb \inst|GATE_5|Result (
// Equation(s):
// \inst|GATE_5|Result~combout  = LCELL(( !\CLK~input_o  & ( \inst|Decode_Logic|DEMUX_1|Equal6~0_combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CLK~input_o ),
	.dataf(!\inst|Decode_Logic|DEMUX_1|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|GATE_5|Result~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|GATE_5|Result .extended_lut = "off";
defparam \inst|GATE_5|Result .lut_mask = 64'h00000000FFFF0000;
defparam \inst|GATE_5|Result .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N27
cyclonev_lcell_comb \inst|MyALU_1|ALU_1|GATE_39|Result (
// Equation(s):
// \inst|MyALU_1|ALU_1|GATE_39|Result~combout  = ( \inst|MyALU_1|ALU_1|GATE_39|Result~0_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_18|Result~0_combout  & (!\inst|MyALU_1|ALU_1|GATE_44|Result~0_combout  $ (((\inst|MyALU_1|ALU_1|GATE_38|Result~1_combout ) # 
// (\inst|MyALU_1|ALU_1|GATE_38|Result~2_combout ))))) ) )

	.dataa(!\inst|MyALU_1|ALU_1|GATE_38|Result~2_combout ),
	.datab(!\inst|MyALU_1|ALU_1|GATE_44|Result~0_combout ),
	.datac(!\inst|MyALU_1|ALU_1|GATE_38|Result~1_combout ),
	.datad(!\inst|MyALU_1|ALU_1|GATE_18|Result~0_combout ),
	.datae(gnd),
	.dataf(!\inst|MyALU_1|ALU_1|GATE_39|Result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MyALU_1|ALU_1|GATE_39|Result~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MyALU_1|ALU_1|GATE_39|Result .extended_lut = "off";
defparam \inst|MyALU_1|ALU_1|GATE_39|Result .lut_mask = 64'h0000000093009300;
defparam \inst|MyALU_1|ALU_1|GATE_39|Result .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N28
dffeas \inst|FF|REGISTER_FILE_1|s_state_reg[1] (
	.clk(\inst|GATE_5|Result~combout ),
	.d(\inst|MyALU_1|ALU_1|GATE_39|Result~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|FF|REGISTER_FILE_1|s_state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|FF|REGISTER_FILE_1|s_state_reg[1] .is_wysiwyg = "true";
defparam \inst|FF|REGISTER_FILE_1|s_state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N24
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_next_counter_value[7]~0 (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  = ( \inst|Decode_Logic|GATE_2|Result~0_combout  & ( \inst|PrCount|ROM_1|WideOr3~11_combout  & ( (!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  & ((\inst|FF|REGISTER_FILE_1|s_state_reg [0]))) # 
// (\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  & (!\inst|FF|REGISTER_FILE_1|s_state_reg [1])) ) ) ) # ( \inst|Decode_Logic|GATE_2|Result~0_combout  & ( !\inst|PrCount|ROM_1|WideOr3~11_combout  & ( ((\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout  & 
// \inst|FF|REGISTER_FILE_1|s_state_reg [0])) # (\inst|FF|REGISTER_FILE_1|s_state_reg [1]) ) ) )

	.dataa(gnd),
	.datab(!\inst|FF|REGISTER_FILE_1|s_state_reg [1]),
	.datac(!\inst|MyALU_1|ALU_1|GATE_9|Result~0_combout ),
	.datad(!\inst|FF|REGISTER_FILE_1|s_state_reg [0]),
	.datae(!\inst|Decode_Logic|GATE_2|Result~0_combout ),
	.dataf(!\inst|PrCount|ROM_1|WideOr3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[7]~0 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[7]~0 .lut_mask = 64'h0000333F00000CFC;
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N36
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_next_counter_value[5]~8 (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_next_counter_value[5]~8_combout  = ( \inst|PrCount|COUNTER_1|Add0~29_sumout  & ( (!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & (!\inst|PrCount|COUNTER_1|Equal0~1_combout )) # 
// (\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & ((\inst|PrCount|ROM_1|WideOr5~10_combout ))) ) ) # ( !\inst|PrCount|COUNTER_1|Add0~29_sumout  & ( (\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout  & 
// \inst|PrCount|ROM_1|WideOr5~10_combout ) ) )

	.dataa(!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ),
	.datab(!\inst|PrCount|COUNTER_1|Equal0~1_combout ),
	.datac(!\inst|PrCount|ROM_1|WideOr5~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_next_counter_value[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[5]~8 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[5]~8 .lut_mask = 64'h050505058D8D8D8D;
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N35
dffeas \inst|PrCount|COUNTER_1|s_counter_value[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PrCount|COUNTER_1|s_next_counter_value[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_counter_value[5] .is_wysiwyg = "true";
defparam \inst|PrCount|COUNTER_1|s_counter_value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N42
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Equal0~1 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Equal0~1_combout  = ( \inst|PrCount|COUNTER_1|s_counter_value [6] & ( (\inst|PrCount|COUNTER_1|s_counter_value [5] & (\inst|PrCount|COUNTER_1|Equal0~0_combout  & \inst|PrCount|COUNTER_1|s_counter_value [7])) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|s_counter_value [5]),
	.datac(!\inst|PrCount|COUNTER_1|Equal0~0_combout ),
	.datad(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Equal0~1 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Equal0~1 .lut_mask = 64'h0000000000030003;
defparam \inst|PrCount|COUNTER_1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N21
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|Add0~1 (
// Equation(s):
// \inst|PrCount|COUNTER_1|Add0~1_sumout  = SUM(( \inst|PrCount|COUNTER_1|s_counter_value [7] ) + ( (\inst|MUX_3|Mux0~0_combout  & (\inst|PrCount|ROM_1|WideOr1~9_combout  & (!\inst|PrCount|COUNTER_1|s_counter_value [7] & 
// \inst|PrCount|ROM_1|WideOr0~18_combout ))) ) + ( \inst|PrCount|COUNTER_1|Add0~6  ))

	.dataa(!\inst|MUX_3|Mux0~0_combout ),
	.datab(!\inst|PrCount|ROM_1|WideOr1~9_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~18_combout ),
	.datag(gnd),
	.cin(\inst|PrCount|COUNTER_1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|PrCount|COUNTER_1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|Add0~1 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|Add0~1 .lut_mask = 64'h0000FFEF00000F0F;
defparam \inst|PrCount|COUNTER_1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N18
cyclonev_lcell_comb \inst|PrCount|COUNTER_1|s_next_counter_value[7]~1 (
// Equation(s):
// \inst|PrCount|COUNTER_1|s_next_counter_value[7]~1_combout  = ( \inst|PrCount|COUNTER_1|Add0~1_sumout  & ( (!\inst|PrCount|COUNTER_1|Equal0~1_combout  & !\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|PrCount|COUNTER_1|Equal0~1_combout ),
	.datac(!\inst|PrCount|COUNTER_1|s_next_counter_value[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PrCount|COUNTER_1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|COUNTER_1|s_next_counter_value[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[7]~1 .extended_lut = "off";
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[7]~1 .lut_mask = 64'h00000000C0C0C0C0;
defparam \inst|PrCount|COUNTER_1|s_next_counter_value[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y38_N20
dffeas \inst|PrCount|COUNTER_1|s_counter_value[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\inst|PrCount|COUNTER_1|s_next_counter_value[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PrCount|COUNTER_1|s_counter_value[7] .is_wysiwyg = "true";
defparam \inst|PrCount|COUNTER_1|s_counter_value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y37_N39
cyclonev_lcell_comb \inst|PrCount|ROM_1|WideOr0~17 (
// Equation(s):
// \inst|PrCount|ROM_1|WideOr0~17_combout  = ( !\inst|PrCount|COUNTER_1|s_counter_value [6] & ( \inst|PrCount|ROM_1|WideOr0~16_combout  & ( !\inst|PrCount|COUNTER_1|s_counter_value [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PrCount|COUNTER_1|s_counter_value [7]),
	.datad(gnd),
	.datae(!\inst|PrCount|COUNTER_1|s_counter_value [6]),
	.dataf(!\inst|PrCount|ROM_1|WideOr0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PrCount|ROM_1|WideOr0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PrCount|ROM_1|WideOr0~17 .extended_lut = "off";
defparam \inst|PrCount|ROM_1|WideOr0~17 .lut_mask = 64'h00000000F0F00000;
defparam \inst|PrCount|ROM_1|WideOr0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
