#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14fe05e20 .scope module, "tb_control_unit" "tb_control_unit" 2 1;
 .timescale 0 0;
v0x600003c38510_0 .net "alu_op", 2 0, v0x600003c38000_0;  1 drivers
v0x600003c385a0_0 .net "alu_src", 0 0, v0x600003c38090_0;  1 drivers
v0x600003c38630_0 .net "branch", 0 0, v0x600003c38120_0;  1 drivers
v0x600003c386c0_0 .net "mem_read", 0 0, v0x600003c381b0_0;  1 drivers
v0x600003c38750_0 .net "mem_to_reg", 0 0, v0x600003c38240_0;  1 drivers
v0x600003c387e0_0 .net "mem_write", 0 0, v0x600003c382d0_0;  1 drivers
v0x600003c38870_0 .var "opcode", 3 0;
v0x600003c38900_0 .net "reg_dst", 0 0, v0x600003c383f0_0;  1 drivers
v0x600003c38990_0 .net "reg_write", 0 0, v0x600003c38480_0;  1 drivers
S_0x14fe05f90 .scope module, "CU" "control_unit" 2 6, 3 1 0, S_0x14fe05e20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 3 "alu_op";
v0x600003c38000_0 .var "alu_op", 2 0;
v0x600003c38090_0 .var "alu_src", 0 0;
v0x600003c38120_0 .var "branch", 0 0;
v0x600003c381b0_0 .var "mem_read", 0 0;
v0x600003c38240_0 .var "mem_to_reg", 0 0;
v0x600003c382d0_0 .var "mem_write", 0 0;
v0x600003c38360_0 .net "opcode", 3 0, v0x600003c38870_0;  1 drivers
v0x600003c383f0_0 .var "reg_dst", 0 0;
v0x600003c38480_0 .var "reg_write", 0 0;
E_0x600001b3a900 .event anyedge, v0x600003c38360_0;
    .scope S_0x14fe05f90;
T_0 ;
    %wait E_0x600001b3a900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c383f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c38090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c38240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c38480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c381b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c382d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c38120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003c38000_0, 0, 3;
    %load/vec4 v0x600003c38360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c383f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c38090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c38480_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003c38000_0, 0, 3;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c383f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c38090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c38480_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600003c38000_0, 0, 3;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c383f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c38090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c38480_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003c38000_0, 0, 3;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c383f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c38090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c38480_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600003c38000_0, 0, 3;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c38090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c38240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c38480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c381b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003c38000_0, 0, 3;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c38090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c382d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003c38000_0, 0, 3;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c38120_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600003c38000_0, 0, 3;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14fe05e20;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003c38870_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 21 "$display", "ADD -> reg_dst: %b, alu_op: %b, reg_write: %b", v0x600003c38900_0, v0x600003c38510_0, v0x600003c38990_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600003c38870_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 25 "$display", "SUB -> reg_dst: %b, alu_op: %b, reg_write: %b", v0x600003c38900_0, v0x600003c38510_0, v0x600003c38990_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600003c38870_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 29 "$display", "AND -> reg_dst: %b, alu_op: %b, reg_write: %b", v0x600003c38900_0, v0x600003c38510_0, v0x600003c38990_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600003c38870_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 33 "$display", "OR -> reg_dst: %b, alu_op: %b, reg_write: %b", v0x600003c38900_0, v0x600003c38510_0, v0x600003c38990_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600003c38870_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 37 "$display", "LOAD -> alu_src: %b, mem_to_reg: %b, reg_write: %b, mem_read: %b", v0x600003c385a0_0, v0x600003c38750_0, v0x600003c38990_0, v0x600003c386c0_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600003c38870_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 41 "$display", "STORE -> alu_src: %b, mem_write: %b", v0x600003c385a0_0, v0x600003c387e0_0 {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600003c38870_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "BRANCH -> branch: %b, alu_op: %b", v0x600003c38630_0, v0x600003c38510_0 {0 0 0};
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/control_unit_test.v";
    "src/control_unit.v";
