--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/prakti01_05_pong.ise
-intstyle ise -v 3 -s 4 -xml entity_pong entity_pong.ncd -o entity_pong.twr
entity_pong.pcf -ucf entity_pong.ucf

Design file:              entity_pong.ncd
Physical constraint file: entity_pong.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.33 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 25.175 MHz HIGH 50%;

 985 paths analyzed, 145 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.302ns.
--------------------------------------------------------------------------------
Slack:                  31.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/pos_x_5 (FF)
  Destination:          final_colour.red_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      8.234ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.807 - 0.875)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/pos_x_5 to final_colour.red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y47.XQ      Tcko                  0.591   sgnal_pm/pos_x<5>
                                                       sgnal_pm/pos_x_5
    SLICE_X80Y51.F4      net (fanout=2)        0.923   sgnal_pm/pos_x<5>
    SLICE_X80Y51.X       Tilo                  0.692   final_colour_red_or0000136
                                                       final_colour_red_or0000136
    SLICE_X81Y51.F3      net (fanout=1)        0.043   final_colour_red_or0000136
    SLICE_X81Y51.X       Tilo                  0.643   final_colour_red_or0000145
                                                       final_colour_red_or0000145
    SLICE_X84Y56.G2      net (fanout=1)        0.694   final_colour_red_or0000145
    SLICE_X84Y56.Y       Tilo                  0.707   final_colour_red_or0000
                                                       final_colour_red_or000075_SW0
    SLICE_X84Y56.F4      net (fanout=1)        0.060   final_colour_red_or000075_SW0/O
    SLICE_X84Y56.X       Tilo                  0.692   final_colour_red_or0000
                                                       final_colour_red_or0000162
    SLICE_X92Y89.SR      net (fanout=1)        2.322   final_colour_red_or0000
    SLICE_X92Y89.CLK     Tsrck                 0.867   final_colour.red_0
                                                       final_colour.red_0
    -------------------------------------------------  ---------------------------
    Total                                      8.234ns (4.192ns logic, 4.042ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  31.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/pos_x_7 (FF)
  Destination:          final_colour.red_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      8.196ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.807 - 0.887)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/pos_x_7 to final_colour.red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.XQ      Tcko                  0.591   sgnal_pm/pos_x<7>
                                                       sgnal_pm/pos_x_7
    SLICE_X80Y50.F1      net (fanout=2)        0.498   sgnal_pm/pos_x<7>
    SLICE_X80Y50.X       Tilo                  0.692   final_colour_red_or0000126
                                                       final_colour_red_or0000126
    SLICE_X81Y51.F2      net (fanout=1)        0.430   final_colour_red_or0000126
    SLICE_X81Y51.X       Tilo                  0.643   final_colour_red_or0000145
                                                       final_colour_red_or0000145
    SLICE_X84Y56.G2      net (fanout=1)        0.694   final_colour_red_or0000145
    SLICE_X84Y56.Y       Tilo                  0.707   final_colour_red_or0000
                                                       final_colour_red_or000075_SW0
    SLICE_X84Y56.F4      net (fanout=1)        0.060   final_colour_red_or000075_SW0/O
    SLICE_X84Y56.X       Tilo                  0.692   final_colour_red_or0000
                                                       final_colour_red_or0000162
    SLICE_X92Y89.SR      net (fanout=1)        2.322   final_colour_red_or0000
    SLICE_X92Y89.CLK     Tsrck                 0.867   final_colour.red_0
                                                       final_colour.red_0
    -------------------------------------------------  ---------------------------
    Total                                      8.196ns (4.192ns logic, 4.004ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  31.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/pos_x_8 (FF)
  Destination:          final_colour.red_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      8.130ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.807 - 0.895)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/pos_x_8 to final_colour.red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y52.XQ      Tcko                  0.631   sgnal_pm/pos_x<8>
                                                       sgnal_pm/pos_x_8
    SLICE_X80Y50.F4      net (fanout=2)        0.392   sgnal_pm/pos_x<8>
    SLICE_X80Y50.X       Tilo                  0.692   final_colour_red_or0000126
                                                       final_colour_red_or0000126
    SLICE_X81Y51.F2      net (fanout=1)        0.430   final_colour_red_or0000126
    SLICE_X81Y51.X       Tilo                  0.643   final_colour_red_or0000145
                                                       final_colour_red_or0000145
    SLICE_X84Y56.G2      net (fanout=1)        0.694   final_colour_red_or0000145
    SLICE_X84Y56.Y       Tilo                  0.707   final_colour_red_or0000
                                                       final_colour_red_or000075_SW0
    SLICE_X84Y56.F4      net (fanout=1)        0.060   final_colour_red_or000075_SW0/O
    SLICE_X84Y56.X       Tilo                  0.692   final_colour_red_or0000
                                                       final_colour_red_or0000162
    SLICE_X92Y89.SR      net (fanout=1)        2.322   final_colour_red_or0000
    SLICE_X92Y89.CLK     Tsrck                 0.867   final_colour.red_0
                                                       final_colour.red_0
    -------------------------------------------------  ---------------------------
    Total                                      8.130ns (4.232ns logic, 3.898ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    8.302|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 985 paths, 0 nets, and 401 connections

Design statistics:
   Minimum period:   8.302ns{1}   (Maximum frequency: 120.453MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul  2 15:12:32 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



