# Verilog-FPGA
Practice record

PART 1. Create Verilog module archetecture and operator

PART 2. Verilog 行為描述(always) & 循序指令(if-else & case)

PART 3. Verilog design overview

PART 4. FSM
