#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Feb 16 21:26:19 2020
# Process ID: 11564
# Current directory: C:/Users/carlo/Downloads/lab_4/project_4_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11900 C:\Users\carlo\Downloads\lab_4\project_4_2\project_4_2.xpr
# Log file: C:/Users/carlo/Downloads/lab_4/project_4_2/vivado.log
# Journal file: C:/Users/carlo/Downloads/lab_4/project_4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.xpr
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source memory_cir_wrapper_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
create_wave_config
wave add -r
wave add -r /
wave add -r/
wcfg
help
Waveform add -r /
Waveform help
Waveform %help
Waveform
% help Wavefrom
% help -Wavefrom
%help
help
help -category <Waveform>
help -category <Sim>
help -category <Simulation>
Waveform add [-wcf]
close_sim
launch_simulation
source memory_cir_wrapper_tb.tcl
close_sim
launch_simulation
source memory_cir_wrapper_tb.tcl
close_sim
launch_simulation
source memory_cir_wrapper_tb.tcl
log_wave {/memory_cir_wrapper_tb/dout} 
log_wave {/memory_cir_wrapper_tb/counter_up} 
log_wave {/memory_cir_wrapper_tb/a} 
log_wave {/memory_cir_wrapper_tb/d} 
log_wave {/memory_cir_wrapper_tb/spo} 
log_wave {/memory_cir_wrapper_tb/iso} 
log_wave {/memory_cir_wrapper_tb/we} 
close_sim
launch_simulation
source memory_cir_wrapper_tb.tcl
add_wave counter_up
add_wave a
add_wave
add_wave -help
add_wave d -r
add_wave -r
add_wave d_memory_cir_wrapper_tb
add_wave d_memory_cir_wrapper
add_wave clk
add_wave rst
add_wave dout
clear
cls
close_sim
launch_simulation
source memory_cir_wrapper_tb.tcl
launch_simulation -mode post-synthesis -type functional
source memory_cir_wrapper_tb.tcl
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {counter_up_reg__0[1]} {counter_up_reg__0[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {counter_up_reg__1[0]} {counter_up_reg__1[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {mem1/d[0]} {mem1/d[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {mem1/spo[0]} {mem1/spo[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list mem1/we ]]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_sim simulation_6
close_sim
launch_simulation
source memory_cir_wrapper_tb.tcl
delete_debug_core [get_debug_cores {u_ila_0 }]
set_property simulator_language Verilog [current_project]
close_sim
generate_target Simulation [get_files C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sources_1/ip/mem/mem.xci]
export_ip_user_files -of_objects [get_files C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sources_1/ip/mem/mem.xci] -no_script -force -quiet
launch_simulation
source memory_cir_wrapper_tb.tcl
run all
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/carlo/Downloads/lab_4/memory_circuit_wrapper.wcfg
close_sim
launch_simulation
open_wave_config C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sim_1/imports/lab_4/memory_circuit_wrapper.wcfg
source memory_cir_wrapper_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sim_1/imports/lab_4/memory_circuit_wrapper.wcfg
source memory_cir_wrapper_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sim_1/imports/lab_4/memory_circuit_wrapper.wcfg
source memory_cir_wrapper_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sim_1/imports/lab_4/memory_circuit_wrapper.wcfg
source memory_cir_wrapper_tb.tcl
save_constraints -force
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation -mode post-implementation -type functional
open_wave_config C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sim_1/imports/lab_4/memory_circuit_wrapper.wcfg
source memory_cir_wrapper_tb.tcl
launch_simulation -mode post-implementation -type timing
open_wave_config C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sim_1/imports/lab_4/memory_circuit_wrapper.wcfg
source memory_cir_wrapper_tb.tcl
close_sim
current_sim simulation_14
close_sim
close_sim
