Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Oct 27 19:17:26 2022
| Host             : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command          : report_power -file direct_form_fir_top_power_routed.rpt -pb direct_form_fir_top_power_summary_routed.pb -rpx direct_form_fir_top_power_routed.rpx
| Design           : direct_form_fir_top
| Device           : xc7a200tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.234        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.103        |
| Device Static (W)        | 0.131        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        3 |       --- |             --- |
| Slice Logic    |     0.019 |     3716 |       --- |             --- |
|   LUT as Logic |     0.015 |     2133 |    133800 |            1.59 |
|   CARRY4       |     0.004 |      622 |     33450 |            1.86 |
|   Register     |    <0.001 |      626 |    267600 |            0.23 |
|   Others       |     0.000 |      136 |       --- |             --- |
| Signals        |     0.022 |     4228 |       --- |             --- |
| DSPs           |     0.028 |       33 |       740 |            4.46 |
| I/O            |     0.029 |       52 |       400 |           13.00 |
| Static Power   |     0.131 |          |           |                 |
| Total          |     0.234 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.105 |       0.075 |      0.030 |
| Vccaux    |       1.800 |     0.033 |       0.002 |      0.031 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.018 |       0.013 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| direct_form_fir_top |     0.103 |
|   adder32           |     0.017 |
|   multer1           |     0.001 |
|   multer10          |     0.002 |
|   multer11          |     0.001 |
|   multer12          |     0.001 |
|   multer13          |     0.001 |
|   multer14          |     0.001 |
|   multer15          |     0.002 |
|   multer16          |     0.001 |
|   multer17          |     0.001 |
|   multer18          |     0.001 |
|   multer19          |     0.001 |
|   multer2           |     0.001 |
|   multer20          |     0.001 |
|   multer21          |     0.001 |
|   multer22          |     0.001 |
|   multer23          |     0.001 |
|   multer24          |     0.002 |
|   multer25          |     0.002 |
|   multer26          |     0.002 |
|   multer27          |     0.002 |
|   multer28          |     0.002 |
|   multer29          |     0.002 |
|   multer3           |     0.001 |
|   multer30          |     0.002 |
|   multer31          |     0.001 |
|   multer33          |     0.001 |
|   multer4           |     0.002 |
|   multer5           |     0.002 |
|   multer6           |     0.002 |
|   multer7           |     0.002 |
|   multer8           |     0.002 |
|   multer9           |     0.002 |
+---------------------+-----------+


