0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Reza/Downloads/alu.v,1747131386,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register1.v,,ALU,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Condition_Check_0_2/sim/design_1_Condition_Check_0_2.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,,design_1_Condition_Check_0_2,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_ControlUnit_0_0/sim/design_1_ControlUnit_0_0.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_0/sim/design_1_RegisterFile_0_0.v,,design_1_ControlUnit_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_IF_0_0/sim/design_1_IF_0_0.v,1747130025,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_0/sim/design_1_Register_0_0.v,,design_1_IF_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_MUX4_0_0/sim/design_1_MUX4_0_0.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_1_0/sim/design_1_Register_1_0.v,,design_1_MUX4_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_MUX9_0_0/sim/design_1_MUX9_0_0.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,,design_1_MUX9_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_0_0/sim/design_1_NOT1_0_0.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_0_1/sim/design_1_NOT1_0_1.v,,design_1_NOT1_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_0_1/sim/design_1_NOT1_0_1.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_0/sim/design_1_xlslice_6_0.v,,design_1_NOT1_0_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_0_0/sim/design_1_OR1_0_0.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v,,design_1_OR1_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_1_0/sim/design_1_OR1_1_0.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_0_0/sim/design_1_NOT1_0_0.v,,design_1_OR1_1_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register9_0_0/sim/design_1_Register9_0_0.v,1745916844,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register13_0_0/sim/design_1_Register13_0_0.v,,design_1_Register9_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_0/sim/design_1_RegisterFile_0_0.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,,design_1_RegisterFile_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_0/sim/design_1_Register_0_0.v,1746538139,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_1/sim/design_1_Register_0_1.v,,design_1_Register_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_1/sim/design_1_Register_0_1.v,1741691076,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_1/sim/design_1_xlconstant_2_1.v,,design_1_Register_0_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_4/sim/design_1_Register_0_4.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_ControlUnit_0_0/sim/design_1_ControlUnit_0_0.v,,design_1_Register_0_4,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_1_0/sim/design_1_Register_1_0.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_1_1/sim/design_1_Register_1_1.v,,design_1_Register_1_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_1_1/sim/design_1_Register_1_1.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_0_0/sim/design_1_OR1_0_0.v,,design_1_Register_1_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,1745330282,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register9_0_0/sim/design_1_Register9_0_0.v,,design_1_dist_mem_gen_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,1744106809,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/sim/design_1.v,,design_1_ila_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v,,design_1_xlconcat_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_1/sim/design_1_xlconstant_2_1.v,1741691077,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,,design_1_xlconstant_2_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_1_0/sim/design_1_OR1_1_0.v,,design_1_xlconstant_3_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,,design_1_xlslice_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v,,design_1_xlslice_0_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_MUX4_0_0/sim/design_1_MUX4_0_0.v,,design_1_xlslice_0_2,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_3_1/sim/design_1_xlslice_3_1.v,,design_1_xlslice_3_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_3_1/sim/design_1_xlslice_3_1.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_MUX9_0_0/sim/design_1_MUX9_0_0.v,,design_1_xlslice_3_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_0/sim/design_1_xlslice_6_0.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_1/sim/design_1_xlslice_6_1.v,,design_1_xlslice_6_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_1/sim/design_1_xlslice_6_1.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_2/sim/design_1_xlslice_6_2.v,,design_1_xlslice_6_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_2/sim/design_1_xlslice_6_2.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Condition_Check_0_2/sim/design_1_Condition_Check_0_2.v,,design_1_xlslice_6_2,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/sim/design_1.v,1745917535,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_4/sim/design_1_Register_0_4.v,,design_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sim_1/new/TB.v,1741685871,verilog,,,,TB,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1745917535,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sim_1/new/TB.v,,design_1_wrapper,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/ADDER.v,1741096866,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/MUX.v,,ADDER,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Condition_Check.v,1745327925,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register9.v,,Condition_Check,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/ControlUnit.v,1744727618,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/RegisterFile.v,,ControlUnit,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Hazard.v,1747128216,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.ip_user_files/bd/design_1/ip/design_1_IF_0_0/sim/design_1_IF_0_0.v,,HazardUnit,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/IF.v,1746539482,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/ControlUnit.v,,IF,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/MUX.v,1741689149,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register.v,,MUX,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/MUX4.v,1745325362,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/OR1.v,,MUX4,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/MUX9.v,1745326418,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/NOT1.v,,MUX9,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/NOT1.v,1745326827,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Condition_Check.v,,NOT1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/OR1.v,1745325861,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/MUX9.v,,OR1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register.v,1746537616,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/IF.v,,Register,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register1.v,1746537740,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register3.v,,Register1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register13.v,1746537756,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register24.v,,Register13,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register24.v,1746537770,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register4.v,,Register24,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register3.v,1746537060,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Hazard.v,,Register3,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register4.v,1746537783,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Val2Genrate.v,,Register4,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register9.v,1746537724,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Register13.v,,Register9,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/RegisterFile.v,1744721039,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/MUX4.v,,RegisterFile,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Status_Register.v,1746535818,verilog,,C:/Users/Reza/Downloads/alu.v,,Status_Register,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Val2Genrate.v,1747134672,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/sign_extend.v,,Val2Genrate,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/sign_extend.v,1747133889,verilog,,D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/Status_Register.v,,sign_extend,,,,,,,,
D:/Reza/Computer Architecture/Lab/debouncer.vhd,1741092958,vhdl,,,,debouncer,,,,,,,,
