INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Curs/Cap1/problema1/problema1.srcs/sources_1/new/bigAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bigAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Curs/Cap1/problema1/problema1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Curs/Cap1/problema1/problema1.srcs/sim_1/new/bigAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bigAdder_tb
