Protel Design System Design Rule Check
PCB File : F:\UTE\DATN\Board\TestBoard_V2\TestBoard_V2.PcbDoc
Date     : 30/05/2025
Time     : 3:36:43 CH

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net STM32_IN_Sig8 Between Via (47.269mm,20.549mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Track (47.574mm,20.549mm)(49.479mm,20.549mm) on L3(Sig) 
   Violation between Un-Routed Net Constraint: Via (120.122mm,2.605mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Via (120.122mm,78.105mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Via (2.622mm,2.605mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Via (2.622mm,78.1mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Dead Copper - Net Not Assigned.
Rule Violations :5

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=0.5mm) (All)
   Violation between Hole Size Constraint: (1.3mm > 0.5mm) Pad BZ1-1(6.68mm,51.324mm) on Multi-Layer Actual Hole Size = 1.3mm
   Violation between Hole Size Constraint: (1.3mm > 0.5mm) Pad BZ1-2(6.68mm,43.824mm) on Multi-Layer Actual Hole Size = 1.3mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H1-1(1.524mm,36.779mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H1-2(4.064mm,36.779mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H1-3(6.604mm,36.779mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H1-4(9.144mm,36.779mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H2-1(9.881mm,71.018mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H2-2(7.341mm,71.018mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H3-1(2.21mm,67.899mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H3-2(2.21mm,65.359mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H4-1(10.643mm,77.978mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad H4-2(8.103mm,77.978mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.2mm > 0.5mm) Pad J1-1(5.491mm,20.959mm) on Multi-Layer Actual Hole Size = 1.2mm
   Violation between Hole Size Constraint: (1.2mm > 0.5mm) Pad J1-2(5.491mm,26.039mm) on Multi-Layer Actual Hole Size = 1.2mm
   Violation between Hole Size Constraint: (1.2mm > 0.5mm) Pad J2-1(5.491mm,10.008mm) on Multi-Layer Actual Hole Size = 1.2mm
   Violation between Hole Size Constraint: (1.2mm > 0.5mm) Pad J2-2(5.491mm,15.088mm) on Multi-Layer Actual Hole Size = 1.2mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-1(81.814mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-10(104.674mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-11(104.674mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-12(102.134mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-13(99.594mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-14(97.054mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-15(94.514mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-16(91.974mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-17(89.434mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-18(86.894mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-19(84.354mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-2(84.354mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-20(81.814mm,43.529mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-3(86.894mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-4(89.434mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-5(91.974mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-6(94.514mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-7(97.054mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-8(99.594mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (1.016mm > 0.5mm) Pad S1-9(102.134mm,36.029mm) on Multi-Layer Actual Hole Size = 1.016mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (1.092mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (1.092mm,26.275mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (1.092mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (1.727mm,25.005mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (1.727mm,27.545mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (4.4mm > 0.5mm) Via (120.122mm,2.605mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 4.4mm
   Violation between Hole Size Constraint: (4.4mm > 0.5mm) Via (120.122mm,78.105mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 4.4mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (2.362mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (2.362mm,26.275mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (2.362mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (4.4mm > 0.5mm) Via (2.622mm,2.605mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 4.4mm
   Violation between Hole Size Constraint: (4.4mm > 0.5mm) Via (2.622mm,78.1mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 4.4mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (2.997mm,25.005mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (2.997mm,27.545mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (2.997mm,30.085mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (3.632mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (3.632mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (4.267mm,30.085mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (4.902mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (4.902mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (5.537mm,30.085mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (6.172mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (6.172mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (7.442mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (7.442mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (8.077mm,25.005mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (8.077mm,27.545mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (8.712mm,26.275mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (8.712mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
   Violation between Hole Size Constraint: (0.7mm > 0.5mm) Via (9.347mm,27.545mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) Actual Hole Size = 0.7mm
Rule Violations :66

Processing Rule : Hole To Hole Clearance (Gap=0.2mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.034mm < 0.2mm) Between Via (17.196mm,27.864mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (17.221mm,27.33mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) 
Rule Violations :1

Processing Rule : Minimum Solder Mask Sliver (Gap=0.2mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.2mm) Between Pad C53-2(48.877mm,39.218mm) on Top Layer(Sig/Pwr) And Via (49.911mm,39.878mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad C57-2(48.877mm,49.764mm) on Top Layer(Sig/Pwr) And Via (50.038mm,50.419mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad IC2-19(20.444mm,39.621mm) on Top Layer(Sig/Pwr) And Via (19.202mm,39.395mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.2mm) Between Pad IC2-20(20.444mm,39.121mm) on Top Layer(Sig/Pwr) And Via (19.202mm,39.395mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.2mm) Between Pad IC2-30(24.194mm,34.871mm) on Top Layer(Sig/Pwr) And Via (24.689mm,35.916mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.2mm) Between Pad IC2-31(24.694mm,34.871mm) on Top Layer(Sig/Pwr) And Via (24.689mm,35.916mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mm < 0.2mm) Between Pad IC2-32(25.194mm,34.871mm) on Top Layer(Sig/Pwr) And Via (24.689mm,35.916mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.119mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.2mm) Between Pad IC2-33(25.694mm,34.871mm) on Top Layer(Sig/Pwr) And Via (25.705mm,36.068mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.124mm < 0.2mm) Between Pad IC2-37(27.694mm,34.871mm) on Top Layer(Sig/Pwr) And Via (28.169mm,35.941mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.124mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Pad IC2-38(28.194mm,34.871mm) on Top Layer(Sig/Pwr) And Via (28.169mm,35.941mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.2mm) Between Pad IC2-39(28.694mm,34.871mm) on Top Layer(Sig/Pwr) And Via (28.169mm,35.941mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.2mm) Between Pad IC2-39(28.694mm,34.871mm) on Top Layer(Sig/Pwr) And Via (29.235mm,35.89mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.2mm) Between Pad IC2-40(29.194mm,34.871mm) on Top Layer(Sig/Pwr) And Via (29.235mm,35.89mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.016mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.2mm) Between Pad IC2-41(29.694mm,34.871mm) on Top Layer(Sig/Pwr) And Via (29.235mm,35.89mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.2mm) Between Pad IC2-42(30.194mm,34.871mm) on Top Layer(Sig/Pwr) And Via (30.709mm,35.839mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.2mm) Between Pad IC2-44(31.194mm,34.871mm) on Top Layer(Sig/Pwr) And Via (30.709mm,35.839mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.2mm) Between Pad IC2-44(31.194mm,34.871mm) on Top Layer(Sig/Pwr) And Via (31.725mm,35.839mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.036mm < 0.2mm) Between Pad IC2-46(32.194mm,34.871mm) on Top Layer(Sig/Pwr) And Via (31.725mm,35.839mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.036mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad IC2-47(32.694mm,34.871mm) on Top Layer(Sig/Pwr) And Via (33.198mm,35.966mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.2mm) Between Pad IC2-48(33.194mm,34.871mm) on Top Layer(Sig/Pwr) And Via (33.198mm,35.966mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.2mm) Between Pad IC2-49(33.694mm,34.871mm) on Top Layer(Sig/Pwr) And Via (33.198mm,35.966mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.2mm) Between Pad IC2-51(35.944mm,36.621mm) on Top Layer(Sig/Pwr) And Via (36.957mm,36.627mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.01mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.2mm) Between Pad IC2-52(35.944mm,37.121mm) on Top Layer(Sig/Pwr) And Via (35.001mm,37.617mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.2mm) Between Pad IC2-52(35.944mm,37.121mm) on Top Layer(Sig/Pwr) And Via (36.957mm,36.627mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.2mm) Between Pad IC2-54(35.944mm,38.121mm) on Top Layer(Sig/Pwr) And Via (34.874mm,38.633mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.2mm) Between Pad IC2-54(35.944mm,38.121mm) on Top Layer(Sig/Pwr) And Via (35.001mm,37.617mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Pad IC2-55(35.944mm,38.621mm) on Top Layer(Sig/Pwr) And Via (34.874mm,38.633mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.2mm) Between Pad IC2-56(35.944mm,39.121mm) on Top Layer(Sig/Pwr) And Via (34.874mm,38.633mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.2mm) Between Pad IC2-56(35.944mm,39.121mm) on Top Layer(Sig/Pwr) And Via (34.976mm,39.624mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.2mm) Between Pad IC2-58(35.944mm,40.121mm) on Top Layer(Sig/Pwr) And Via (34.95mm,40.615mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.2mm) Between Pad IC2-58(35.944mm,40.121mm) on Top Layer(Sig/Pwr) And Via (34.976mm,39.624mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.2mm) Between Pad IC2-59(35.944mm,40.621mm) on Top Layer(Sig/Pwr) And Via (36.932mm,41.173mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.2mm) Between Pad IC2-60(35.944mm,41.121mm) on Top Layer(Sig/Pwr) And Via (34.95mm,40.615mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.2mm) Between Pad IC2-61(35.944mm,41.621mm) on Top Layer(Sig/Pwr) And Via (36.932mm,41.173mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.2mm) Between Pad IC2-62(35.944mm,42.121mm) on Top Layer(Sig/Pwr) And Via (34.976mm,42.596mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.2mm) Between Pad IC2-64(35.944mm,43.121mm) on Top Layer(Sig/Pwr) And Via (34.976mm,42.596mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.2mm) Between Pad IC2-64(35.944mm,43.121mm) on Top Layer(Sig/Pwr) And Via (34.976mm,43.663mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.2mm) Between Pad IC2-66(35.944mm,44.121mm) on Top Layer(Sig/Pwr) And Via (34.976mm,43.663mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.2mm) Between Pad IC2-72(35.944mm,47.121mm) on Top Layer(Sig/Pwr) And Via (34.696mm,47.32mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.2mm) Between Pad IC2-73(35.944mm,47.621mm) on Top Layer(Sig/Pwr) And Via (34.696mm,47.32mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.2mm) Between Pad IC2-76(34.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (33.706mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.2mm) Between Pad IC2-77(33.694mm,50.371mm) on Top Layer(Sig/Pwr) And Via (33.706mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.2mm) Between Pad IC2-78(33.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (32.715mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.2mm) Between Pad IC2-78(33.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (33.706mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.2mm) Between Pad IC2-79(32.694mm,50.371mm) on Top Layer(Sig/Pwr) And Via (32.715mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.2mm) Between Pad IC2-80(32.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (31.725mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.2mm) Between Pad IC2-80(32.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (32.715mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.2mm) Between Pad IC2-81(31.694mm,50.371mm) on Top Layer(Sig/Pwr) And Via (31.725mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.2mm) Between Pad IC2-82(31.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (30.683mm,49.301mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.2mm) Between Pad IC2-82(31.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (31.725mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Pad IC2-83(30.694mm,50.371mm) on Top Layer(Sig/Pwr) And Via (30.683mm,49.301mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.021mm < 0.2mm) Between Pad IC2-84(30.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (29.718mm,49.428mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.021mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.2mm) Between Pad IC2-84(30.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (30.683mm,49.301mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.2mm) Between Pad IC2-86(29.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (28.727mm,49.428mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.2mm) Between Pad IC2-86(29.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (29.718mm,49.428mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.2mm) Between Pad IC2-88(28.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (27.711mm,49.301mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.2mm) Between Pad IC2-88(28.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (28.727mm,49.428mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Pad IC2-89(27.694mm,50.371mm) on Top Layer(Sig/Pwr) And Via (27.711mm,49.301mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.2mm) Between Pad IC2-90(27.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (26.695mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.2mm) Between Pad IC2-90(27.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (27.711mm,49.301mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.2mm) Between Pad IC2-91(26.694mm,50.371mm) on Top Layer(Sig/Pwr) And Via (26.695mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.2mm) Between Pad IC2-92(26.194mm,50.371mm) on Top Layer(Sig/Pwr) And Via (26.695mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.2mm) Between Pad M17-3(106.642mm,66.282mm) on Top Layer(Sig/Pwr) And Via (105.486mm,66.294mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M24-1(105.606mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R126-1(105.681mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M24-2(107.506mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R126-2(107.431mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M24-3(106.556mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R128-1(107.431mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M24-3(106.556mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R128-2(105.681mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M26-1(102.115mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R130-1(102.189mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M26-2(104.014mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R130-2(103.939mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M26-3(103.064mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R133-1(102.189mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M26-3(103.064mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R133-2(103.939mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M28-1(98.609mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R135-1(98.684mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M28-2(100.509mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R135-2(100.434mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M28-3(99.559mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R137-1(98.684mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M28-3(99.559mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R137-2(100.434mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M30-1(95.104mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R139-1(95.179mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M30-2(97.004mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R139-2(96.929mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M30-3(96.054mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R141-1(95.179mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M30-3(96.054mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R141-2(96.929mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.2mm) Between Pad M31-3(89.432mm,3.022mm) on Top Layer(Sig/Pwr) And Pad R147-1(90.323mm,1.742mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.2mm) Between Pad M31-3(89.432mm,3.022mm) on Top Layer(Sig/Pwr) And Pad R147-2(88.573mm,1.742mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M32-1(91.599mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R143-1(91.674mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M32-2(93.499mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R143-2(93.424mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M32-3(92.549mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R148-1(91.674mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M32-3(92.549mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R148-2(93.424mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.2mm) Between Pad M32-3(92.549mm,77.172mm) on Top Layer(Sig/Pwr) And Via (92.456mm,76.073mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M34-1(88.142mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R150-1(88.217mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M34-2(90.042mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R150-2(89.967mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M34-3(89.092mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R152-1(88.217mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M34-3(89.092mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R152-2(89.967mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.2mm) Between Pad M34-3(89.092mm,77.172mm) on Top Layer(Sig/Pwr) And Via (89.027mm,76.073mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M36-1(84.665mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R154-1(84.74mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M36-2(86.565mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R154-2(86.49mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M36-3(85.615mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R157-1(84.74mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M36-3(85.615mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R157-2(86.49mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M38-1(81.185mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R159-1(81.26mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M38-2(83.085mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R159-2(83.01mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M38-3(82.135mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R161-1(81.26mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M38-3(82.135mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R161-2(83.01mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M40-1(77.654mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R164-1(77.729mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M40-2(79.554mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R164-2(79.479mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M40-3(78.604mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R166-1(77.729mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M40-3(78.604mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R166-2(79.479mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M42-1(74.149mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R168-1(74.224mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad M42-2(76.049mm,74.972mm) on Top Layer(Sig/Pwr) And Pad R168-2(75.974mm,73.608mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.2mm) Between Pad M42-2(76.049mm,74.972mm) on Top Layer(Sig/Pwr) And Via (75.184mm,75.844mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M42-3(75.099mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R170-1(74.224mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M42-3(75.099mm,77.172mm) on Top Layer(Sig/Pwr) And Pad R170-2(75.974mm,78.561mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M43-1(86.519mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R178-1(86.596mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M43-2(88.419mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R178-2(88.346mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M44-1(118.601mm,28.106mm) on Top Layer(Sig/Pwr) And Pad R183-1(119.99mm,28.183mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M44-2(118.601mm,30.006mm) on Top Layer(Sig/Pwr) And Pad R183-2(119.99mm,29.933mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.2mm) Between Pad M46-1(65.513mm,20.328mm) on Top Layer(Sig/Pwr) And Pad R174-1(65.59mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.2mm) Between Pad M46-2(67.413mm,20.328mm) on Top Layer(Sig/Pwr) And Pad R174-2(67.34mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M47-1(72.524mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R175-1(72.601mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M47-2(74.424mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R175-2(74.351mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.2mm) Between Pad M47-3(73.474mm,22.536mm) on Top Layer(Sig/Pwr) And Via (74.549mm,23.089mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M48-1(79.509mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R177-1(79.586mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M48-2(81.409mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R177-2(81.336mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M48-3(80.459mm,22.536mm) on Top Layer(Sig/Pwr) And Via (81.534mm,23.063mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M49-1(93.529mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R179-1(93.606mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M49-2(95.429mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R179-2(95.356mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M50-1(107.485mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R182-1(107.562mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M50-2(109.385mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R182-2(109.312mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M51-1(100.514mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R180-1(100.591mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M51-2(102.414mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R180-2(102.341mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M52-1(114.535mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R181-1(114.612mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M52-2(116.435mm,20.336mm) on Top Layer(Sig/Pwr) And Pad R181-2(116.362mm,18.947mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.2mm) Between Pad M52-3(115.485mm,22.536mm) on Top Layer(Sig/Pwr) And Via (116.535mm,23.114mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M63-1(118.6mm,48.199mm) on Top Layer(Sig/Pwr) And Pad R217-1(119.99mm,48.276mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.02mm < 0.2mm) Between Pad M63-1(118.6mm,48.199mm) on Top Layer(Sig/Pwr) And Via (117.577mm,48.209mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.02mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M63-2(118.6mm,50.099mm) on Top Layer(Sig/Pwr) And Pad R217-2(119.99mm,50.026mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M64-1(120.201mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R214-1(120.124mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M64-2(118.302mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R214-2(118.374mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M65-1(113.258mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R215-1(113.181mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M65-2(111.358mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R215-2(111.431mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M66-1(106.298mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R218-1(106.221mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M66-2(104.399mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R218-2(104.471mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M67-1(99.274mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R216-1(99.197mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M67-2(97.374mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R216-2(97.447mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M68-1(92.236mm,60.146mm) on Top Layer(Sig/Pwr) And Pad R219-1(92.159mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M68-2(90.336mm,60.146mm) on Top Layer(Sig/Pwr) And Pad R219-2(90.409mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M69-1(78.268mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R222-1(78.191mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M69-2(76.368mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R222-2(76.441mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.2mm) Between Pad M70-2(67.554mm,53.618mm) on Top Layer(Sig/Pwr) And Via (67.056mm,54.762mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M71-1(85.242mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R220-1(85.165mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M71-2(83.342mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R220-2(83.415mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M72-1(71.272mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R221-1(71.195mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.2mm) Between Pad M72-2(69.372mm,60.145mm) on Top Layer(Sig/Pwr) And Pad R221-2(69.445mm,61.535mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R125-2(74.682mm,6.763mm) on Top Layer(Sig/Pwr) And Via (74.651mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.2mm) Between Pad R126-1(105.681mm,73.608mm) on Top Layer(Sig/Pwr) And Via (105.029mm,72.517mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R129-2(78.133mm,6.763mm) on Top Layer(Sig/Pwr) And Via (78.13mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad R130-1(102.189mm,73.608mm) on Top Layer(Sig/Pwr) And Via (102.743mm,72.517mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R134-2(81.588mm,6.763mm) on Top Layer(Sig/Pwr) And Via (81.585mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad R135-1(98.684mm,73.608mm) on Top Layer(Sig/Pwr) And Via (98.425mm,72.517mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.2mm) Between Pad R135-1(98.684mm,73.608mm) on Top Layer(Sig/Pwr) And Via (99.441mm,72.517mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R138-2(85.068mm,6.763mm) on Top Layer(Sig/Pwr) And Via (85.09mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R142-2(88.573mm,6.763mm) on Top Layer(Sig/Pwr) And Via (88.544mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R149-2(92.078mm,6.763mm) on Top Layer(Sig/Pwr) And Via (92.1mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R153-2(95.583mm,6.763mm) on Top Layer(Sig/Pwr) And Via (95.529mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R158-2(99.088mm,6.763mm) on Top Layer(Sig/Pwr) And Via (99.111mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R163-2(102.594mm,6.763mm) on Top Layer(Sig/Pwr) And Via (102.616mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad R167-2(106.099mm,6.763mm) on Top Layer(Sig/Pwr) And Via (105.994mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.185mm < 0.2mm) Between Pad R17-1(20.226mm,61.156mm) on Top Layer(Sig/Pwr) And Via (20.218mm,59.868mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.185mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.2mm) Between Pad R18-1(64.952mm,11.303mm) on Top Layer(Sig/Pwr) And Via (63.881mm,11.354mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.2mm) Between Pad R184-2(70.834mm,31.685mm) on Top Layer(Sig/Pwr) And Via (69.774mm,32.106mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.2mm) Between Pad R231-1(69.219mm,56.479mm) on Top Layer(Sig/Pwr) And Via (69.215mm,55.474mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.2mm) Between Pad R32-2(91.829mm,70.47mm) on Top Layer(Sig/Pwr) And Via (91.059mm,71.501mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.168mm < 0.2mm) Between Pad R33-1(71.378mm,9.553mm) on Top Layer(Sig/Pwr) And Via (71.12mm,8.382mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.2mm) Between Pad R35-1(90.229mm,70.47mm) on Top Layer(Sig/Pwr) And Via (91.059mm,71.501mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad R38-1(88.629mm,70.47mm) on Top Layer(Sig/Pwr) And Via (88.773mm,71.628mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.2mm) Between Pad R41-2(87.054mm,70.47mm) on Top Layer(Sig/Pwr) And Via (87.757mm,71.501mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.2mm) Between Pad R54-1(80.903mm,9.55mm) on Top Layer(Sig/Pwr) And Via (80.645mm,8.509mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.2mm) Between Pad R6-1(27.725mm,32.233mm) on Top Layer(Sig/Pwr) And Via (28.829mm,31.496mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.2mm) Between Pad R64-1(85.704mm,9.55mm) on Top Layer(Sig/Pwr) And Via (85.979mm,8.382mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.2mm) Between Pad R65-1(104.555mm,70.47mm) on Top Layer(Sig/Pwr) And Via (105.029mm,71.501mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.2mm) Between Pad R68-1(102.955mm,70.47mm) on Top Layer(Sig/Pwr) And Via (102.743mm,71.501mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.2mm) Between Pad R70-1(120.472mm,42.951mm) on Bottom Layer(Sig/Pwr) And Via (119.355mm,42.418mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mm < 0.2mm) Between Pad R72-2(88.879mm,9.55mm) on Top Layer(Sig/Pwr) And Via (87.757mm,9.017mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.119mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.2mm) Between Pad R76-1(99.754mm,70.47mm) on Top Layer(Sig/Pwr) And Via (99.441mm,71.501mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.2mm) Between Pad R79-1(98.154mm,70.47mm) on Top Layer(Sig/Pwr) And Via (98.425mm,71.501mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-1(37.033mm,55.034mm) on Top Layer(Sig/Pwr) And Pad U1-2(37.683mm,55.034mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-10(42.883mm,55.034mm) on Top Layer(Sig/Pwr) And Pad U1-9(42.233mm,55.034mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-11(42.883mm,60.774mm) on Top Layer(Sig/Pwr) And Pad U1-12(42.233mm,60.774mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U11-12(41.961mm,73.334mm) on Top Layer(Sig/Pwr) And Via (42.012mm,75.006mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-12(42.233mm,60.774mm) on Top Layer(Sig/Pwr) And Pad U1-13(41.583mm,60.774mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.2mm) Between Pad U1-12(42.233mm,60.774mm) on Top Layer(Sig/Pwr) And Via (41.58mm,59.715mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-13(41.583mm,60.774mm) on Top Layer(Sig/Pwr) And Pad U1-14(40.933mm,60.774mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-14(40.933mm,60.774mm) on Top Layer(Sig/Pwr) And Pad U1-15(40.283mm,60.774mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.2mm) Between Pad U1-14(40.933mm,60.774mm) on Top Layer(Sig/Pwr) And Via (41.58mm,59.715mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-15(40.283mm,60.774mm) on Top Layer(Sig/Pwr) And Pad U1-16(39.633mm,60.774mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U1-15(40.283mm,60.774mm) on Top Layer(Sig/Pwr) And Via (39.624mm,61.849mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-16(39.633mm,60.774mm) on Top Layer(Sig/Pwr) And Pad U1-17(38.983mm,60.774mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-17(38.983mm,60.774mm) on Top Layer(Sig/Pwr) And Pad U1-18(38.333mm,60.774mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.2mm) Between Pad U1-17(38.983mm,60.774mm) on Top Layer(Sig/Pwr) And Via (39.624mm,61.849mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-18(38.333mm,60.774mm) on Top Layer(Sig/Pwr) And Pad U1-19(37.683mm,60.774mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-19(37.683mm,60.774mm) on Top Layer(Sig/Pwr) And Pad U1-20(37.033mm,60.774mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.2mm) Between Pad U1-19(37.683mm,60.774mm) on Top Layer(Sig/Pwr) And Via (37.008mm,61.849mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-2(37.683mm,55.034mm) on Top Layer(Sig/Pwr) And Pad U1-3(38.333mm,55.034mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.063mm < 0.2mm) Between Pad U1-2(37.683mm,55.034mm) on Top Layer(Sig/Pwr) And Via (37.033mm,54.153mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.063mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.2mm) Between Pad U1-2(37.683mm,55.034mm) on Top Layer(Sig/Pwr) And Via (38.379mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-1(40.351mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U12-2(39.701mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.001mm < 0.2mm) Between Pad U12-1(40.351mm,27.284mm) on Top Layer(Sig/Pwr) And Via (40.335mm,28.473mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.001mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-10(34.501mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U12-9(35.151mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.2mm) Between Pad U12-10(34.501mm,27.284mm) on Top Layer(Sig/Pwr) And Via (35.151mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-11(34.501mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U12-12(35.151mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.2mm) Between Pad U12-11(34.501mm,21.544mm) on Top Layer(Sig/Pwr) And Via (34.087mm,23.063mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-12(35.151mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U12-13(35.801mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-13(35.801mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U12-14(36.451mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U12-13(35.801mm,21.544mm) on Top Layer(Sig/Pwr) And Via (36.451mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-14(36.451mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U12-15(37.101mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U12-14(36.451mm,21.544mm) on Top Layer(Sig/Pwr) And Via (37.101mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-15(37.101mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U12-16(37.751mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U12-15(37.101mm,21.544mm) on Top Layer(Sig/Pwr) And Via (36.451mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U12-15(37.101mm,21.544mm) on Top Layer(Sig/Pwr) And Via (37.751mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-16(37.751mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U12-17(38.401mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U12-16(37.751mm,21.544mm) on Top Layer(Sig/Pwr) And Via (37.101mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.2mm) Between Pad U12-16(37.751mm,21.544mm) on Top Layer(Sig/Pwr) And Via (38.379mm,20.539mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-17(38.401mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U12-18(39.051mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U12-17(38.401mm,21.544mm) on Top Layer(Sig/Pwr) And Via (37.751mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U12-17(38.401mm,21.544mm) on Top Layer(Sig/Pwr) And Via (39.051mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-18(39.051mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U12-19(39.701mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad U12-18(39.051mm,21.544mm) on Top Layer(Sig/Pwr) And Via (38.379mm,20.539mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-19(39.701mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U12-20(40.351mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U12-19(39.701mm,21.544mm) on Top Layer(Sig/Pwr) And Via (39.051mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.2mm) Between Pad U12-19(39.701mm,21.544mm) on Top Layer(Sig/Pwr) And Via (40.351mm,20.539mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-2(39.701mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U12-3(39.051mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.2mm) Between Pad U12-2(39.701mm,27.284mm) on Top Layer(Sig/Pwr) And Via (39.04mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-3(39.051mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U12-4(38.401mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.2mm) Between Pad U12-3(39.051mm,27.284mm) on Top Layer(Sig/Pwr) And Via (38.379mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-4(38.401mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U12-5(37.751mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.2mm) Between Pad U12-4(38.401mm,27.284mm) on Top Layer(Sig/Pwr) And Via (37.744mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.2mm) Between Pad U12-4(38.401mm,27.284mm) on Top Layer(Sig/Pwr) And Via (39.04mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-5(37.751mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U12-6(37.101mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.2mm) Between Pad U12-5(37.751mm,27.284mm) on Top Layer(Sig/Pwr) And Via (37.135mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.2mm) Between Pad U12-5(37.751mm,27.284mm) on Top Layer(Sig/Pwr) And Via (38.379mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-6(37.101mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U12-7(36.451mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad U12-6(37.101mm,27.284mm) on Top Layer(Sig/Pwr) And Via (36.449mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad U12-6(37.101mm,27.284mm) on Top Layer(Sig/Pwr) And Via (37.744mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-7(36.451mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U12-8(35.801mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.2mm) Between Pad U12-7(36.451mm,27.284mm) on Top Layer(Sig/Pwr) And Via (35.801mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.2mm) Between Pad U12-7(36.451mm,27.284mm) on Top Layer(Sig/Pwr) And Via (37.135mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U12-8(35.801mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U12-9(35.151mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.2mm) Between Pad U12-8(35.801mm,27.284mm) on Top Layer(Sig/Pwr) And Via (35.151mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.2mm) Between Pad U12-8(35.801mm,27.284mm) on Top Layer(Sig/Pwr) And Via (36.449mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.2mm) Between Pad U12-9(35.151mm,27.284mm) on Top Layer(Sig/Pwr) And Via (35.801mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-3(38.333mm,55.034mm) on Top Layer(Sig/Pwr) And Pad U1-4(38.983mm,55.034mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad U1-3(38.333mm,55.034mm) on Top Layer(Sig/Pwr) And Via (38.989mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1994mm (7.8502mil) < 0.2mm (7.874mil)) Between Pad U13-13(63.587mm,28.118mm) on Top Layer(Sig/Pwr) And Via (61.9mm,28.143mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-4(38.983mm,55.034mm) on Top Layer(Sig/Pwr) And Pad U1-5(39.633mm,55.034mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.2mm) Between Pad U1-4(38.983mm,55.034mm) on Top Layer(Sig/Pwr) And Via (38.379mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.2mm) Between Pad U1-4(38.983mm,55.034mm) on Top Layer(Sig/Pwr) And Via (39.624mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U14-1(71.46mm,40.217mm) on Bottom Layer(Sig/Pwr) And Pad U14-2(70.96mm,40.217mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U14-10(71.46mm,44.517mm) on Bottom Layer(Sig/Pwr) And Pad U14-9(70.96mm,44.517mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U14-2(70.96mm,40.217mm) on Bottom Layer(Sig/Pwr) And Pad U14-3(70.46mm,40.217mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U14-3(70.46mm,40.217mm) on Bottom Layer(Sig/Pwr) And Pad U14-4(69.96mm,40.217mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U14-4(69.96mm,40.217mm) on Bottom Layer(Sig/Pwr) And Pad U14-5(69.46mm,40.217mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U14-6(69.46mm,44.517mm) on Bottom Layer(Sig/Pwr) And Pad U14-7(69.96mm,44.517mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U14-7(69.96mm,44.517mm) on Bottom Layer(Sig/Pwr) And Pad U14-8(70.46mm,44.517mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U14-8(70.46mm,44.517mm) on Bottom Layer(Sig/Pwr) And Pad U14-9(70.96mm,44.517mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-5(39.633mm,55.034mm) on Top Layer(Sig/Pwr) And Pad U1-6(40.283mm,55.034mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.2mm) Between Pad U1-5(39.633mm,55.034mm) on Top Layer(Sig/Pwr) And Via (38.989mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.2mm) Between Pad U1-5(39.633mm,55.034mm) on Top Layer(Sig/Pwr) And Via (40.284mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-6(40.283mm,55.034mm) on Top Layer(Sig/Pwr) And Pad U1-7(40.933mm,55.034mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.2mm) Between Pad U1-6(40.283mm,55.034mm) on Top Layer(Sig/Pwr) And Via (39.624mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.2mm) Between Pad U1-6(40.283mm,55.034mm) on Top Layer(Sig/Pwr) And Via (40.933mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.2mm) Between Pad U16-12(63.587mm,51.109mm) on Top Layer(Sig/Pwr) And Via (62.179mm,50.648mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-7(40.933mm,55.034mm) on Top Layer(Sig/Pwr) And Pad U1-8(41.583mm,55.034mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U1-7(40.933mm,55.034mm) on Top Layer(Sig/Pwr) And Via (40.284mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.2mm) Between Pad U1-7(40.933mm,55.034mm) on Top Layer(Sig/Pwr) And Via (41.58mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-1(29.693mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U17-2(29.043mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-10(23.843mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U17-9(24.493mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-11(23.843mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U17-12(24.493mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-12(24.493mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U17-13(25.143mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-12(24.493mm,21.544mm) on Top Layer(Sig/Pwr) And Via (25.143mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-13(25.143mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U17-14(25.793mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.2mm) Between Pad U17-13(25.143mm,21.544mm) on Top Layer(Sig/Pwr) And Via (25.806mm,22.555mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-14(25.793mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U17-15(26.443mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-14(25.793mm,21.544mm) on Top Layer(Sig/Pwr) And Via (25.143mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-14(25.793mm,21.544mm) on Top Layer(Sig/Pwr) And Via (26.443mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-15(26.443mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U17-16(27.093mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.2mm) Between Pad U17-15(26.443mm,21.544mm) on Top Layer(Sig/Pwr) And Via (25.806mm,22.555mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-15(26.443mm,21.544mm) on Top Layer(Sig/Pwr) And Via (27.093mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-16(27.093mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U17-17(27.743mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-16(27.093mm,21.544mm) on Top Layer(Sig/Pwr) And Via (26.443mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-16(27.093mm,21.544mm) on Top Layer(Sig/Pwr) And Via (27.743mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-17(27.743mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U17-18(28.393mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-17(27.743mm,21.544mm) on Top Layer(Sig/Pwr) And Via (27.093mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-17(27.743mm,21.544mm) on Top Layer(Sig/Pwr) And Via (28.393mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-18(28.393mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U17-19(29.043mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-18(28.393mm,21.544mm) on Top Layer(Sig/Pwr) And Via (27.743mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-19(29.043mm,21.544mm) on Top Layer(Sig/Pwr) And Pad U17-20(29.693mm,21.544mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U17-19(29.043mm,21.544mm) on Top Layer(Sig/Pwr) And Via (28.393mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.154mm < 0.2mm) Between Pad U17-19(29.043mm,21.544mm) on Top Layer(Sig/Pwr) And Via (29.718mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.154mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-2(29.043mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U17-3(28.393mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.2mm) Between Pad U17-2(29.043mm,27.284mm) on Top Layer(Sig/Pwr) And Via (28.387mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad U17-2(29.043mm,27.284mm) on Top Layer(Sig/Pwr) And Via (29.693mm,28.372mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-3(28.393mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U17-4(27.743mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.2mm) Between Pad U17-3(28.393mm,27.284mm) on Top Layer(Sig/Pwr) And Via (27.737mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-4(27.743mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U17-5(27.093mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.2mm) Between Pad U17-4(27.743mm,27.284mm) on Top Layer(Sig/Pwr) And Via (27.087mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.2mm) Between Pad U17-4(27.743mm,27.284mm) on Top Layer(Sig/Pwr) And Via (28.387mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-5(27.093mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U17-6(26.443mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.2mm) Between Pad U17-5(27.093mm,27.284mm) on Top Layer(Sig/Pwr) And Via (26.437mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.2mm) Between Pad U17-5(27.093mm,27.284mm) on Top Layer(Sig/Pwr) And Via (27.737mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-6(26.443mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U17-7(25.793mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.2mm) Between Pad U17-6(26.443mm,27.284mm) on Top Layer(Sig/Pwr) And Via (25.787mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.2mm) Between Pad U17-6(26.443mm,27.284mm) on Top Layer(Sig/Pwr) And Via (27.087mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-7(25.793mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U17-8(25.143mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.2mm) Between Pad U17-7(25.793mm,27.284mm) on Top Layer(Sig/Pwr) And Via (25.137mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.2mm) Between Pad U17-7(25.793mm,27.284mm) on Top Layer(Sig/Pwr) And Via (26.437mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U17-8(25.143mm,27.284mm) on Top Layer(Sig/Pwr) And Pad U17-9(24.493mm,27.284mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.2mm) Between Pad U17-8(25.143mm,27.284mm) on Top Layer(Sig/Pwr) And Via (25.787mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.2mm) Between Pad U17-9(24.493mm,27.284mm) on Top Layer(Sig/Pwr) And Via (25.137mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U1-8(41.583mm,55.034mm) on Top Layer(Sig/Pwr) And Pad U1-9(42.233mm,55.034mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.2mm) Between Pad U1-8(41.583mm,55.034mm) on Top Layer(Sig/Pwr) And Via (40.933mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-1(46.289mm,25.734mm) on Top Layer(Sig/Pwr) And Pad U18-2(46.289mm,25.084mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-10(46.289mm,19.884mm) on Top Layer(Sig/Pwr) And Pad U18-9(46.289mm,20.534mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.2mm) Between Pad U18-10(46.289mm,19.884mm) on Top Layer(Sig/Pwr) And Via (47.269mm,20.549mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-11(52.029mm,19.884mm) on Top Layer(Sig/Pwr) And Pad U18-12(52.029mm,20.534mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-12(52.029mm,20.534mm) on Top Layer(Sig/Pwr) And Pad U18-13(52.029mm,21.184mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.2mm) Between Pad U18-12(52.029mm,20.534mm) on Top Layer(Sig/Pwr) And Via (50.876mm,21.184mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.2mm) Between Pad U18-12(52.029mm,20.534mm) on Top Layer(Sig/Pwr) And Via (53.34mm,20.599mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-13(52.029mm,21.184mm) on Top Layer(Sig/Pwr) And Pad U18-14(52.029mm,21.834mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.166mm < 0.2mm) Between Pad U18-13(52.029mm,21.184mm) on Top Layer(Sig/Pwr) And Via (53.34mm,20.599mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.166mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-14(52.029mm,21.834mm) on Top Layer(Sig/Pwr) And Pad U18-15(52.029mm,22.484mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.2mm) Between Pad U18-14(52.029mm,21.834mm) on Top Layer(Sig/Pwr) And Via (50.876mm,21.184mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.2mm) Between Pad U18-14(52.029mm,21.834mm) on Top Layer(Sig/Pwr) And Via (50.952mm,22.504mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-15(52.029mm,22.484mm) on Top Layer(Sig/Pwr) And Pad U18-16(52.029mm,23.134mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-16(52.029mm,23.134mm) on Top Layer(Sig/Pwr) And Pad U18-17(52.029mm,23.784mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Pad U18-16(52.029mm,23.134mm) on Top Layer(Sig/Pwr) And Via (50.952mm,22.504mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.2mm) Between Pad U18-16(52.029mm,23.134mm) on Top Layer(Sig/Pwr) And Via (50.978mm,23.8mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-17(52.029mm,23.784mm) on Top Layer(Sig/Pwr) And Pad U18-18(52.029mm,24.434mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-18(52.029mm,24.434mm) on Top Layer(Sig/Pwr) And Pad U18-19(52.029mm,25.084mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.021mm < 0.2mm) Between Pad U18-18(52.029mm,24.434mm) on Top Layer(Sig/Pwr) And Via (50.978mm,23.8mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.021mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-19(52.029mm,25.084mm) on Top Layer(Sig/Pwr) And Pad U18-20(52.029mm,25.734mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.2mm) Between Pad U18-19(52.029mm,25.084mm) on Top Layer(Sig/Pwr) And Via (53.01mm,24.409mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-2(46.289mm,25.084mm) on Top Layer(Sig/Pwr) And Pad U18-3(46.289mm,24.434mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-3(46.289mm,24.434mm) on Top Layer(Sig/Pwr) And Pad U18-4(46.289mm,23.784mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.2mm) Between Pad U18-3(46.289mm,24.434mm) on Top Layer(Sig/Pwr) And Via (45.06mm,24.435mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.2mm) Between Pad U18-3(46.289mm,24.434mm) on Top Layer(Sig/Pwr) And Via (47.269mm,23.8mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-4(46.289mm,23.784mm) on Top Layer(Sig/Pwr) And Pad U18-5(46.289mm,23.134mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.2mm) Between Pad U18-4(46.289mm,23.784mm) on Top Layer(Sig/Pwr) And Via (47.269mm,23.165mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-5(46.289mm,23.134mm) on Top Layer(Sig/Pwr) And Pad U18-6(46.289mm,22.484mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.2mm) Between Pad U18-5(46.289mm,23.134mm) on Top Layer(Sig/Pwr) And Via (47.269mm,22.53mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.2mm) Between Pad U18-5(46.289mm,23.134mm) on Top Layer(Sig/Pwr) And Via (47.269mm,23.8mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-6(46.289mm,22.484mm) on Top Layer(Sig/Pwr) And Pad U18-7(46.289mm,21.834mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.2mm) Between Pad U18-6(46.289mm,22.484mm) on Top Layer(Sig/Pwr) And Via (47.269mm,21.869mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.2mm) Between Pad U18-6(46.289mm,22.484mm) on Top Layer(Sig/Pwr) And Via (47.269mm,23.165mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-7(46.289mm,21.834mm) on Top Layer(Sig/Pwr) And Pad U18-8(46.289mm,21.184mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.2mm) Between Pad U18-7(46.289mm,21.834mm) on Top Layer(Sig/Pwr) And Via (47.269mm,21.209mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.2mm) Between Pad U18-7(46.289mm,21.834mm) on Top Layer(Sig/Pwr) And Via (47.269mm,22.53mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U18-8(46.289mm,21.184mm) on Top Layer(Sig/Pwr) And Pad U18-9(46.289mm,20.534mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.2mm) Between Pad U18-8(46.289mm,21.184mm) on Top Layer(Sig/Pwr) And Via (47.269mm,20.549mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.2mm) Between Pad U18-8(46.289mm,21.184mm) on Top Layer(Sig/Pwr) And Via (47.269mm,21.869mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.2mm) Between Pad U18-9(46.289mm,20.534mm) on Top Layer(Sig/Pwr) And Via (47.269mm,21.209mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.2mm) Between Pad U1-9(42.233mm,55.034mm) on Top Layer(Sig/Pwr) And Via (41.58mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.2mm) Between Pad U19-14(33.96mm,15.519mm) on Top Layer(Sig/Pwr) And Via (33.96mm,17.069mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-1(46.289mm,57.099mm) on Top Layer(Sig/Pwr) And Pad U21-2(46.289mm,56.449mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.2mm) Between Pad U2-11(54.57mm,15.603mm) on Top Layer(Sig/Pwr) And Via (54.559mm,13.919mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-10(46.289mm,51.249mm) on Top Layer(Sig/Pwr) And Pad U21-9(46.289mm,51.899mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-11(52.029mm,51.249mm) on Top Layer(Sig/Pwr) And Pad U21-12(52.029mm,51.899mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-12(52.029mm,51.899mm) on Top Layer(Sig/Pwr) And Pad U21-13(52.029mm,52.549mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-13(52.029mm,52.549mm) on Top Layer(Sig/Pwr) And Pad U21-14(52.029mm,53.199mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-14(52.029mm,53.199mm) on Top Layer(Sig/Pwr) And Pad U21-15(52.029mm,53.849mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.2mm) Between Pad U21-14(52.029mm,53.199mm) on Top Layer(Sig/Pwr) And Via (51.079mm,53.823mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-15(52.029mm,53.849mm) on Top Layer(Sig/Pwr) And Pad U21-16(52.029mm,54.499mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.2mm) Between Pad U21-15(52.029mm,53.849mm) on Top Layer(Sig/Pwr) And Via (52.984mm,54.483mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-16(52.029mm,54.499mm) on Top Layer(Sig/Pwr) And Pad U21-17(52.029mm,55.149mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.2mm) Between Pad U21-16(52.029mm,54.499mm) on Top Layer(Sig/Pwr) And Via (51.029mm,55.118mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.2mm) Between Pad U21-16(52.029mm,54.499mm) on Top Layer(Sig/Pwr) And Via (51.079mm,53.823mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-17(52.029mm,55.149mm) on Top Layer(Sig/Pwr) And Pad U21-18(52.029mm,55.799mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.2mm) Between Pad U21-17(52.029mm,55.149mm) on Top Layer(Sig/Pwr) And Via (50.978mm,55.778mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.2mm) Between Pad U21-17(52.029mm,55.149mm) on Top Layer(Sig/Pwr) And Via (52.984mm,54.483mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-18(52.029mm,55.799mm) on Top Layer(Sig/Pwr) And Pad U21-19(52.029mm,56.449mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.2mm) Between Pad U21-18(52.029mm,55.799mm) on Top Layer(Sig/Pwr) And Via (51.029mm,55.118mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-19(52.029mm,56.449mm) on Top Layer(Sig/Pwr) And Pad U21-20(52.029mm,57.099mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.2mm) Between Pad U21-19(52.029mm,56.449mm) on Top Layer(Sig/Pwr) And Via (50.978mm,55.778mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.2mm) Between Pad U21-19(52.029mm,56.449mm) on Top Layer(Sig/Pwr) And Via (53.111mm,57.074mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-2(46.289mm,56.449mm) on Top Layer(Sig/Pwr) And Pad U21-3(46.289mm,55.799mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.2mm) Between Pad U21-2(46.289mm,56.449mm) on Top Layer(Sig/Pwr) And Via (45.364mm,57.099mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad U21-2(46.289mm,56.449mm) on Top Layer(Sig/Pwr) And Via (47.346mm,55.799mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.2mm) Between Pad U2-12(53.3mm,15.603mm) on Top Layer(Sig/Pwr) And Via (53.315mm,13.919mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-3(46.289mm,55.799mm) on Top Layer(Sig/Pwr) And Pad U21-4(46.289mm,55.149mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad U21-3(46.289mm,55.799mm) on Top Layer(Sig/Pwr) And Via (47.346mm,55.149mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-4(46.289mm,55.149mm) on Top Layer(Sig/Pwr) And Pad U21-5(46.289mm,54.499mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad U21-4(46.289mm,55.149mm) on Top Layer(Sig/Pwr) And Via (47.346mm,54.499mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad U21-4(46.289mm,55.149mm) on Top Layer(Sig/Pwr) And Via (47.346mm,55.799mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-5(46.289mm,54.499mm) on Top Layer(Sig/Pwr) And Pad U21-6(46.289mm,53.849mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad U21-5(46.289mm,54.499mm) on Top Layer(Sig/Pwr) And Via (47.346mm,53.849mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad U21-5(46.289mm,54.499mm) on Top Layer(Sig/Pwr) And Via (47.346mm,55.149mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-6(46.289mm,53.849mm) on Top Layer(Sig/Pwr) And Pad U21-7(46.289mm,53.199mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad U21-6(46.289mm,53.849mm) on Top Layer(Sig/Pwr) And Via (47.346mm,54.499mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-7(46.289mm,53.199mm) on Top Layer(Sig/Pwr) And Pad U21-8(46.289mm,52.549mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.2mm) Between Pad U21-7(46.289mm,53.199mm) on Top Layer(Sig/Pwr) And Via (47.346mm,53.849mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U21-8(46.289mm,52.549mm) on Top Layer(Sig/Pwr) And Pad U21-9(46.289mm,51.899mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad U21-8(46.289mm,52.549mm) on Top Layer(Sig/Pwr) And Via (47.752mm,52.705mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.2mm) Between Pad U22-7(39.198mm,2.687mm) on Top Layer(Sig/Pwr) And Via (39.141mm,1.143mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-1(46.289mm,36.097mm) on Top Layer(Sig/Pwr) And Pad U23-2(46.289mm,35.447mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-10(46.289mm,30.247mm) on Top Layer(Sig/Pwr) And Pad U23-9(46.289mm,30.897mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-11(52.029mm,30.247mm) on Top Layer(Sig/Pwr) And Pad U23-12(52.029mm,30.897mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.2mm) Between Pad U23-11(52.029mm,30.247mm) on Top Layer(Sig/Pwr) And Via (53.137mm,30.886mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-12(52.029mm,30.897mm) on Top Layer(Sig/Pwr) And Pad U23-13(52.029mm,31.547mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.2mm) Between Pad U23-12(52.029mm,30.897mm) on Top Layer(Sig/Pwr) And Via (51.066mm,31.598mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-13(52.029mm,31.547mm) on Top Layer(Sig/Pwr) And Pad U23-14(52.029mm,32.197mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.2mm) Between Pad U23-13(52.029mm,31.547mm) on Top Layer(Sig/Pwr) And Via (53.137mm,30.886mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-14(52.029mm,32.197mm) on Top Layer(Sig/Pwr) And Pad U23-15(52.029mm,32.847mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.2mm) Between Pad U23-14(52.029mm,32.197mm) on Top Layer(Sig/Pwr) And Via (50.876mm,32.842mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-15(52.029mm,32.847mm) on Top Layer(Sig/Pwr) And Pad U23-16(52.029mm,33.497mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-16(52.029mm,33.497mm) on Top Layer(Sig/Pwr) And Pad U23-17(52.029mm,34.147mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.2mm) Between Pad U23-16(52.029mm,33.497mm) on Top Layer(Sig/Pwr) And Via (50.876mm,32.842mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.2mm) Between Pad U23-16(52.029mm,33.497mm) on Top Layer(Sig/Pwr) And Via (50.927mm,34.138mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-17(52.029mm,34.147mm) on Top Layer(Sig/Pwr) And Pad U23-18(52.029mm,34.797mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-18(52.029mm,34.797mm) on Top Layer(Sig/Pwr) And Pad U23-19(52.029mm,35.447mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.2mm) Between Pad U23-18(52.029mm,34.797mm) on Top Layer(Sig/Pwr) And Via (50.927mm,34.138mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-19(52.029mm,35.447mm) on Top Layer(Sig/Pwr) And Pad U23-20(52.029mm,36.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.2mm) Between Pad U23-19(52.029mm,35.447mm) on Top Layer(Sig/Pwr) And Via (53.188mm,36.119mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-2(46.289mm,35.447mm) on Top Layer(Sig/Pwr) And Pad U23-3(46.289mm,34.797mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.2mm) Between Pad U23-2(46.289mm,35.447mm) on Top Layer(Sig/Pwr) And Via (45.412mm,34.782mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-3(46.289mm,34.797mm) on Top Layer(Sig/Pwr) And Pad U23-4(46.289mm,34.147mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.2mm) Between Pad U23-3(46.289mm,34.797mm) on Top Layer(Sig/Pwr) And Via (47.295mm,34.138mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-4(46.289mm,34.147mm) on Top Layer(Sig/Pwr) And Pad U23-5(46.289mm,33.497mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Pad U23-4(46.289mm,34.147mm) on Top Layer(Sig/Pwr) And Via (45.412mm,34.782mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-5(46.289mm,33.497mm) on Top Layer(Sig/Pwr) And Pad U23-6(46.289mm,32.847mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.103mm < 0.2mm) Between Pad U23-5(46.289mm,33.497mm) on Top Layer(Sig/Pwr) And Via (47.295mm,34.138mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.103mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-6(46.289mm,32.847mm) on Top Layer(Sig/Pwr) And Pad U23-7(46.289mm,32.197mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-7(46.289mm,32.197mm) on Top Layer(Sig/Pwr) And Pad U23-8(46.289mm,31.547mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U23-8(46.289mm,31.547mm) on Top Layer(Sig/Pwr) And Pad U23-9(46.289mm,30.897mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.2mm) Between Pad U25-1(114.734mm,36.702mm) on Top Layer(Sig/Pwr) And Via (113.182mm,36.043mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.2mm) Between Pad U25-12(109.784mm,41.782mm) on Top Layer(Sig/Pwr) And Via (111.15mm,41.173mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.2mm) Between Pad U25-13(109.784mm,40.512mm) on Top Layer(Sig/Pwr) And Via (111.15mm,41.173mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.2mm) Between Pad U25-5(114.734mm,41.782mm) on Top Layer(Sig/Pwr) And Via (113.182mm,41.275mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-1(46.289mm,46.623mm) on Top Layer(Sig/Pwr) And Pad U26-2(46.289mm,45.973mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-10(46.289mm,40.773mm) on Top Layer(Sig/Pwr) And Pad U26-9(46.289mm,41.423mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-11(52.029mm,40.773mm) on Top Layer(Sig/Pwr) And Pad U26-12(52.029mm,41.423mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-12(52.029mm,41.423mm) on Top Layer(Sig/Pwr) And Pad U26-13(52.029mm,42.073mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-13(52.029mm,42.073mm) on Top Layer(Sig/Pwr) And Pad U26-14(52.029mm,42.723mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-14(52.029mm,42.723mm) on Top Layer(Sig/Pwr) And Pad U26-15(52.029mm,43.373mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-15(52.029mm,43.373mm) on Top Layer(Sig/Pwr) And Pad U26-16(52.029mm,44.023mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-16(52.029mm,44.023mm) on Top Layer(Sig/Pwr) And Pad U26-17(52.029mm,44.673mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-17(52.029mm,44.673mm) on Top Layer(Sig/Pwr) And Pad U26-18(52.029mm,45.323mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-18(52.029mm,45.323mm) on Top Layer(Sig/Pwr) And Pad U26-19(52.029mm,45.973mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.2mm) Between Pad U26-18(52.029mm,45.323mm) on Top Layer(Sig/Pwr) And Via (53.01mm,44.653mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-19(52.029mm,45.973mm) on Top Layer(Sig/Pwr) And Pad U26-20(52.029mm,46.623mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-2(46.289mm,45.973mm) on Top Layer(Sig/Pwr) And Pad U26-3(46.289mm,45.323mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.2mm) Between Pad U26-2(46.289mm,45.973mm) on Top Layer(Sig/Pwr) And Via (45.314mm,45.339mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-3(46.289mm,45.323mm) on Top Layer(Sig/Pwr) And Pad U26-4(46.289mm,44.673mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.2mm) Between Pad U26-3(46.289mm,45.323mm) on Top Layer(Sig/Pwr) And Via (47.269mm,44.704mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-4(46.289mm,44.673mm) on Top Layer(Sig/Pwr) And Pad U26-5(46.289mm,44.023mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.2mm) Between Pad U26-4(46.289mm,44.673mm) on Top Layer(Sig/Pwr) And Via (45.314mm,45.339mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.093mm < 0.2mm) Between Pad U26-4(46.289mm,44.673mm) on Top Layer(Sig/Pwr) And Via (47.295mm,44.044mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.093mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-5(46.289mm,44.023mm) on Top Layer(Sig/Pwr) And Pad U26-6(46.289mm,43.373mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.2mm) Between Pad U26-5(46.289mm,44.023mm) on Top Layer(Sig/Pwr) And Via (47.269mm,44.704mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mm < 0.2mm) Between Pad U26-5(46.289mm,44.023mm) on Top Layer(Sig/Pwr) And Via (47.396mm,43.434mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.119mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-6(46.289mm,43.373mm) on Top Layer(Sig/Pwr) And Pad U26-7(46.289mm,42.723mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad U26-6(46.289mm,43.373mm) on Top Layer(Sig/Pwr) And Via (47.295mm,44.044mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Pad U26-6(46.289mm,43.373mm) on Top Layer(Sig/Pwr) And Via (47.396mm,42.799mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-7(46.289mm,42.723mm) on Top Layer(Sig/Pwr) And Pad U26-8(46.289mm,42.073mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U26-8(46.289mm,42.073mm) on Top Layer(Sig/Pwr) And Pad U26-9(46.289mm,41.423mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.2mm) Between Pad U26-8(46.289mm,42.073mm) on Top Layer(Sig/Pwr) And Via (47.523mm,42.088mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U27-1(66.843mm,76.216mm) on Bottom Layer(Sig/Pwr) And Pad U27-2(67.343mm,76.216mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U27-10(66.843mm,71.916mm) on Bottom Layer(Sig/Pwr) And Pad U27-9(67.343mm,71.916mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U27-2(67.343mm,76.216mm) on Bottom Layer(Sig/Pwr) And Pad U27-3(67.843mm,76.216mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U27-3(67.843mm,76.216mm) on Bottom Layer(Sig/Pwr) And Pad U27-4(68.343mm,76.216mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U27-4(68.343mm,76.216mm) on Bottom Layer(Sig/Pwr) And Pad U27-5(68.843mm,76.216mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U27-6(68.843mm,71.916mm) on Bottom Layer(Sig/Pwr) And Pad U27-7(68.343mm,71.916mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U27-7(68.343mm,71.916mm) on Bottom Layer(Sig/Pwr) And Pad U27-8(67.843mm,71.916mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U27-8(67.843mm,71.916mm) on Bottom Layer(Sig/Pwr) And Pad U27-9(67.343mm,71.916mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U5-1(116.831mm,44.365mm) on Bottom Layer(Sig/Pwr) And Pad U5-2(117.331mm,44.365mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U5-10(116.831mm,40.065mm) on Bottom Layer(Sig/Pwr) And Pad U5-9(117.331mm,40.065mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U5-2(117.331mm,44.365mm) on Bottom Layer(Sig/Pwr) And Pad U5-3(117.831mm,44.365mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U5-3(117.831mm,44.365mm) on Bottom Layer(Sig/Pwr) And Pad U5-4(118.331mm,44.365mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U5-4(118.331mm,44.365mm) on Bottom Layer(Sig/Pwr) And Pad U5-5(118.831mm,44.365mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U5-6(118.831mm,40.065mm) on Bottom Layer(Sig/Pwr) And Pad U5-7(118.331mm,40.065mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U5-7(118.331mm,40.065mm) on Bottom Layer(Sig/Pwr) And Pad U5-8(117.831mm,40.065mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U5-8(117.831mm,40.065mm) on Bottom Layer(Sig/Pwr) And Pad U5-9(117.331mm,40.065mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.2mm) Between Pad U6-2(31.09mm,70.135mm) on Top Layer(Sig/Pwr) And Via (30.886mm,71.806mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.2mm) Between Pad U6-3(29.82mm,70.135mm) on Top Layer(Sig/Pwr) And Via (29.591mm,71.806mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.2mm) Between Pad U6-4(28.55mm,70.135mm) on Top Layer(Sig/Pwr) And Via (28.346mm,71.806mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.2mm) Between Pad U6-5(27.28mm,70.135mm) on Top Layer(Sig/Pwr) And Via (27.076mm,71.806mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.2mm) Between Pad U6-6(26.01mm,70.135mm) on Top Layer(Sig/Pwr) And Via (25.832mm,71.806mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-1(25.976mm,55.097mm) on Top Layer(Sig/Pwr) And Pad U7-2(26.626mm,55.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-10(31.826mm,55.097mm) on Top Layer(Sig/Pwr) And Pad U7-9(31.176mm,55.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-11(31.826mm,60.837mm) on Top Layer(Sig/Pwr) And Pad U7-12(31.176mm,60.837mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-12(31.176mm,60.837mm) on Top Layer(Sig/Pwr) And Pad U7-13(30.526mm,60.837mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-13(30.526mm,60.837mm) on Top Layer(Sig/Pwr) And Pad U7-14(29.876mm,60.837mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.2mm) Between Pad U7-13(30.526mm,60.837mm) on Top Layer(Sig/Pwr) And Via (29.845mm,59.588mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-14(29.876mm,60.837mm) on Top Layer(Sig/Pwr) And Pad U7-15(29.226mm,60.837mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-15(29.226mm,60.837mm) on Top Layer(Sig/Pwr) And Pad U7-16(28.576mm,60.837mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.2mm) Between Pad U7-15(29.226mm,60.837mm) on Top Layer(Sig/Pwr) And Via (29.845mm,59.588mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-16(28.576mm,60.837mm) on Top Layer(Sig/Pwr) And Pad U7-17(27.926mm,60.837mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-17(27.926mm,60.837mm) on Top Layer(Sig/Pwr) And Pad U7-18(27.276mm,60.837mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.2mm) Between Pad U7-17(27.926mm,60.837mm) on Top Layer(Sig/Pwr) And Via (27.28mm,59.563mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-18(27.276mm,60.837mm) on Top Layer(Sig/Pwr) And Pad U7-19(26.626mm,60.837mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-19(26.626mm,60.837mm) on Top Layer(Sig/Pwr) And Pad U7-20(25.976mm,60.837mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.2mm) Between Pad U7-19(26.626mm,60.837mm) on Top Layer(Sig/Pwr) And Via (25.959mm,61.849mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.2mm) Between Pad U7-19(26.626mm,60.837mm) on Top Layer(Sig/Pwr) And Via (27.28mm,59.563mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-2(26.626mm,55.097mm) on Top Layer(Sig/Pwr) And Pad U7-3(27.276mm,55.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U7-2(26.626mm,55.097mm) on Top Layer(Sig/Pwr) And Via (25.984mm,54.051mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-3(27.276mm,55.097mm) on Top Layer(Sig/Pwr) And Pad U7-4(27.926mm,55.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-4(27.926mm,55.097mm) on Top Layer(Sig/Pwr) And Pad U7-5(28.576mm,55.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-5(28.576mm,55.097mm) on Top Layer(Sig/Pwr) And Pad U7-6(29.226mm,55.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-6(29.226mm,55.097mm) on Top Layer(Sig/Pwr) And Pad U7-7(29.876mm,55.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-7(29.876mm,55.097mm) on Top Layer(Sig/Pwr) And Pad U7-8(30.526mm,55.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad U7-8(30.526mm,55.097mm) on Top Layer(Sig/Pwr) And Pad U7-9(31.176mm,55.097mm) on Top Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U8-1(61.103mm,9.135mm) on Bottom Layer(Sig/Pwr) And Pad U8-2(61.603mm,9.135mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U8-10(61.103mm,4.835mm) on Bottom Layer(Sig/Pwr) And Pad U8-9(61.603mm,4.835mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U8-2(61.603mm,9.135mm) on Bottom Layer(Sig/Pwr) And Pad U8-3(62.103mm,9.135mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U8-3(62.103mm,9.135mm) on Bottom Layer(Sig/Pwr) And Pad U8-4(62.603mm,9.135mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U8-4(62.603mm,9.135mm) on Bottom Layer(Sig/Pwr) And Pad U8-5(63.103mm,9.135mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U8-6(63.103mm,4.835mm) on Bottom Layer(Sig/Pwr) And Pad U8-7(62.603mm,4.835mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U8-7(62.603mm,4.835mm) on Bottom Layer(Sig/Pwr) And Pad U8-8(62.103mm,4.835mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Pad U8-8(62.103mm,4.835mm) on Bottom Layer(Sig/Pwr) And Pad U8-9(61.603mm,4.835mm) on Bottom Layer(Sig/Pwr) [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.011mm < 0.2mm) Between Pad U9-10(55.909mm,7.391mm) on Top Layer(Sig/Pwr) And Via (55.804mm,8.89mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.011mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (1.092mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (2.362mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (1.092mm,26.275mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (2.362mm,26.275mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (1.092mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (2.362mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (1.727mm,25.005mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (2.997mm,25.005mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (1.727mm,27.545mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (2.997mm,27.545mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.2mm) Between Via (19.177mm,34.925mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (19.939mm,35.433mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.113mm] / [Bottom Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (2.362mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (3.632mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (2.362mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (3.632mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (2.997mm,30.085mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (4.267mm,30.085mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.2mm) Between Via (24.536mm,36.779mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (25.222mm,36.525mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.128mm] / [Bottom Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (25.137mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (25.787mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.2mm) Between Via (25.222mm,36.525mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (25.705mm,36.068mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.062mm] / [Bottom Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.185mm < 0.2mm) Between Via (25.552mm,51.613mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (26.34mm,51.638mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.185mm] / [Bottom Solder] Mask Sliver [0.185mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.2mm) Between Via (25.705mm,36.068mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (26.187mm,36.525mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.062mm] / [Bottom Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (25.787mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (26.437mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.2mm) Between Via (26.187mm,36.525mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (26.695mm,36.093mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.064mm] / [Bottom Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (26.437mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (27.087mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (26.443mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (27.093mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (26.695mm,36.093mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (27.203mm,36.5mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (26.695mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (27.203mm,48.92mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (27.087mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (27.737mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (27.093mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (27.743mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Via (27.203mm,48.92mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (27.711mm,49.301mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.2mm) Between Via (27.254mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (27.965mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.108mm] / [Bottom Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.2mm) Between Via (27.28mm,59.563mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (27.94mm,58.903mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.131mm] / [Bottom Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (27.737mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (28.387mm,26.238mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (27.743mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (28.393mm,20.498mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Via (27.94mm,58.903mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (28.575mm,58.191mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.15mm] / [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.2mm) Between Via (27.965mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (28.575mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.006mm] / [Bottom Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mm < 0.2mm) Between Via (28.169mm,48.971mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (28.727mm,49.428mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.119mm] / [Bottom Solder] Mask Sliver [0.119mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.2mm) Between Via (28.575mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (29.235mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.057mm] / [Bottom Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.011mm < 0.2mm) Between Via (28.702mm,36.195mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (29.235mm,35.89mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.011mm] / [Bottom Solder] Mask Sliver [0.011mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.2mm) Between Via (28.727mm,49.428mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (29.235mm,48.92mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.115mm] / [Bottom Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.2mm) Between Via (29.21mm,58.979mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (29.845mm,59.588mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.077mm] / [Bottom Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.135mm < 0.2mm) Between Via (29.235mm,35.89mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (29.718mm,36.449mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.135mm] / [Bottom Solder] Mask Sliver [0.135mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.2mm) Between Via (29.235mm,48.92mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (29.718mm,49.428mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.2mm) Between Via (29.235mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (29.845mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.006mm] / [Bottom Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.2mm) Between Via (29.845mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (30.531mm,56.49mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.083mm] / [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (3.632mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (4.902mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (3.632mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (4.902mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.2mm) Between Via (30.683mm,49.301mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (31.217mm,48.92mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.009mm < 0.2mm) Between Via (31.193mm,36.143mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (31.725mm,35.839mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.009mm] / [Bottom Solder] Mask Sliver [0.009mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (31.217mm,48.92mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (31.725mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.2mm) Between Via (31.725mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (32.207mm,48.895mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.044mm] / [Bottom Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.2mm) Between Via (32.207mm,48.895mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (32.715mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.064mm] / [Bottom Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.2mm) Between Via (32.715mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (33.196mm,48.922mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.025mm] / [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.2mm) Between Via (33.196mm,48.922mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (33.706mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.048mm] / [Bottom Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.2mm) Between Via (33.706mm,49.327mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (34.468mm,49.022mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.118mm] / [Bottom Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.2mm) Between Via (34.468mm,43.104mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (34.976mm,42.596mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.115mm] / [Bottom Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.2mm) Between Via (34.468mm,43.104mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (34.976mm,43.663mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.2mm) Between Via (34.519mm,38.125mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (34.874mm,38.633mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.017mm] / [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.2mm) Between Via (34.519mm,38.125mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (35.001mm,37.617mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.2mm) Between Via (34.544mm,39.116mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (34.976mm,39.624mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.064mm] / [Bottom Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Via (34.569mm,40.107mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (34.95mm,40.615mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.2mm) Between Via (34.569mm,40.107mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (34.976mm,39.624mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.028mm] / [Bottom Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (35.151mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (35.801mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.2mm) Between Via (35.801mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (36.449mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.044mm] / [Bottom Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.2mm) Between Via (36.449mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (37.135mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.083mm] / [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (36.451mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (37.101mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (37.101mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (37.751mm,22.631mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.2mm) Between Via (37.135mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (37.744mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.006mm] / [Bottom Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Via (37.744mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (38.379mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.2mm) Between Via (38.354mm,59.08mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (39.141mm,59.004mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.188mm] / [Bottom Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.2mm) Between Via (38.379mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (39.04mm,26.289mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.057mm] / [Bottom Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.2mm) Between Via (38.379mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (38.989mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.006mm] / [Bottom Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Via (38.989mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (39.624mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.2mm) Between Via (39.624mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (40.284mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.057mm] / [Bottom Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (4.267mm,30.085mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (5.537mm,30.085mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (4.902mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (6.172mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (4.902mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (6.172mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.2mm) Between Via (40.284mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (40.933mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.046mm] / [Bottom Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.2mm) Between Via (40.933mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (41.58mm,56.083mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.043mm] / [Bottom Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.164mm < 0.2mm) Between Via (44.704mm,47.625mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (45.085mm,48.514mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.164mm] / [Bottom Solder] Mask Sliver [0.164mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.2mm) Between Via (45.085mm,48.514mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (45.847mm,48.133mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.049mm] / [Bottom Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.2mm) Between Via (47.269mm,20.549mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.269mm,21.209mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.057mm] / [Bottom Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.2mm) Between Via (47.269mm,21.209mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.269mm,21.869mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.057mm] / [Bottom Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.2mm) Between Via (47.269mm,21.869mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.269mm,22.53mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.057mm] / [Bottom Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Via (47.269mm,22.53mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.269mm,23.165mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Via (47.269mm,23.165mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.269mm,23.8mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.2mm) Between Via (47.269mm,44.704mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.295mm,44.044mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.058mm] / [Bottom Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.2mm) Between Via (47.295mm,34.138mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.803mm,33.528mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.19mm] / [Bottom Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.2mm) Between Via (47.295mm,44.044mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.396mm,43.434mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.015mm] / [Bottom Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (47.346mm,53.849mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.346mm,54.499mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (47.346mm,54.499mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.346mm,55.149mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Via (47.346mm,55.149mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.346mm,55.799mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Via (47.396mm,42.799mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.396mm,43.434mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mm < 0.2mm) Between Via (47.396mm,42.799mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.523mm,42.088mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.119mm] / [Bottom Solder] Mask Sliver [0.119mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Via (47.803mm,33.528mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.828mm,32.893mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.2mm) Between Via (47.828mm,32.893mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.854mm,32.233mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.058mm] / [Bottom Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.2mm) Between Via (47.854mm,32.233mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.93mm,31.572mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.062mm] / [Bottom Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.2mm) Between Via (47.904mm,30.912mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (47.93mm,31.572mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.058mm] / [Bottom Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.2mm) Between Via (50.978mm,55.778mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (51.029mm,55.118mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.059mm] / [Bottom Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.2mm) Between Via (53.01mm,44.653mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (53.645mm,45.314mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.113mm] / [Bottom Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.2mm) Between Via (53.01mm,44.653mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (53.823mm,44.094mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.183mm] / [Bottom Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.2mm) Between Via (54.407mm,67.716mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (54.762mm,66.802mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.164mm < 0.2mm) Between Via (54.534mm,33.553mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (54.762mm,32.614mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.164mm] / [Bottom Solder] Mask Sliver [0.164mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.2mm) Between Via (54.559mm,13.919mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (55.194mm,13.36mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.043mm] / [Bottom Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.124mm < 0.2mm) Between Via (59.893mm,38.964mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (60.808mm,38.811mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.124mm] / [Bottom Solder] Mask Sliver [0.124mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (6.172mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (7.442mm,23.735mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (6.172mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (7.442mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (7.442mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (8.712mm,28.815mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.2mm) Between Via (70.993mm,55.245mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (71.577mm,54.585mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.079mm] / [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.2mm) Between Via (73.254mm,43.51mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (73.863mm,42.977mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.007mm] / [Bottom Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.2mm) Between Via (74.549mm,8.763mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (74.651mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.092mm] / [Bottom Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.2mm) Between Via (8.077mm,27.545mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (9.347mm,27.545mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.2mm) Between Via (82.347mm,71.145mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (83.079mm,71.326mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.154mm < 0.2mm) Between Via (88.544mm,7.874mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (88.9mm,8.763mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.154mm] / [Bottom Solder] Mask Sliver [0.154mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.2mm) Between Via (90.195mm,71.42mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (91.059mm,71.501mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.064mm] / [Bottom Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.2mm) Between Via (91.059mm,71.501mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) And Via (91.796mm,71.272mm) from Top Layer(Sig/Pwr) to Bottom Layer(Sig/Pwr) [Top Solder] Mask Sliver [0.068mm] / [Bottom Solder] Mask Sliver [0.068mm]
Rule Violations :623

Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Arc (61.659mm,72.226mm) on Top Overlay And Pad U10-16(61.328mm,73.205mm) on Top Layer(Sig/Pwr) [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.2mm) Between Pad C10-1(16.88mm,47.092mm) on Top Layer(Sig/Pwr) And Text "O1" (16.207mm,45.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C10-1(16.88mm,47.092mm) on Top Layer(Sig/Pwr) And Track (16.008mm,46.298mm)(19.501mm,46.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C10-1(16.88mm,47.092mm) on Top Layer(Sig/Pwr) And Track (16.008mm,47.885mm)(19.501mm,47.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C10-2(18.63mm,47.092mm) on Top Layer(Sig/Pwr) And Track (16.008mm,46.298mm)(19.501mm,46.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C10-2(18.63mm,47.092mm) on Top Layer(Sig/Pwr) And Track (16.008mm,47.885mm)(19.501mm,47.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C1-1(12.144mm,27.681mm) on Top Layer(Sig/Pwr) And Track (11.144mm,25.046mm)(11.144mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.2mm) Between Pad C1-1(12.144mm,27.681mm) on Top Layer(Sig/Pwr) And Track (11.144mm,28.446mm)(13.144mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C1-1(12.144mm,27.681mm) on Top Layer(Sig/Pwr) And Track (13.144mm,25.046mm)(13.144mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.2mm) Between Pad C1-1(12.144mm,27.681mm) on Top Layer(Sig/Pwr) And Track (13.146mm,25.046mm)(13.146mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C11-1(41.261mm,49.124mm) on Top Layer(Sig/Pwr) And Track (38.64mm,48.33mm)(42.132mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C11-1(41.261mm,49.124mm) on Top Layer(Sig/Pwr) And Track (38.64mm,49.917mm)(42.132mm,49.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C11-2(39.511mm,49.124mm) on Top Layer(Sig/Pwr) And Track (38.64mm,48.33mm)(42.132mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C11-2(39.511mm,49.124mm) on Top Layer(Sig/Pwr) And Track (38.64mm,49.917mm)(42.132mm,49.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C1-2(12.144mm,25.811mm) on Top Layer(Sig/Pwr) And Track (11.144mm,25.046mm)(11.144mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.2mm) Between Pad C1-2(12.144mm,25.811mm) on Top Layer(Sig/Pwr) And Track (11.144mm,25.046mm)(13.144mm,25.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C1-2(12.144mm,25.811mm) on Top Layer(Sig/Pwr) And Track (13.144mm,25.046mm)(13.144mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.2mm) Between Pad C1-2(12.144mm,25.811mm) on Top Layer(Sig/Pwr) And Track (13.146mm,25.046mm)(13.146mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C12-1(16.129mm,38.975mm) on Top Layer(Sig/Pwr) And Track (15.335mm,36.354mm)(15.335mm,39.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C12-1(16.129mm,38.975mm) on Top Layer(Sig/Pwr) And Track (16.923mm,36.354mm)(16.923mm,39.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C12-2(16.129mm,37.225mm) on Top Layer(Sig/Pwr) And Track (15.335mm,36.354mm)(15.335mm,39.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C12-2(16.129mm,37.225mm) on Top Layer(Sig/Pwr) And Track (16.923mm,36.354mm)(16.923mm,39.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C13-1(18.694mm,54.443mm) on Top Layer(Sig/Pwr) And Track (17.901mm,51.822mm)(17.901mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C13-1(18.694mm,54.443mm) on Top Layer(Sig/Pwr) And Track (19.488mm,51.822mm)(19.488mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C13-2(18.694mm,52.693mm) on Top Layer(Sig/Pwr) And Track (17.901mm,51.822mm)(17.901mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C13-2(18.694mm,52.693mm) on Top Layer(Sig/Pwr) And Track (19.488mm,51.822mm)(19.488mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C14-1(18.683mm,33.122mm) on Top Layer(Sig/Pwr) And Track (17.812mm,32.328mm)(21.304mm,32.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C14-1(18.683mm,33.122mm) on Top Layer(Sig/Pwr) And Track (17.812mm,33.915mm)(21.304mm,33.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C14-2(20.433mm,33.122mm) on Top Layer(Sig/Pwr) And Track (17.812mm,32.328mm)(21.304mm,32.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C14-2(20.433mm,33.122mm) on Top Layer(Sig/Pwr) And Track (17.812mm,33.915mm)(21.304mm,33.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C15-1(14.122mm,44.755mm) on Top Layer(Sig/Pwr) And Track (13.329mm,43.884mm)(13.329mm,47.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C15-1(14.122mm,44.755mm) on Top Layer(Sig/Pwr) And Track (14.916mm,43.884mm)(14.916mm,47.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C15-2(14.122mm,46.505mm) on Top Layer(Sig/Pwr) And Track (13.329mm,43.884mm)(13.329mm,47.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C15-2(14.122mm,46.505mm) on Top Layer(Sig/Pwr) And Track (14.916mm,43.884mm)(14.916mm,47.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C16-1(14.148mm,41.021mm) on Top Layer(Sig/Pwr) And Track (13.354mm,38.4mm)(13.354mm,41.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C16-1(14.148mm,41.021mm) on Top Layer(Sig/Pwr) And Track (14.942mm,38.4mm)(14.942mm,41.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C16-2(14.148mm,39.271mm) on Top Layer(Sig/Pwr) And Track (13.354mm,38.4mm)(13.354mm,41.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C16-2(14.148mm,39.271mm) on Top Layer(Sig/Pwr) And Track (14.942mm,38.4mm)(14.942mm,41.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C17-1(38.823mm,32.08mm) on Top Layer(Sig/Pwr) And Track (36.201mm,31.286mm)(39.694mm,31.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad C17-1(38.823mm,32.08mm) on Top Layer(Sig/Pwr) And Track (36.201mm,32.81mm)(39.694mm,32.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C17-1(38.823mm,32.08mm) on Top Layer(Sig/Pwr) And Track (36.201mm,32.874mm)(39.694mm,32.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C17-2(37.073mm,32.08mm) on Top Layer(Sig/Pwr) And Track (36.201mm,31.286mm)(39.694mm,31.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad C17-2(37.073mm,32.08mm) on Top Layer(Sig/Pwr) And Track (36.201mm,32.81mm)(39.694mm,32.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C17-2(37.073mm,32.08mm) on Top Layer(Sig/Pwr) And Track (36.201mm,32.874mm)(39.694mm,32.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C18-1(41.261mm,47.523mm) on Top Layer(Sig/Pwr) And Track (38.64mm,46.73mm)(42.132mm,46.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C18-1(41.261mm,47.523mm) on Top Layer(Sig/Pwr) And Track (38.64mm,48.317mm)(42.132mm,48.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C18-2(39.511mm,47.523mm) on Top Layer(Sig/Pwr) And Track (38.64mm,46.73mm)(42.132mm,46.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C18-2(39.511mm,47.523mm) on Top Layer(Sig/Pwr) And Track (38.64mm,48.317mm)(42.132mm,48.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C19-1(8.329mm,33.706mm) on Top Layer(Sig/Pwr) And Track (5.707mm,32.912mm)(9.2mm,32.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C19-1(8.329mm,33.706mm) on Top Layer(Sig/Pwr) And Track (5.707mm,34.5mm)(9.2mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C19-2(6.579mm,33.706mm) on Top Layer(Sig/Pwr) And Track (5.707mm,32.912mm)(9.2mm,32.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C19-2(6.579mm,33.706mm) on Top Layer(Sig/Pwr) And Track (5.707mm,34.5mm)(9.2mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C20-1(12.735mm,70.337mm) on Top Layer(Sig/Pwr) And Track (11.864mm,69.543mm)(15.357mm,69.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C20-1(12.735mm,70.337mm) on Top Layer(Sig/Pwr) And Track (11.864mm,71.131mm)(15.357mm,71.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C20-2(14.485mm,70.337mm) on Top Layer(Sig/Pwr) And Track (11.864mm,69.543mm)(15.357mm,69.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C20-2(14.485mm,70.337mm) on Top Layer(Sig/Pwr) And Track (11.864mm,71.131mm)(15.357mm,71.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.2mm) Between Pad C2-1(14.146mm,27.681mm) on Top Layer(Sig/Pwr) And Track (13.144mm,25.046mm)(13.144mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C2-1(14.146mm,27.681mm) on Top Layer(Sig/Pwr) And Track (13.146mm,25.046mm)(13.146mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.2mm) Between Pad C2-1(14.146mm,27.681mm) on Top Layer(Sig/Pwr) And Track (13.146mm,28.446mm)(15.146mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C2-1(14.146mm,27.681mm) on Top Layer(Sig/Pwr) And Track (15.146mm,25.046mm)(15.146mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C21-1(33.884mm,55.872mm) on Top Layer(Sig/Pwr) And Track (33.09mm,55.001mm)(33.09mm,58.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad C21-1(33.884mm,55.872mm) on Top Layer(Sig/Pwr) And Track (34.669mm,55.001mm)(34.669mm,58.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C21-1(33.884mm,55.872mm) on Top Layer(Sig/Pwr) And Track (34.677mm,55.001mm)(34.677mm,58.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C21-2(33.884mm,57.622mm) on Top Layer(Sig/Pwr) And Track (33.09mm,55.001mm)(33.09mm,58.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad C21-2(33.884mm,57.622mm) on Top Layer(Sig/Pwr) And Track (34.669mm,55.001mm)(34.669mm,58.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C21-2(33.884mm,57.622mm) on Top Layer(Sig/Pwr) And Track (34.677mm,55.001mm)(34.677mm,58.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.2mm) Between Pad C2-2(14.146mm,25.811mm) on Top Layer(Sig/Pwr) And Track (13.144mm,25.046mm)(13.144mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C2-2(14.146mm,25.811mm) on Top Layer(Sig/Pwr) And Track (13.146mm,25.046mm)(13.146mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.2mm) Between Pad C2-2(14.146mm,25.811mm) on Top Layer(Sig/Pwr) And Track (13.146mm,25.046mm)(15.146mm,25.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C2-2(14.146mm,25.811mm) on Top Layer(Sig/Pwr) And Track (15.146mm,25.046mm)(15.146mm,28.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C22-1(35.458mm,59.352mm) on Top Layer(Sig/Pwr) And Text "R24" (34.569mm,59.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C22-1(35.458mm,59.352mm) on Top Layer(Sig/Pwr) And Track (34.665mm,58.481mm)(34.665mm,61.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C22-1(35.458mm,59.352mm) on Top Layer(Sig/Pwr) And Track (36.252mm,58.481mm)(36.252mm,61.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C22-2(35.458mm,61.102mm) on Top Layer(Sig/Pwr) And Track (34.665mm,58.481mm)(34.665mm,61.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C22-2(35.458mm,61.102mm) on Top Layer(Sig/Pwr) And Track (36.252mm,58.481mm)(36.252mm,61.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C23-1(118.593mm,8.749mm) on Top Layer(Sig/Pwr) And Track (117.799mm,6.128mm)(117.799mm,9.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C23-1(118.593mm,8.749mm) on Top Layer(Sig/Pwr) And Track (119.386mm,6.128mm)(119.386mm,9.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C23-2(118.593mm,6.999mm) on Top Layer(Sig/Pwr) And Track (117.799mm,6.128mm)(117.799mm,9.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C23-2(118.593mm,6.999mm) on Top Layer(Sig/Pwr) And Track (119.386mm,6.128mm)(119.386mm,9.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C24-1(117.156mm,66.472mm) on Top Layer(Sig/Pwr) And Track (114.535mm,65.678mm)(118.027mm,65.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C24-1(117.156mm,66.472mm) on Top Layer(Sig/Pwr) And Track (114.535mm,67.266mm)(118.027mm,67.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C24-2(115.406mm,66.472mm) on Top Layer(Sig/Pwr) And Track (114.535mm,65.678mm)(118.027mm,65.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C24-2(115.406mm,66.472mm) on Top Layer(Sig/Pwr) And Track (114.535mm,67.266mm)(118.027mm,67.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C25-1(44.933mm,15.602mm) on Top Layer(Sig/Pwr) And Track (44.139mm,12.98mm)(44.139mm,16.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C25-1(44.933mm,15.602mm) on Top Layer(Sig/Pwr) And Track (45.726mm,12.98mm)(45.726mm,16.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C25-2(44.933mm,13.852mm) on Top Layer(Sig/Pwr) And Track (44.139mm,12.98mm)(44.139mm,16.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C25-2(44.933mm,13.852mm) on Top Layer(Sig/Pwr) And Track (45.726mm,12.98mm)(45.726mm,16.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C26-1(35.415mm,73.056mm) on Top Layer(Sig/Pwr) And Track (34.621mm,72.185mm)(34.621mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad C26-1(35.415mm,73.056mm) on Top Layer(Sig/Pwr) And Track (34.623mm,72.185mm)(34.623mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C26-1(35.415mm,73.056mm) on Top Layer(Sig/Pwr) And Track (36.209mm,72.185mm)(36.209mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C26-2(35.415mm,74.806mm) on Top Layer(Sig/Pwr) And Track (34.621mm,72.185mm)(34.621mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad C26-2(35.415mm,74.806mm) on Top Layer(Sig/Pwr) And Track (34.623mm,72.185mm)(34.623mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C26-2(35.415mm,74.806mm) on Top Layer(Sig/Pwr) And Track (36.209mm,72.185mm)(36.209mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C27-1(117.845mm,37.77mm) on Bottom Layer(Sig/Pwr) And Track (116.973mm,36.976mm)(120.466mm,36.976mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C27-1(117.845mm,37.77mm) on Bottom Layer(Sig/Pwr) And Track (116.973mm,38.564mm)(120.466mm,38.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C27-2(119.595mm,37.77mm) on Bottom Layer(Sig/Pwr) And Text "FL1" (120.447mm,37.324mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C27-2(119.595mm,37.77mm) on Bottom Layer(Sig/Pwr) And Track (116.973mm,36.976mm)(120.466mm,36.976mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C27-2(119.595mm,37.77mm) on Bottom Layer(Sig/Pwr) And Track (116.973mm,38.564mm)(120.466mm,38.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C28-1(35.597mm,65.148mm) on Top Layer(Sig/Pwr) And Track (34.803mm,64.277mm)(34.803mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad C28-1(35.597mm,65.148mm) on Top Layer(Sig/Pwr) And Track (34.805mm,64.277mm)(34.805mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C28-1(35.597mm,65.148mm) on Top Layer(Sig/Pwr) And Track (36.391mm,64.277mm)(36.391mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C28-2(35.597mm,66.898mm) on Top Layer(Sig/Pwr) And Track (34.803mm,64.277mm)(34.803mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad C28-2(35.597mm,66.898mm) on Top Layer(Sig/Pwr) And Track (34.805mm,64.277mm)(34.805mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C28-2(35.597mm,66.898mm) on Top Layer(Sig/Pwr) And Track (36.391mm,64.277mm)(36.391mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C29-1(22.784mm,55.721mm) on Top Layer(Sig/Pwr) And Track (21.99mm,54.849mm)(21.99mm,58.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C29-1(22.784mm,55.721mm) on Top Layer(Sig/Pwr) And Track (23.578mm,54.849mm)(23.578mm,58.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C29-2(22.784mm,57.471mm) on Top Layer(Sig/Pwr) And Track (21.99mm,54.849mm)(21.99mm,58.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C29-2(22.784mm,57.471mm) on Top Layer(Sig/Pwr) And Track (23.578mm,54.849mm)(23.578mm,58.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C30-1(24.405mm,59.233mm) on Top Layer(Sig/Pwr) And Text "R131" (23.52mm,58.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C30-1(24.405mm,59.233mm) on Top Layer(Sig/Pwr) And Track (23.612mm,58.362mm)(23.612mm,61.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C30-1(24.405mm,59.233mm) on Top Layer(Sig/Pwr) And Track (25.199mm,58.362mm)(25.199mm,61.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C30-2(24.405mm,60.983mm) on Top Layer(Sig/Pwr) And Track (23.612mm,58.362mm)(23.612mm,61.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C30-2(24.405mm,60.983mm) on Top Layer(Sig/Pwr) And Track (25.199mm,58.362mm)(25.199mm,61.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C3-1(12.171mm,15.493mm) on Top Layer(Sig/Pwr) And Track (11.171mm,12.858mm)(11.171mm,16.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.2mm) Between Pad C3-1(12.171mm,15.493mm) on Top Layer(Sig/Pwr) And Track (11.171mm,16.258mm)(13.171mm,16.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C3-1(12.171mm,15.493mm) on Top Layer(Sig/Pwr) And Track (13.171mm,12.858mm)(13.171mm,16.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.2mm) Between Pad C3-1(12.171mm,15.493mm) on Top Layer(Sig/Pwr) And Track (13.173mm,12.854mm)(13.173mm,16.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C31-1(62.064mm,2.946mm) on Bottom Layer(Sig/Pwr) And Track (59.442mm,2.153mm)(62.935mm,2.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C31-1(62.064mm,2.946mm) on Bottom Layer(Sig/Pwr) And Track (59.442mm,3.74mm)(62.935mm,3.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C31-2(60.314mm,2.946mm) on Bottom Layer(Sig/Pwr) And Text "FL2" (60.858mm,2.704mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C31-2(60.314mm,2.946mm) on Bottom Layer(Sig/Pwr) And Track (59.442mm,2.153mm)(62.935mm,2.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C31-2(60.314mm,2.946mm) on Bottom Layer(Sig/Pwr) And Track (59.442mm,3.74mm)(62.935mm,3.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C3-2(12.171mm,13.623mm) on Top Layer(Sig/Pwr) And Track (11.171mm,12.858mm)(11.171mm,16.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.2mm) Between Pad C3-2(12.171mm,13.623mm) on Top Layer(Sig/Pwr) And Track (11.171mm,12.858mm)(13.171mm,12.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C3-2(12.171mm,13.623mm) on Top Layer(Sig/Pwr) And Track (13.171mm,12.858mm)(13.171mm,16.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.2mm) Between Pad C3-2(12.171mm,13.623mm) on Top Layer(Sig/Pwr) And Track (13.173mm,12.854mm)(13.173mm,16.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C32-1(45.009mm,7.407mm) on Top Layer(Sig/Pwr) And Track (44.215mm,4.786mm)(44.215mm,8.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C32-1(45.009mm,7.407mm) on Top Layer(Sig/Pwr) And Track (45.803mm,4.786mm)(45.803mm,8.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C32-2(45.009mm,5.657mm) on Top Layer(Sig/Pwr) And Track (44.215mm,4.786mm)(44.215mm,8.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C32-2(45.009mm,5.657mm) on Top Layer(Sig/Pwr) And Track (45.803mm,4.786mm)(45.803mm,8.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C33-1(64.622mm,73.205mm) on Top Layer(Sig/Pwr) And Track (63.828mm,72.334mm)(63.828mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.2mm) Between Pad C33-1(64.622mm,73.205mm) on Top Layer(Sig/Pwr) And Track (63.862mm,72.334mm)(63.862mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C33-1(64.622mm,73.205mm) on Top Layer(Sig/Pwr) And Track (65.415mm,72.334mm)(65.415mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C33-2(64.622mm,74.955mm) on Top Layer(Sig/Pwr) And Track (63.828mm,72.334mm)(63.828mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.2mm) Between Pad C33-2(64.622mm,74.955mm) on Top Layer(Sig/Pwr) And Track (63.862mm,72.334mm)(63.862mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C33-2(64.622mm,74.955mm) on Top Layer(Sig/Pwr) And Track (65.415mm,72.334mm)(65.415mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C34-1(50.296mm,73.334mm) on Top Layer(Sig/Pwr) And Track (49.502mm,72.463mm)(49.502mm,75.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C34-1(50.296mm,73.334mm) on Top Layer(Sig/Pwr) And Track (51.09mm,72.463mm)(51.09mm,75.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C34-2(50.296mm,75.084mm) on Top Layer(Sig/Pwr) And Track (49.502mm,72.463mm)(49.502mm,75.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C34-2(50.296mm,75.084mm) on Top Layer(Sig/Pwr) And Track (51.09mm,72.463mm)(51.09mm,75.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C35-1(41.834mm,21.202mm) on Top Layer(Sig/Pwr) And Track (41.04mm,20.331mm)(41.04mm,23.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C35-1(41.834mm,21.202mm) on Top Layer(Sig/Pwr) And Track (42.628mm,20.331mm)(42.628mm,23.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C35-2(41.834mm,22.952mm) on Top Layer(Sig/Pwr) And Track (41.04mm,20.331mm)(41.04mm,23.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C35-2(41.834mm,22.952mm) on Top Layer(Sig/Pwr) And Track (42.628mm,20.331mm)(42.628mm,23.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C36-1(43.409mm,24.703mm) on Top Layer(Sig/Pwr) And Track (42.615mm,23.832mm)(42.615mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad C36-1(43.409mm,24.703mm) on Top Layer(Sig/Pwr) And Track (42.628mm,23.832mm)(42.628mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C36-1(43.409mm,24.703mm) on Top Layer(Sig/Pwr) And Track (44.202mm,23.832mm)(44.202mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C36-2(43.409mm,26.453mm) on Top Layer(Sig/Pwr) And Track (42.615mm,23.832mm)(42.615mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad C36-2(43.409mm,26.453mm) on Top Layer(Sig/Pwr) And Track (42.628mm,23.832mm)(42.628mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C36-2(43.409mm,26.453mm) on Top Layer(Sig/Pwr) And Track (44.202mm,23.832mm)(44.202mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C37-1(63.602mm,33.503mm) on Top Layer(Sig/Pwr) And Track (60.98mm,32.709mm)(64.473mm,32.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C37-1(63.602mm,33.503mm) on Top Layer(Sig/Pwr) And Track (60.98mm,34.296mm)(64.473mm,34.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C37-2(61.852mm,33.503mm) on Top Layer(Sig/Pwr) And Track (60.98mm,32.709mm)(64.473mm,32.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C37-2(61.852mm,33.503mm) on Top Layer(Sig/Pwr) And Track (60.98mm,34.296mm)(64.473mm,34.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C38-1(70.663mm,35.904mm) on Bottom Layer(Sig/Pwr) And Track (69.869mm,35.033mm)(69.869mm,38.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C38-1(70.663mm,35.904mm) on Bottom Layer(Sig/Pwr) And Track (71.457mm,35.033mm)(71.457mm,38.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C38-2(70.663mm,37.654mm) on Bottom Layer(Sig/Pwr) And Text "D45" (70.404mm,36.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C38-2(70.663mm,37.654mm) on Bottom Layer(Sig/Pwr) And Track (69.869mm,35.033mm)(69.869mm,38.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C38-2(70.663mm,37.654mm) on Bottom Layer(Sig/Pwr) And Track (71.457mm,35.033mm)(71.457mm,38.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C39-1(72.977mm,47.193mm) on Bottom Layer(Sig/Pwr) And Track (72.106mm,46.399mm)(75.598mm,46.399mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C39-1(72.977mm,47.193mm) on Bottom Layer(Sig/Pwr) And Track (72.106mm,47.987mm)(75.598mm,47.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C39-2(74.727mm,47.193mm) on Bottom Layer(Sig/Pwr) And Track (72.106mm,46.399mm)(75.598mm,46.399mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C39-2(74.727mm,47.193mm) on Bottom Layer(Sig/Pwr) And Track (72.106mm,47.987mm)(75.598mm,47.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C40-1(63.588mm,45.644mm) on Top Layer(Sig/Pwr) And Track (60.966mm,44.85mm)(64.459mm,44.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C40-1(63.588mm,45.644mm) on Top Layer(Sig/Pwr) And Track (60.966mm,46.438mm)(64.459mm,46.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C40-2(61.838mm,45.644mm) on Top Layer(Sig/Pwr) And Track (60.966mm,44.85mm)(64.459mm,44.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C40-2(61.838mm,45.644mm) on Top Layer(Sig/Pwr) And Track (60.966mm,46.438mm)(64.459mm,46.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.2mm) Between Pad C4-1(14.173mm,15.489mm) on Top Layer(Sig/Pwr) And Track (13.171mm,12.858mm)(13.171mm,16.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C4-1(14.173mm,15.489mm) on Top Layer(Sig/Pwr) And Track (13.173mm,12.854mm)(13.173mm,16.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.2mm) Between Pad C4-1(14.173mm,15.489mm) on Top Layer(Sig/Pwr) And Track (13.173mm,16.254mm)(15.173mm,16.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C4-1(14.173mm,15.489mm) on Top Layer(Sig/Pwr) And Track (15.173mm,12.854mm)(15.173mm,16.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C41-1(66.929mm,35.904mm) on Bottom Layer(Sig/Pwr) And Track (66.135mm,35.033mm)(66.135mm,38.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C41-1(66.929mm,35.904mm) on Bottom Layer(Sig/Pwr) And Track (67.723mm,35.033mm)(67.723mm,38.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C41-2(66.929mm,37.654mm) on Bottom Layer(Sig/Pwr) And Text "D46" (66.644mm,36.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C41-2(66.929mm,37.654mm) on Bottom Layer(Sig/Pwr) And Track (66.135mm,35.033mm)(66.135mm,38.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C41-2(66.929mm,37.654mm) on Bottom Layer(Sig/Pwr) And Track (67.723mm,35.033mm)(67.723mm,38.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.2mm) Between Pad C4-2(14.173mm,13.619mm) on Top Layer(Sig/Pwr) And Track (13.171mm,12.858mm)(13.171mm,16.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C4-2(14.173mm,13.619mm) on Top Layer(Sig/Pwr) And Track (13.173mm,12.854mm)(13.173mm,16.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.2mm) Between Pad C4-2(14.173mm,13.619mm) on Top Layer(Sig/Pwr) And Track (13.173mm,12.854mm)(15.173mm,12.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C4-2(14.173mm,13.619mm) on Top Layer(Sig/Pwr) And Track (15.173mm,12.854mm)(15.173mm,16.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C42-1(63.486mm,57.785mm) on Top Layer(Sig/Pwr) And Track (60.865mm,56.991mm)(64.357mm,56.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C42-1(63.486mm,57.785mm) on Top Layer(Sig/Pwr) And Track (60.865mm,58.579mm)(64.357mm,58.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C42-2(61.736mm,57.785mm) on Top Layer(Sig/Pwr) And Track (60.865mm,56.991mm)(64.357mm,56.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C42-2(61.736mm,57.785mm) on Top Layer(Sig/Pwr) And Track (60.865mm,58.579mm)(64.357mm,58.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C43-1(67.92mm,43.852mm) on Bottom Layer(Sig/Pwr) And Track (67.126mm,41.231mm)(67.126mm,44.723mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C43-1(67.92mm,43.852mm) on Bottom Layer(Sig/Pwr) And Track (68.713mm,41.231mm)(68.713mm,44.723mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C43-2(67.92mm,42.102mm) on Bottom Layer(Sig/Pwr) And Track (67.126mm,41.231mm)(67.126mm,44.723mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C43-2(67.92mm,42.102mm) on Bottom Layer(Sig/Pwr) And Track (68.713mm,41.231mm)(68.713mm,44.723mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C44-1(32.791mm,26.287mm) on Top Layer(Sig/Pwr) And Track (31.998mm,23.665mm)(31.998mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad C44-1(32.791mm,26.287mm) on Top Layer(Sig/Pwr) And Track (32.061mm,23.665mm)(32.061mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C44-1(32.791mm,26.287mm) on Top Layer(Sig/Pwr) And Track (33.585mm,23.665mm)(33.585mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C44-2(32.791mm,24.537mm) on Top Layer(Sig/Pwr) And Track (31.998mm,23.665mm)(31.998mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad C44-2(32.791mm,24.537mm) on Top Layer(Sig/Pwr) And Track (32.061mm,23.665mm)(32.061mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C44-2(32.791mm,24.537mm) on Top Layer(Sig/Pwr) And Track (33.585mm,23.665mm)(33.585mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C45-1(31.267mm,22.77mm) on Top Layer(Sig/Pwr) And Track (30.474mm,20.149mm)(30.474mm,23.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C45-1(31.267mm,22.77mm) on Top Layer(Sig/Pwr) And Track (32.061mm,20.149mm)(32.061mm,23.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C45-2(31.267mm,21.02mm) on Top Layer(Sig/Pwr) And Track (30.474mm,20.149mm)(30.474mm,23.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C45-2(31.267mm,21.02mm) on Top Layer(Sig/Pwr) And Track (32.061mm,20.149mm)(32.061mm,23.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C46-1(47.127mm,28.854mm) on Top Layer(Sig/Pwr) And Text "R256" (46.152mm,28.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C46-1(47.127mm,28.854mm) on Top Layer(Sig/Pwr) And Track (46.255mm,28.061mm)(49.748mm,28.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad C46-1(47.127mm,28.854mm) on Top Layer(Sig/Pwr) And Track (46.255mm,28.073mm)(49.748mm,28.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C46-1(47.127mm,28.854mm) on Top Layer(Sig/Pwr) And Track (46.255mm,29.648mm)(49.748mm,29.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad C46-2(48.877mm,28.854mm) on Top Layer(Sig/Pwr) And Text "R256" (46.152mm,28.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C46-2(48.877mm,28.854mm) on Top Layer(Sig/Pwr) And Track (46.255mm,28.061mm)(49.748mm,28.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad C46-2(48.877mm,28.854mm) on Top Layer(Sig/Pwr) And Track (46.255mm,28.073mm)(49.748mm,28.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C46-2(48.877mm,28.854mm) on Top Layer(Sig/Pwr) And Track (46.255mm,29.648mm)(49.748mm,29.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C47-1(50.606mm,27.28mm) on Top Layer(Sig/Pwr) And Track (49.735mm,26.486mm)(53.228mm,26.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C47-1(50.606mm,27.28mm) on Top Layer(Sig/Pwr) And Track (49.735mm,28.073mm)(53.228mm,28.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C47-2(52.356mm,27.28mm) on Top Layer(Sig/Pwr) And Track (49.735mm,26.486mm)(53.228mm,26.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C47-2(52.356mm,27.28mm) on Top Layer(Sig/Pwr) And Track (49.735mm,28.073mm)(53.228mm,28.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C48-1(28.092mm,15.672mm) on Top Layer(Sig/Pwr) And Track (27.299mm,13.051mm)(27.299mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad C48-1(28.092mm,15.672mm) on Top Layer(Sig/Pwr) And Track (28.873mm,13.051mm)(28.873mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C48-1(28.092mm,15.672mm) on Top Layer(Sig/Pwr) And Track (28.886mm,13.051mm)(28.886mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C48-2(28.092mm,13.922mm) on Top Layer(Sig/Pwr) And Track (27.299mm,13.051mm)(27.299mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad C48-2(28.092mm,13.922mm) on Top Layer(Sig/Pwr) And Track (28.873mm,13.051mm)(28.873mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C48-2(28.092mm,13.922mm) on Top Layer(Sig/Pwr) And Track (28.886mm,13.051mm)(28.886mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C49-1(64.306mm,65.606mm) on Top Layer(Sig/Pwr) And Track (63.512mm,64.734mm)(63.512mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C49-1(64.306mm,65.606mm) on Top Layer(Sig/Pwr) And Track (65.099mm,64.734mm)(65.099mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C49-2(64.306mm,67.356mm) on Top Layer(Sig/Pwr) And Track (63.512mm,64.734mm)(63.512mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C49-2(64.306mm,67.356mm) on Top Layer(Sig/Pwr) And Track (65.099mm,64.734mm)(65.099mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C50-1(47.106mm,60.274mm) on Top Layer(Sig/Pwr) And Text "R259" (46.126mm,60.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C50-1(47.106mm,60.274mm) on Top Layer(Sig/Pwr) And Track (46.234mm,59.48mm)(49.727mm,59.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C50-1(47.106mm,60.274mm) on Top Layer(Sig/Pwr) And Track (46.234mm,61.068mm)(49.727mm,61.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C50-2(48.856mm,60.274mm) on Top Layer(Sig/Pwr) And Track (46.234mm,59.48mm)(49.727mm,59.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C50-2(48.856mm,60.274mm) on Top Layer(Sig/Pwr) And Track (46.234mm,61.068mm)(49.727mm,61.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C5-1(18.096mm,23.619mm) on Top Layer(Sig/Pwr) And Track (15.475mm,22.826mm)(18.967mm,22.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C5-1(18.096mm,23.619mm) on Top Layer(Sig/Pwr) And Track (15.475mm,24.413mm)(18.967mm,24.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C51-1(50.606mm,58.67mm) on Top Layer(Sig/Pwr) And Track (49.735mm,57.876mm)(53.228mm,57.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C51-1(50.606mm,58.67mm) on Top Layer(Sig/Pwr) And Track (49.735mm,59.464mm)(53.228mm,59.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C51-2(52.356mm,58.67mm) on Top Layer(Sig/Pwr) And Track (49.735mm,57.876mm)(53.228mm,57.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C51-2(52.356mm,58.67mm) on Top Layer(Sig/Pwr) And Track (49.735mm,59.464mm)(53.228mm,59.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C5-2(16.346mm,23.619mm) on Top Layer(Sig/Pwr) And Text "C6" (15.367mm,23.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C5-2(16.346mm,23.619mm) on Top Layer(Sig/Pwr) And Track (15.475mm,22.826mm)(18.967mm,22.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C5-2(16.346mm,23.619mm) on Top Layer(Sig/Pwr) And Track (15.475mm,24.413mm)(18.967mm,24.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C52-1(28.311mm,7.618mm) on Top Layer(Sig/Pwr) And Track (27.517mm,4.997mm)(27.517mm,8.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C52-1(28.311mm,7.618mm) on Top Layer(Sig/Pwr) And Track (29.105mm,4.997mm)(29.105mm,8.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C52-2(28.311mm,5.868mm) on Top Layer(Sig/Pwr) And Track (27.517mm,4.997mm)(27.517mm,8.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C52-2(28.311mm,5.868mm) on Top Layer(Sig/Pwr) And Track (29.105mm,4.997mm)(29.105mm,8.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C53-1(47.127mm,39.218mm) on Top Layer(Sig/Pwr) And Text "R261" (46.152mm,39.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C53-1(47.127mm,39.218mm) on Top Layer(Sig/Pwr) And Track (46.255mm,38.424mm)(49.748mm,38.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C53-1(47.127mm,39.218mm) on Top Layer(Sig/Pwr) And Track (46.255mm,40.011mm)(49.748mm,40.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C53-2(48.877mm,39.218mm) on Top Layer(Sig/Pwr) And Track (46.255mm,38.424mm)(49.748mm,38.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C53-2(48.877mm,39.218mm) on Top Layer(Sig/Pwr) And Track (46.255mm,40.011mm)(49.748mm,40.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C54-1(50.606mm,37.592mm) on Top Layer(Sig/Pwr) And Track (49.735mm,36.798mm)(53.228mm,36.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C54-1(50.606mm,37.592mm) on Top Layer(Sig/Pwr) And Track (49.735mm,38.386mm)(53.228mm,38.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C54-2(52.356mm,37.592mm) on Top Layer(Sig/Pwr) And Track (49.735mm,36.798mm)(53.228mm,36.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C54-2(52.356mm,37.592mm) on Top Layer(Sig/Pwr) And Track (49.735mm,38.386mm)(53.228mm,38.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C55-1(48.921mm,70.877mm) on Top Layer(Sig/Pwr) And Track (48.127mm,68.256mm)(48.127mm,71.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C55-1(48.921mm,70.877mm) on Top Layer(Sig/Pwr) And Track (49.714mm,68.256mm)(49.714mm,71.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C55-2(48.921mm,69.127mm) on Top Layer(Sig/Pwr) And Text "R260" (48.031mm,68.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C55-2(48.921mm,69.127mm) on Top Layer(Sig/Pwr) And Track (48.127mm,68.256mm)(48.127mm,71.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C55-2(48.921mm,69.127mm) on Top Layer(Sig/Pwr) And Track (49.714mm,68.256mm)(49.714mm,71.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C56-1(109.777mm,33.446mm) on Top Layer(Sig/Pwr) And Track (108.905mm,32.652mm)(112.398mm,32.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C56-1(109.777mm,33.446mm) on Top Layer(Sig/Pwr) And Track (108.905mm,34.24mm)(112.398mm,34.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C56-2(111.527mm,33.446mm) on Top Layer(Sig/Pwr) And Track (108.905mm,32.652mm)(112.398mm,32.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C56-2(111.527mm,33.446mm) on Top Layer(Sig/Pwr) And Track (108.905mm,34.24mm)(112.398mm,34.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C57-1(47.127mm,49.764mm) on Top Layer(Sig/Pwr) And Text "R263" (46.152mm,49.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C57-1(47.127mm,49.764mm) on Top Layer(Sig/Pwr) And Track (46.255mm,48.971mm)(49.748mm,48.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C57-1(47.127mm,49.764mm) on Top Layer(Sig/Pwr) And Track (46.255mm,50.558mm)(49.748mm,50.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad C57-2(48.877mm,49.764mm) on Top Layer(Sig/Pwr) And Text "R263" (46.152mm,49.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C57-2(48.877mm,49.764mm) on Top Layer(Sig/Pwr) And Track (46.255mm,48.971mm)(49.748mm,48.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C57-2(48.877mm,49.764mm) on Top Layer(Sig/Pwr) And Track (46.255mm,50.558mm)(49.748mm,50.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C58-1(50.606mm,48.164mm) on Top Layer(Sig/Pwr) And Track (49.735mm,47.371mm)(53.228mm,47.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C58-1(50.606mm,48.164mm) on Top Layer(Sig/Pwr) And Track (49.735mm,48.958mm)(53.228mm,48.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C58-2(52.356mm,48.164mm) on Top Layer(Sig/Pwr) And Track (49.735mm,47.371mm)(53.228mm,47.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C58-2(52.356mm,48.164mm) on Top Layer(Sig/Pwr) And Track (49.735mm,48.958mm)(53.228mm,48.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C59-1(67.829mm,69.952mm) on Bottom Layer(Sig/Pwr) And Text "FL4" (68.123mm,69.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C59-1(67.829mm,69.952mm) on Bottom Layer(Sig/Pwr) And Track (65.208mm,69.158mm)(68.701mm,69.158mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C59-1(67.829mm,69.952mm) on Bottom Layer(Sig/Pwr) And Track (65.208mm,70.745mm)(68.701mm,70.745mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C59-2(66.079mm,69.952mm) on Bottom Layer(Sig/Pwr) And Text "FL4" (68.123mm,69.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C59-2(66.079mm,69.952mm) on Bottom Layer(Sig/Pwr) And Track (65.208mm,69.158mm)(68.701mm,69.158mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C59-2(66.079mm,69.952mm) on Bottom Layer(Sig/Pwr) And Track (65.208mm,70.745mm)(68.701mm,70.745mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad C6-1(18.096mm,21.998mm) on Top Layer(Sig/Pwr) And Text "IC1" (16.332mm,21.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C6-1(18.096mm,21.998mm) on Top Layer(Sig/Pwr) And Track (15.475mm,21.204mm)(18.967mm,21.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C6-1(18.096mm,21.998mm) on Top Layer(Sig/Pwr) And Track (15.475mm,22.792mm)(18.967mm,22.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C6-2(16.346mm,21.998mm) on Top Layer(Sig/Pwr) And Text "IC1" (16.332mm,21.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C6-2(16.346mm,21.998mm) on Top Layer(Sig/Pwr) And Track (15.475mm,21.204mm)(18.967mm,21.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C6-2(16.346mm,21.998mm) on Top Layer(Sig/Pwr) And Track (15.475mm,22.792mm)(18.967mm,22.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C7-1(22.098mm,23.619mm) on Top Layer(Sig/Pwr) And Track (19.477mm,22.826mm)(22.969mm,22.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C7-1(22.098mm,23.619mm) on Top Layer(Sig/Pwr) And Track (19.477mm,24.413mm)(22.969mm,24.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C7-2(20.348mm,23.619mm) on Top Layer(Sig/Pwr) And Text "C8" (19.38mm,23.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C7-2(20.348mm,23.619mm) on Top Layer(Sig/Pwr) And Track (19.477mm,22.826mm)(22.969mm,22.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C7-2(20.348mm,23.619mm) on Top Layer(Sig/Pwr) And Track (19.477mm,24.413mm)(22.969mm,24.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C8-1(22.098mm,21.998mm) on Top Layer(Sig/Pwr) And Track (19.477mm,21.204mm)(22.969mm,21.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C8-1(22.098mm,21.998mm) on Top Layer(Sig/Pwr) And Track (19.477mm,22.792mm)(22.969mm,22.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C8-2(20.348mm,21.998mm) on Top Layer(Sig/Pwr) And Track (19.477mm,21.204mm)(22.969mm,21.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C8-2(20.348mm,21.998mm) on Top Layer(Sig/Pwr) And Track (19.477mm,22.792mm)(22.969mm,22.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C9-1(38.823mm,33.604mm) on Top Layer(Sig/Pwr) And Track (36.201mm,32.81mm)(39.694mm,32.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad C9-1(38.823mm,33.604mm) on Top Layer(Sig/Pwr) And Track (36.201mm,32.874mm)(39.694mm,32.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C9-1(38.823mm,33.604mm) on Top Layer(Sig/Pwr) And Track (36.201mm,34.398mm)(39.694mm,34.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9-2(37.073mm,33.604mm) on Top Layer(Sig/Pwr) And Text "C17" (36.093mm,33.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C9-2(37.073mm,33.604mm) on Top Layer(Sig/Pwr) And Track (36.201mm,32.81mm)(39.694mm,32.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad C9-2(37.073mm,33.604mm) on Top Layer(Sig/Pwr) And Track (36.201mm,32.874mm)(39.694mm,32.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad C9-2(37.073mm,33.604mm) on Top Layer(Sig/Pwr) And Track (36.201mm,34.398mm)(39.694mm,34.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D10-A(93.399mm,30.768mm) on Top Layer(Sig/Pwr) And Track (92.605mm,30.185mm)(94.192mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D10-C(93.399mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D10" (92.558mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D11-A(96.599mm,30.768mm) on Top Layer(Sig/Pwr) And Track (95.805mm,30.185mm)(97.393mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D11-C(96.599mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D11" (95.896mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D12-A(99.774mm,30.768mm) on Top Layer(Sig/Pwr) And Track (98.98mm,30.185mm)(100.568mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D12-C(99.774mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D12" (99.012mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D13-A(102.974mm,30.768mm) on Top Layer(Sig/Pwr) And Track (102.181mm,30.185mm)(103.768mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D13-C(102.974mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D13" (102.209mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D14-A(106.175mm,30.768mm) on Top Layer(Sig/Pwr) And Track (105.381mm,30.185mm)(106.969mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-C(106.175mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D14" (105.411mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad D15-A(85.474mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D15" (84.681mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D15-C(85.474mm,30.756mm) on Top Layer(Sig/Pwr) And Track (84.68mm,30.173mm)(86.268mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad D16-A(79.124mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D16" (78.41mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D16-C(79.124mm,30.756mm) on Top Layer(Sig/Pwr) And Track (78.33mm,30.173mm)(79.918mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad D17-A(82.299mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D17" (81.559mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D17-C(82.299mm,30.756mm) on Top Layer(Sig/Pwr) And Track (81.505mm,30.173mm)(83.093mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad D18-A(91.798mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D18" (90.982mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D18-C(91.798mm,30.756mm) on Top Layer(Sig/Pwr) And Track (91.005mm,30.173mm)(92.592mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D19-A(94.974mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D19" (94.183mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D19-C(94.974mm,30.768mm) on Top Layer(Sig/Pwr) And Track (94.18mm,30.185mm)(95.767mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad D20-A(88.649mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D20" (87.987mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D20-C(88.649mm,30.756mm) on Top Layer(Sig/Pwr) And Track (87.855mm,30.173mm)(89.443mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D21-A(98.174mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D21" (97.471mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D21-C(98.174mm,30.768mm) on Top Layer(Sig/Pwr) And Track (97.38mm,30.185mm)(98.968mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D22-A(101.349mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D22" (100.612mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D22-C(101.349mm,30.768mm) on Top Layer(Sig/Pwr) And Track (100.555mm,30.185mm)(102.143mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D23-A(104.549mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D23" (103.835mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D23-C(104.549mm,30.768mm) on Top Layer(Sig/Pwr) And Track (103.756mm,30.185mm)(105.343mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D24-A(107.75mm,32.968mm) on Top Layer(Sig/Pwr) And Text "D24" (107.088mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D24-A(107.75mm,32.968mm) on Top Layer(Sig/Pwr) And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D24-C(107.75mm,30.768mm) on Top Layer(Sig/Pwr) And Track (106.956mm,30.185mm)(108.544mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D24-C(107.75mm,30.768mm) on Top Layer(Sig/Pwr) And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D25-A(107.927mm,48.857mm) on Top Layer(Sig/Pwr) And Track (107.134mm,49.439mm)(108.721mm,49.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D25-A(107.927mm,48.857mm) on Top Layer(Sig/Pwr) And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D25-C(107.927mm,46.657mm) on Top Layer(Sig/Pwr) And Text "D25" (107.262mm,45.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D25-C(107.927mm,46.657mm) on Top Layer(Sig/Pwr) And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D26-A(104.727mm,48.857mm) on Top Layer(Sig/Pwr) And Track (103.933mm,49.439mm)(105.521mm,49.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D26-C(104.727mm,46.657mm) on Top Layer(Sig/Pwr) And Text "D26" (104.064mm,45.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D27-A(101.527mm,48.853mm) on Top Layer(Sig/Pwr) And Track (100.733mm,49.436mm)(102.321mm,49.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.2mm) Between Pad D27-C(101.527mm,46.653mm) on Top Layer(Sig/Pwr) And Text "D27" (100.864mm,45.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D28-A(98.352mm,48.853mm) on Top Layer(Sig/Pwr) And Track (97.558mm,49.436mm)(99.146mm,49.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D28-C(98.352mm,46.653mm) on Top Layer(Sig/Pwr) And Text "D28" (97.688mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D29-A(95.177mm,48.853mm) on Top Layer(Sig/Pwr) And Track (94.383mm,49.436mm)(95.971mm,49.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D29-C(95.177mm,46.653mm) on Top Layer(Sig/Pwr) And Text "D29" (94.513mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D30-A(92.002mm,48.853mm) on Top Layer(Sig/Pwr) And Track (91.208mm,49.436mm)(92.795mm,49.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D30-C(92.002mm,46.653mm) on Top Layer(Sig/Pwr) And Text "D30" (91.34mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D31-A(88.852mm,48.865mm) on Top Layer(Sig/Pwr) And Track (88.058mm,49.447mm)(89.646mm,49.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D31-C(88.852mm,46.665mm) on Top Layer(Sig/Pwr) And Text "D31" (88.251mm,45.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D32-A(85.702mm,48.865mm) on Top Layer(Sig/Pwr) And Track (84.909mm,49.447mm)(86.496mm,49.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D32-C(85.702mm,46.665mm) on Top Layer(Sig/Pwr) And Text "D32" (85.043mm,45.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D33-A(82.527mm,48.865mm) on Top Layer(Sig/Pwr) And Track (81.734mm,49.447mm)(83.321mm,49.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D33-C(82.527mm,46.665mm) on Top Layer(Sig/Pwr) And Text "D33" (81.864mm,45.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D34-A(79.352mm,48.865mm) on Top Layer(Sig/Pwr) And Track (78.559mm,49.447mm)(80.146mm,49.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D34-C(79.352mm,46.665mm) on Top Layer(Sig/Pwr) And Text "D34" (78.691mm,45.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D35-A(99.952mm,46.653mm) on Top Layer(Sig/Pwr) And Text "D35" (99.184mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D35-C(99.952mm,48.853mm) on Top Layer(Sig/Pwr) And Track (99.158mm,49.436mm)(100.746mm,49.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D36-A(106.352mm,46.657mm) on Top Layer(Sig/Pwr) And Text "D36" (105.588mm,45.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D36-C(106.352mm,48.857mm) on Top Layer(Sig/Pwr) And Track (105.559mm,49.439mm)(107.146mm,49.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D37-A(103.152mm,46.657mm) on Top Layer(Sig/Pwr) And Text "D37" (102.387mm,45.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D37-C(103.152mm,48.857mm) on Top Layer(Sig/Pwr) And Track (102.358mm,49.439mm)(103.946mm,49.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D38-A(96.777mm,46.653mm) on Top Layer(Sig/Pwr) And Text "D38" (96.011mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D38-C(96.777mm,48.853mm) on Top Layer(Sig/Pwr) And Track (95.983mm,49.436mm)(97.571mm,49.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad D39-A(93.602mm,46.653mm) on Top Layer(Sig/Pwr) And Text "D39" (92.836mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D39-C(93.602mm,48.853mm) on Top Layer(Sig/Pwr) And Track (92.808mm,49.436mm)(94.396mm,49.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D3-A(1.626mm,58.136mm) on Top Layer(Sig/Pwr) And Track (0.626mm,57.861mm)(1.001mm,57.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D3-A(1.626mm,58.136mm) on Top Layer(Sig/Pwr) And Track (2.251mm,57.861mm)(2.626mm,57.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D3-C(1.626mm,54.336mm) on Top Layer(Sig/Pwr) And Track (0.626mm,54.736mm)(1.001mm,54.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D3-C(1.626mm,54.336mm) on Top Layer(Sig/Pwr) And Track (2.251mm,54.736mm)(2.626mm,54.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.2mm) Between Pad D40-A(90.427mm,46.653mm) on Top Layer(Sig/Pwr) And Text "D40" (89.663mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D40-C(90.427mm,48.853mm) on Top Layer(Sig/Pwr) And Track (89.633mm,49.436mm)(91.22mm,49.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad D41-A(87.277mm,46.665mm) on Top Layer(Sig/Pwr) And Text "D41" (86.574mm,45.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D41-C(87.277mm,48.865mm) on Top Layer(Sig/Pwr) And Track (86.483mm,49.447mm)(88.071mm,49.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad D42-A(84.127mm,46.665mm) on Top Layer(Sig/Pwr) And Text "D42" (83.366mm,45.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D42-C(84.127mm,48.865mm) on Top Layer(Sig/Pwr) And Track (83.334mm,49.447mm)(84.921mm,49.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.2mm) Between Pad D43-A(80.952mm,46.665mm) on Top Layer(Sig/Pwr) And Text "D43" (80.187mm,45.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D43-C(80.952mm,48.865mm) on Top Layer(Sig/Pwr) And Track (80.159mm,49.447mm)(81.746mm,49.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad D44-A(77.777mm,46.665mm) on Top Layer(Sig/Pwr) And Text "D44" (77.014mm,45.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D44-A(77.777mm,46.665mm) on Top Layer(Sig/Pwr) And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D44-C(77.777mm,48.865mm) on Top Layer(Sig/Pwr) And Track (76.984mm,49.447mm)(78.571mm,49.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D44-C(77.777mm,48.865mm) on Top Layer(Sig/Pwr) And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D45-A(68.809mm,33.854mm) on Bottom Layer(Sig/Pwr) And Track (67.809mm,34.129mm)(68.184mm,34.129mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D45-A(68.809mm,33.854mm) on Bottom Layer(Sig/Pwr) And Track (69.434mm,34.129mm)(69.809mm,34.129mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D45-C(68.809mm,37.654mm) on Bottom Layer(Sig/Pwr) And Track (67.809mm,37.254mm)(68.184mm,37.254mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D45-C(68.809mm,37.654mm) on Bottom Layer(Sig/Pwr) And Track (69.434mm,37.254mm)(69.809mm,37.254mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D46-A(65.049mm,33.854mm) on Bottom Layer(Sig/Pwr) And Track (64.049mm,34.129mm)(64.424mm,34.129mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D46-A(65.049mm,33.854mm) on Bottom Layer(Sig/Pwr) And Track (65.674mm,34.129mm)(66.049mm,34.129mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D46-C(65.049mm,37.654mm) on Bottom Layer(Sig/Pwr) And Track (64.049mm,37.254mm)(64.424mm,37.254mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D46-C(65.049mm,37.654mm) on Bottom Layer(Sig/Pwr) And Track (65.674mm,37.254mm)(66.049mm,37.254mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D47-A(65.913mm,45.902mm) on Bottom Layer(Sig/Pwr) And Track (64.913mm,45.627mm)(65.288mm,45.627mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D47-A(65.913mm,45.902mm) on Bottom Layer(Sig/Pwr) And Track (66.538mm,45.627mm)(66.913mm,45.627mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D47-C(65.913mm,42.102mm) on Bottom Layer(Sig/Pwr) And Track (64.913mm,42.502mm)(65.288mm,42.502mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D47-C(65.913mm,42.102mm) on Bottom Layer(Sig/Pwr) And Track (66.538mm,42.502mm)(66.913mm,42.502mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D4-A(2.623mm,39.98mm) on Top Layer(Sig/Pwr) And Track (2.623mm,38.605mm)(2.623mm,38.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D4-A(2.623mm,39.98mm) on Top Layer(Sig/Pwr) And Track (2.623mm,41.13mm)(2.623mm,41.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.2mm) Between Pad D4-C(6.423mm,39.98mm) on Top Layer(Sig/Pwr) And Track (5.223mm,41.23mm)(5.248mm,38.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D4-C(6.423mm,39.98mm) on Top Layer(Sig/Pwr) And Track (6.423mm,38.605mm)(6.423mm,38.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad D4-C(6.423mm,39.98mm) on Top Layer(Sig/Pwr) And Track (6.423mm,41.13mm)(6.423mm,41.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D5-A(77.549mm,30.756mm) on Top Layer(Sig/Pwr) And Track (76.755mm,30.174mm)(78.343mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D5-A(77.549mm,30.756mm) on Top Layer(Sig/Pwr) And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad D5-C(77.549mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D5" (77.03mm,33.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D5-C(77.549mm,32.956mm) on Top Layer(Sig/Pwr) And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D6-A(80.724mm,30.756mm) on Top Layer(Sig/Pwr) And Track (79.93mm,30.173mm)(81.518mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D6-C(80.724mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D6" (80.208mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D7-A(83.899mm,30.756mm) on Top Layer(Sig/Pwr) And Track (83.105mm,30.173mm)(84.693mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad D7-C(83.899mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D7" (83.383mm,33.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D8-A(87.074mm,30.756mm) on Top Layer(Sig/Pwr) And Track (86.28mm,30.173mm)(87.868mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D8-C(87.074mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D8" (86.557mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad D9-A(90.223mm,30.756mm) on Top Layer(Sig/Pwr) And Track (89.43mm,30.173mm)(91.017mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D9-C(90.223mm,32.956mm) on Top Layer(Sig/Pwr) And Text "D9" (89.707mm,33.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.2mm) Between Pad FL2-1(62.064mm,1.194mm) on Bottom Layer(Sig/Pwr) And Track (59.442mm,2.153mm)(62.935mm,2.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.2mm) Between Pad FL2-2(60.284mm,1.194mm) on Bottom Layer(Sig/Pwr) And Track (59.442mm,2.153mm)(62.935mm,2.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FL3-2(74.757mm,49.124mm) on Bottom Layer(Sig/Pwr) And Text "C39" (75.692mm,48.602mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.2mm) Between Pad FL4-1(67.829mm,68.199mm) on Bottom Layer(Sig/Pwr) And Track (65.208mm,69.158mm)(68.701mm,69.158mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.2mm) Between Pad FL4-2(66.049mm,68.199mm) on Bottom Layer(Sig/Pwr) And Track (65.208mm,69.158mm)(68.701mm,69.158mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad H1-1(1.524mm,36.779mm) on Multi-Layer And Text "R5" (2.108mm,35.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad H1-3(6.604mm,36.779mm) on Multi-Layer And Text "C19" (5.613mm,35.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad H2-1(9.881mm,71.018mm) on Multi-Layer And Text "IC3" (9.931mm,69.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad H2-2(7.341mm,71.018mm) on Multi-Layer And Text "R13" (6.085mm,69.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.2mm) Between Pad IC2-1(20.444mm,48.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-1(20.444mm,48.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-1(20.444mm,48.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad IC2-1(20.444mm,48.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,48.895mm)(21.92mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.2mm) Between Pad IC2-10(20.444mm,44.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-10(20.444mm,44.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-10(20.444mm,44.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-10(20.444mm,44.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-100(22.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad IC2-100(22.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad IC2-100(22.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.311mm,48.895mm)(21.92mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-100(22.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.2mm) Between Pad IC2-11(20.444mm,43.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-11(20.444mm,43.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-11(20.444mm,43.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-11(20.444mm,43.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.2mm) Between Pad IC2-12(20.444mm,43.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-12(20.444mm,43.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-12(20.444mm,43.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-12(20.444mm,43.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.2mm) Between Pad IC2-13(20.444mm,42.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-13(20.444mm,42.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-13(20.444mm,42.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-13(20.444mm,42.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.2mm) Between Pad IC2-14(20.444mm,42.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-14(20.444mm,42.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-14(20.444mm,42.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-14(20.444mm,42.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.2mm) Between Pad IC2-15(20.444mm,41.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-15(20.444mm,41.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-15(20.444mm,41.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-15(20.444mm,41.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.2mm) Between Pad IC2-16(20.444mm,41.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-16(20.444mm,41.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-16(20.444mm,41.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-16(20.444mm,41.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.2mm) Between Pad IC2-17(20.444mm,40.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-17(20.444mm,40.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-17(20.444mm,40.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-17(20.444mm,40.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.2mm) Between Pad IC2-18(20.444mm,40.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad IC2-18(20.444mm,40.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-18(20.444mm,40.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-18(20.444mm,40.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.2mm) Between Pad IC2-19(20.444mm,39.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-19(20.444mm,39.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-19(20.444mm,39.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-19(20.444mm,39.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.2mm) Between Pad IC2-2(20.444mm,48.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-2(20.444mm,48.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-2(20.444mm,48.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.2mm) Between Pad IC2-20(20.444mm,39.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad IC2-20(20.444mm,39.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-20(20.444mm,39.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-20(20.444mm,39.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.2mm) Between Pad IC2-21(20.444mm,38.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.2mm) Between Pad IC2-21(20.444mm,38.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-21(20.444mm,38.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-21(20.444mm,38.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.2mm) Between Pad IC2-22(20.444mm,38.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-22(20.444mm,38.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-22(20.444mm,38.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-22(20.444mm,38.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.2mm) Between Pad IC2-23(20.444mm,37.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad IC2-23(20.444mm,37.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-23(20.444mm,37.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-23(20.444mm,37.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.2mm) Between Pad IC2-24(20.444mm,37.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad IC2-24(20.444mm,37.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-24(20.444mm,37.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-24(20.444mm,37.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.2mm) Between Pad IC2-25(20.444mm,36.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-25(20.444mm,36.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-25(20.444mm,36.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.2mm) Between Pad IC2-26(22.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.2mm) Between Pad IC2-26(22.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-26(22.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.2mm) Between Pad IC2-27(22.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.2mm) Between Pad IC2-27(22.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-27(22.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-27(22.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.2mm) Between Pad IC2-28(23.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-28(23.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-28(23.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-28(23.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.2mm) Between Pad IC2-29(23.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-29(23.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-29(23.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-29(23.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.2mm) Between Pad IC2-3(20.444mm,47.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-3(20.444mm,47.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-3(20.444mm,47.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-3(20.444mm,47.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-30(24.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad IC2-30(24.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-30(24.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-30(24.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.2mm) Between Pad IC2-31(24.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.2mm) Between Pad IC2-31(24.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-31(24.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-31(24.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.2mm) Between Pad IC2-32(25.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.2mm) Between Pad IC2-32(25.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-32(25.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-32(25.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.2mm) Between Pad IC2-33(25.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad IC2-33(25.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-33(25.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-33(25.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.2mm) Between Pad IC2-34(26.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad IC2-34(26.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-34(26.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-34(26.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.2mm) Between Pad IC2-35(26.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad IC2-35(26.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-35(26.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad IC2-35(26.694mm,34.871mm) on Top Layer(Sig/Pwr) And Text "R6" (26.746mm,33.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-35(26.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.2mm) Between Pad IC2-36(27.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-36(27.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-36(27.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad IC2-36(27.194mm,34.871mm) on Top Layer(Sig/Pwr) And Text "R6" (26.746mm,33.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-36(27.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.2mm) Between Pad IC2-37(27.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-37(27.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-37(27.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad IC2-37(27.694mm,34.871mm) on Top Layer(Sig/Pwr) And Text "R6" (26.746mm,33.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-37(27.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.2mm) Between Pad IC2-38(28.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-38(28.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-38(28.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-38(28.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.2mm) Between Pad IC2-39(28.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-39(28.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-39(28.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-39(28.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.2mm) Between Pad IC2-4(20.444mm,47.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.2mm) Between Pad IC2-4(20.444mm,47.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-4(20.444mm,47.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-4(20.444mm,47.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.2mm) Between Pad IC2-40(29.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-40(29.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-40(29.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-40(29.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.2mm) Between Pad IC2-41(29.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-41(29.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-41(29.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-41(29.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.2mm) Between Pad IC2-42(30.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-42(30.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-42(30.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-42(30.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.2mm) Between Pad IC2-43(30.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-43(30.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad IC2-43(30.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-43(30.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.2mm) Between Pad IC2-44(31.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-44(31.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad IC2-44(31.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-44(31.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.2mm) Between Pad IC2-45(31.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-45(31.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad IC2-45(31.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-45(31.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.2mm) Between Pad IC2-46(32.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-46(32.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-46(32.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-46(32.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-47(32.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad IC2-47(32.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-47(32.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-47(32.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.2mm) Between Pad IC2-48(33.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-48(33.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad IC2-48(33.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-48(33.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.2mm) Between Pad IC2-49(33.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-49(33.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-49(33.694mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-49(33.694mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.2mm) Between Pad IC2-5(20.444mm,46.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-5(20.444mm,46.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-5(20.444mm,46.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-5(20.444mm,46.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-50(34.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-50(34.194mm,34.871mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-50(34.194mm,34.871mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(35.077mm,35.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-51(35.944mm,36.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad IC2-51(35.944mm,36.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-51(35.944mm,36.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-52(35.944mm,37.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad IC2-52(35.944mm,37.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-52(35.944mm,37.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-52(35.944mm,37.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-53(35.944mm,37.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad IC2-53(35.944mm,37.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-53(35.944mm,37.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-53(35.944mm,37.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-54(35.944mm,38.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.2mm) Between Pad IC2-54(35.944mm,38.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-54(35.944mm,38.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-54(35.944mm,38.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-55(35.944mm,38.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad IC2-55(35.944mm,38.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-55(35.944mm,38.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-55(35.944mm,38.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-56(35.944mm,39.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-56(35.944mm,39.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-56(35.944mm,39.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-56(35.944mm,39.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-57(35.944mm,39.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-57(35.944mm,39.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-57(35.944mm,39.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-57(35.944mm,39.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-58(35.944mm,40.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-58(35.944mm,40.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-58(35.944mm,40.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-58(35.944mm,40.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-59(35.944mm,40.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-59(35.944mm,40.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-59(35.944mm,40.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-59(35.944mm,40.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.2mm) Between Pad IC2-6(20.444mm,46.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-6(20.444mm,46.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-6(20.444mm,46.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-6(20.444mm,46.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-60(35.944mm,41.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-60(35.944mm,41.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-60(35.944mm,41.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-60(35.944mm,41.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-61(35.944mm,41.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-61(35.944mm,41.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-61(35.944mm,41.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-61(35.944mm,41.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-62(35.944mm,42.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-62(35.944mm,42.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-62(35.944mm,42.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-62(35.944mm,42.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-63(35.944mm,42.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-63(35.944mm,42.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-63(35.944mm,42.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-63(35.944mm,42.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-64(35.944mm,43.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-64(35.944mm,43.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-64(35.944mm,43.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-64(35.944mm,43.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-65(35.944mm,43.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-65(35.944mm,43.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-65(35.944mm,43.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-65(35.944mm,43.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-66(35.944mm,44.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-66(35.944mm,44.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-66(35.944mm,44.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-66(35.944mm,44.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-67(35.944mm,44.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-67(35.944mm,44.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad IC2-67(35.944mm,44.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-67(35.944mm,44.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-68(35.944mm,45.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-68(35.944mm,45.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad IC2-68(35.944mm,45.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-68(35.944mm,45.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-69(35.944mm,45.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-69(35.944mm,45.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.2mm) Between Pad IC2-69(35.944mm,45.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-69(35.944mm,45.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.2mm) Between Pad IC2-7(20.444mm,45.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-7(20.444mm,45.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-7(20.444mm,45.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-7(20.444mm,45.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-70(35.944mm,46.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-70(35.944mm,46.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad IC2-70(35.944mm,46.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-70(35.944mm,46.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-71(35.944mm,46.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-71(35.944mm,46.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.2mm) Between Pad IC2-71(35.944mm,46.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-71(35.944mm,46.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-72(35.944mm,47.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-72(35.944mm,47.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad IC2-72(35.944mm,47.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-72(35.944mm,47.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-73(35.944mm,47.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-73(35.944mm,47.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad IC2-73(35.944mm,47.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-73(35.944mm,47.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-74(35.944mm,48.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-74(35.944mm,48.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad IC2-74(35.944mm,48.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-74(35.944mm,48.121mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-75(35.944mm,48.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-75(35.944mm,48.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-75(35.944mm,48.621mm) on Top Layer(Sig/Pwr) And Track (35.077mm,35.738mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-76(34.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-76(34.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-76(34.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-77(33.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-77(33.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-77(33.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-78(33.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-78(33.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1993mm (7.8475mil) < 0.2mm (7.874mil)) Between Pad IC2-78(33.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-78(33.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-79(32.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-79(32.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1992mm (7.842mil) < 0.2mm (7.874mil)) Between Pad IC2-79(32.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-79(32.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.2mm) Between Pad IC2-8(20.444mm,45.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-8(20.444mm,45.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad IC2-8(20.444mm,45.121mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-8(20.444mm,45.121mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-80(32.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-80(32.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad IC2-80(32.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-80(32.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-81(31.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-81(31.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad IC2-81(31.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-81(31.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-82(31.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-82(31.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-82(31.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-82(31.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-83(30.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-83(30.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad IC2-83(30.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-83(30.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-84(30.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-84(30.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-84(30.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-84(30.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-85(29.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-85(29.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-85(29.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-85(29.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-86(29.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-86(29.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-86(29.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-86(29.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-87(28.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-87(28.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-87(28.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-87(28.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-88(28.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-88(28.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad IC2-88(28.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-88(28.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-89(27.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-89(27.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-89(27.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-89(27.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.2mm) Between Pad IC2-9(20.444mm,44.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-9(20.444mm,44.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-9(20.444mm,44.621mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-9(20.444mm,44.621mm) on Top Layer(Sig/Pwr) And Track (21.311mm,35.738mm)(21.311mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-90(27.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-90(27.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-90(27.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-90(27.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-91(26.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-91(26.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-91(26.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-91(26.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-92(26.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-92(26.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-92(26.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-92(26.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-93(25.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad IC2-93(25.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-93(25.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-93(25.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-94(25.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-94(25.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-94(25.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-94(25.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-95(24.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-95(24.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-95(24.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-95(24.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-96(24.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad IC2-96(24.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-96(24.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-96(24.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-97(23.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad IC2-97(23.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-97(23.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-97(23.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-98(23.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-98(23.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad IC2-98(23.194mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-98(23.194mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.2mm) Between Pad IC2-99(22.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad IC2-99(22.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad IC2-99(22.694mm,50.371mm) on Top Layer(Sig/Pwr) And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.2mm) Between Pad IC2-99(22.694mm,50.371mm) on Top Layer(Sig/Pwr) And Track (21.92mm,49.504mm)(35.077mm,49.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad IC3-1(16.379mm,64.724mm) on Top Layer(Sig/Pwr) And Text "M3" (15.799mm,64.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad IC3-1(16.379mm,64.724mm) on Top Layer(Sig/Pwr) And Track (15.279mm,64.229mm)(15.279mm,65.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad IC3-1(16.379mm,64.724mm) on Top Layer(Sig/Pwr) And Track (15.279mm,65.029mm)(15.279mm,65.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad IC3-2(16.379mm,65.994mm) on Top Layer(Sig/Pwr) And Track (15.279mm,65.429mm)(15.279mm,69.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad IC3-3(16.379mm,67.264mm) on Top Layer(Sig/Pwr) And Track (15.279mm,65.429mm)(15.279mm,69.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad IC3-4(16.379mm,68.534mm) on Top Layer(Sig/Pwr) And Track (15.279mm,65.429mm)(15.279mm,69.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad IC3-5(10.979mm,68.534mm) on Top Layer(Sig/Pwr) And Track (12.079mm,64.229mm)(12.079mm,69.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad IC3-6(10.979mm,67.264mm) on Top Layer(Sig/Pwr) And Track (12.079mm,64.229mm)(12.079mm,69.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad IC3-7(10.979mm,65.994mm) on Top Layer(Sig/Pwr) And Track (12.079mm,64.229mm)(12.079mm,69.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad IC3-8(10.979mm,64.724mm) on Top Layer(Sig/Pwr) And Text "R12" (10.008mm,64.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad IC3-8(10.979mm,64.724mm) on Top Layer(Sig/Pwr) And Track (12.079mm,64.229mm)(12.079mm,69.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Text "R43" (75.29mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Text "R47" (76.89mm,12.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Track (75.092mm,12.391mm)(75.792mm,12.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Track (75.142mm,12.791mm)(75.792mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Track (75.385mm,12.174mm)(76.972mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Track (75.792mm,12.391mm)(75.792mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Track (75.792mm,12.741mm)(75.792mm,13.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Track (76.972mm,8.682mm)(76.972mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Track (76.985mm,12.174mm)(78.572mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M10-1(76.542mm,12.791mm) on Top Layer(Sig/Pwr) And Track (76.985mm,8.682mm)(76.985mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M10-2(76.542mm,14.691mm) on Top Layer(Sig/Pwr) And Track (75.092mm,15.091mm)(75.792mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M10-2(76.542mm,14.691mm) on Top Layer(Sig/Pwr) And Track (75.792mm,13.416mm)(75.792mm,14.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M10-2(76.542mm,14.691mm) on Top Layer(Sig/Pwr) And Track (75.792mm,14.466mm)(75.792mm,14.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M10-2(76.542mm,14.691mm) on Top Layer(Sig/Pwr) And Track (75.792mm,14.947mm)(75.792mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M10-3(74.342mm,13.741mm) on Top Layer(Sig/Pwr) And Text "R39" (73.69mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M10-3(74.342mm,13.741mm) on Top Layer(Sig/Pwr) And Track (75.092mm,12.891mm)(75.092mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M1-1(5.973mm,55.265mm) on Top Layer(Sig/Pwr) And Track (4.523mm,54.865mm)(5.223mm,54.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M1-1(5.973mm,55.265mm) on Top Layer(Sig/Pwr) And Track (4.573mm,55.265mm)(5.223mm,55.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M1-1(5.973mm,55.265mm) on Top Layer(Sig/Pwr) And Track (5.223mm,54.865mm)(5.223mm,55.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M1-1(5.973mm,55.265mm) on Top Layer(Sig/Pwr) And Track (5.223mm,55.215mm)(5.223mm,55.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R44" (108.716mm,12.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R48" (110.316mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Track (108.518mm,12.388mm)(109.218mm,12.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Track (108.568mm,12.788mm)(109.218mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Track (108.811mm,12.172mm)(110.399mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Track (109.218mm,12.388mm)(109.218mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Track (109.218mm,12.738mm)(109.218mm,13.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Track (110.399mm,8.679mm)(110.399mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Track (110.411mm,12.172mm)(111.999mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M11-1(109.968mm,12.789mm) on Top Layer(Sig/Pwr) And Track (110.411mm,8.679mm)(110.411mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M11-2(109.968mm,14.688mm) on Top Layer(Sig/Pwr) And Track (108.518mm,15.089mm)(109.218mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M11-2(109.968mm,14.688mm) on Top Layer(Sig/Pwr) And Track (109.218mm,13.414mm)(109.218mm,14.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M11-2(109.968mm,14.688mm) on Top Layer(Sig/Pwr) And Track (109.218mm,14.463mm)(109.218mm,14.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M11-2(109.968mm,14.688mm) on Top Layer(Sig/Pwr) And Track (109.218mm,14.945mm)(109.218mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad M11-3(107.768mm,13.738mm) on Top Layer(Sig/Pwr) And Text "R37" (105.567mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M11-3(107.768mm,13.738mm) on Top Layer(Sig/Pwr) And Text "R40" (107.116mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M11-3(107.768mm,13.738mm) on Top Layer(Sig/Pwr) And Track (108.518mm,12.889mm)(108.518mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M1-2(5.973mm,57.165mm) on Top Layer(Sig/Pwr) And Track (4.523mm,57.565mm)(5.223mm,57.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M1-2(5.973mm,57.165mm) on Top Layer(Sig/Pwr) And Track (5.223mm,55.89mm)(5.223mm,56.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M1-2(5.973mm,57.165mm) on Top Layer(Sig/Pwr) And Track (5.223mm,56.94mm)(5.223mm,57.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M1-2(5.973mm,57.165mm) on Top Layer(Sig/Pwr) And Track (5.223mm,57.421mm)(5.223mm,57.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M12-1(85.341mm,67.231mm) on Top Layer(Sig/Pwr) And Track (84.66mm,67.848mm)(86.248mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M12-1(85.341mm,67.231mm) on Top Layer(Sig/Pwr) And Track (86.091mm,66.582mm)(86.091mm,67.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M12-1(85.341mm,67.231mm) on Top Layer(Sig/Pwr) And Track (86.091mm,67.232mm)(86.091mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M12-1(85.341mm,67.231mm) on Top Layer(Sig/Pwr) And Track (86.091mm,67.232mm)(86.741mm,67.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M12-1(85.341mm,67.231mm) on Top Layer(Sig/Pwr) And Track (86.091mm,67.632mm)(86.791mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M12-2(85.341mm,65.332mm) on Top Layer(Sig/Pwr) And Track (86.091mm,64.932mm)(86.091mm,65.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M12-2(85.341mm,65.332mm) on Top Layer(Sig/Pwr) And Track (86.091mm,64.932mm)(86.791mm,64.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M12-2(85.341mm,65.332mm) on Top Layer(Sig/Pwr) And Track (86.091mm,65.075mm)(86.091mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M12-2(85.341mm,65.332mm) on Top Layer(Sig/Pwr) And Track (86.091mm,65.557mm)(86.091mm,66.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M12-3(87.541mm,66.282mm) on Top Layer(Sig/Pwr) And Track (86.791mm,64.932mm)(86.791mm,67.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M1-3(3.773mm,56.215mm) on Top Layer(Sig/Pwr) And Track (4.523mm,55.365mm)(4.523mm,57.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R54" (80.014mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R57" (81.614mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Track (79.816mm,12.388mm)(80.516mm,12.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Track (79.866mm,12.788mm)(80.516mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Track (80.109mm,12.172mm)(81.697mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Track (80.516mm,12.388mm)(80.516mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Track (80.516mm,12.738mm)(80.516mm,13.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Track (81.697mm,8.679mm)(81.697mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Track (81.709mm,12.172mm)(83.297mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M13-1(81.266mm,12.789mm) on Top Layer(Sig/Pwr) And Track (81.709mm,8.679mm)(81.709mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M13-2(81.266mm,14.688mm) on Top Layer(Sig/Pwr) And Track (79.816mm,15.089mm)(80.516mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M13-2(81.266mm,14.688mm) on Top Layer(Sig/Pwr) And Track (80.516mm,13.414mm)(80.516mm,14.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M13-2(81.266mm,14.688mm) on Top Layer(Sig/Pwr) And Track (80.516mm,14.463mm)(80.516mm,14.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M13-2(81.266mm,14.688mm) on Top Layer(Sig/Pwr) And Track (80.516mm,14.945mm)(80.516mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.2mm) Between Pad M13-3(79.066mm,13.738mm) on Top Layer(Sig/Pwr) And Text "R47" (76.89mm,12.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M13-3(79.066mm,13.738mm) on Top Layer(Sig/Pwr) And Text "R51" (78.414mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M13-3(79.066mm,13.738mm) on Top Layer(Sig/Pwr) And Track (79.816mm,12.889mm)(79.816mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M14-1(109.242mm,67.231mm) on Top Layer(Sig/Pwr) And Track (108.562mm,67.848mm)(110.149mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M14-1(109.242mm,67.231mm) on Top Layer(Sig/Pwr) And Track (109.992mm,66.582mm)(109.992mm,67.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M14-1(109.242mm,67.231mm) on Top Layer(Sig/Pwr) And Track (109.992mm,67.232mm)(109.992mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M14-1(109.242mm,67.231mm) on Top Layer(Sig/Pwr) And Track (109.992mm,67.232mm)(110.642mm,67.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M14-1(109.242mm,67.231mm) on Top Layer(Sig/Pwr) And Track (109.992mm,67.632mm)(110.692mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M14-2(109.242mm,65.332mm) on Top Layer(Sig/Pwr) And Track (109.992mm,64.932mm)(109.992mm,65.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M14-2(109.242mm,65.332mm) on Top Layer(Sig/Pwr) And Track (109.992mm,64.932mm)(110.692mm,64.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M14-2(109.242mm,65.332mm) on Top Layer(Sig/Pwr) And Track (109.992mm,65.075mm)(109.992mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M14-2(109.242mm,65.332mm) on Top Layer(Sig/Pwr) And Track (109.992mm,65.557mm)(109.992mm,66.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M14-3(111.442mm,66.282mm) on Top Layer(Sig/Pwr) And Track (110.692mm,64.932mm)(110.692mm,67.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M15-1(80.591mm,67.231mm) on Top Layer(Sig/Pwr) And Track (79.91mm,67.848mm)(81.498mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M15-1(80.591mm,67.231mm) on Top Layer(Sig/Pwr) And Track (81.341mm,66.582mm)(81.341mm,67.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M15-1(80.591mm,67.231mm) on Top Layer(Sig/Pwr) And Track (81.341mm,67.232mm)(81.341mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M15-1(80.591mm,67.231mm) on Top Layer(Sig/Pwr) And Track (81.341mm,67.232mm)(81.991mm,67.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M15-1(80.591mm,67.231mm) on Top Layer(Sig/Pwr) And Track (81.341mm,67.632mm)(82.041mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M15-2(80.591mm,65.332mm) on Top Layer(Sig/Pwr) And Track (81.341mm,64.932mm)(81.341mm,65.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M15-2(80.591mm,65.332mm) on Top Layer(Sig/Pwr) And Track (81.341mm,64.932mm)(82.041mm,64.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M15-2(80.591mm,65.332mm) on Top Layer(Sig/Pwr) And Track (81.341mm,65.075mm)(81.341mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M15-2(80.591mm,65.332mm) on Top Layer(Sig/Pwr) And Track (81.341mm,65.557mm)(81.341mm,66.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M15-3(82.791mm,66.282mm) on Top Layer(Sig/Pwr) And Track (82.041mm,64.932mm)(82.041mm,67.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R64" (84.815mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R67" (86.415mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Track (84.617mm,12.388mm)(85.317mm,12.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Track (84.667mm,12.788mm)(85.317mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Track (84.91mm,12.172mm)(86.497mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Track (85.317mm,12.388mm)(85.317mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Track (85.317mm,12.738mm)(85.317mm,13.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Track (86.497mm,8.679mm)(86.497mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Track (86.51mm,12.172mm)(88.097mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M16-1(86.067mm,12.789mm) on Top Layer(Sig/Pwr) And Track (86.51mm,8.679mm)(86.51mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M16-2(86.067mm,14.688mm) on Top Layer(Sig/Pwr) And Track (84.617mm,15.089mm)(85.317mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M16-2(86.067mm,14.688mm) on Top Layer(Sig/Pwr) And Track (85.317mm,13.414mm)(85.317mm,14.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M16-2(86.067mm,14.688mm) on Top Layer(Sig/Pwr) And Track (85.317mm,14.463mm)(85.317mm,14.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M16-2(86.067mm,14.688mm) on Top Layer(Sig/Pwr) And Track (85.317mm,14.945mm)(85.317mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M16-3(83.867mm,13.738mm) on Top Layer(Sig/Pwr) And Text "R61" (83.215mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M16-3(83.867mm,13.738mm) on Top Layer(Sig/Pwr) And Track (84.617mm,12.889mm)(84.617mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M17-1(104.442mm,67.231mm) on Top Layer(Sig/Pwr) And Track (103.761mm,67.848mm)(105.348mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M17-1(104.442mm,67.231mm) on Top Layer(Sig/Pwr) And Track (105.192mm,66.582mm)(105.192mm,67.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M17-1(104.442mm,67.231mm) on Top Layer(Sig/Pwr) And Track (105.192mm,67.232mm)(105.192mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M17-1(104.442mm,67.231mm) on Top Layer(Sig/Pwr) And Track (105.192mm,67.232mm)(105.842mm,67.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M17-1(104.442mm,67.231mm) on Top Layer(Sig/Pwr) And Track (105.192mm,67.632mm)(105.892mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M17-2(104.442mm,65.332mm) on Top Layer(Sig/Pwr) And Track (105.192mm,64.932mm)(105.192mm,65.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M17-2(104.442mm,65.332mm) on Top Layer(Sig/Pwr) And Track (105.192mm,64.932mm)(105.892mm,64.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M17-2(104.442mm,65.332mm) on Top Layer(Sig/Pwr) And Track (105.192mm,65.075mm)(105.192mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M17-2(104.442mm,65.332mm) on Top Layer(Sig/Pwr) And Track (105.192mm,65.557mm)(105.192mm,66.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M17-3(106.642mm,66.282mm) on Top Layer(Sig/Pwr) And Track (105.892mm,64.932mm)(105.892mm,67.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M18-1(75.816mm,67.234mm) on Top Layer(Sig/Pwr) And Track (75.135mm,67.851mm)(76.723mm,67.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M18-1(75.816mm,67.234mm) on Top Layer(Sig/Pwr) And Track (76.566mm,66.584mm)(76.566mm,67.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M18-1(75.816mm,67.234mm) on Top Layer(Sig/Pwr) And Track (76.566mm,67.234mm)(76.566mm,67.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M18-1(75.816mm,67.234mm) on Top Layer(Sig/Pwr) And Track (76.566mm,67.234mm)(77.216mm,67.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M18-1(75.816mm,67.234mm) on Top Layer(Sig/Pwr) And Track (76.566mm,67.634mm)(77.266mm,67.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M18-2(75.816mm,65.334mm) on Top Layer(Sig/Pwr) And Track (76.566mm,64.934mm)(76.566mm,65.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M18-2(75.816mm,65.334mm) on Top Layer(Sig/Pwr) And Track (76.566mm,64.934mm)(77.266mm,64.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M18-2(75.816mm,65.334mm) on Top Layer(Sig/Pwr) And Track (76.566mm,65.078mm)(76.566mm,65.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M18-2(75.816mm,65.334mm) on Top Layer(Sig/Pwr) And Track (76.566mm,65.559mm)(76.566mm,66.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M18-3(78.016mm,66.284mm) on Top Layer(Sig/Pwr) And Track (77.266mm,64.934mm)(77.266mm,67.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R75" (89.59mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R78" (91.19mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Track (89.392mm,12.388mm)(90.092mm,12.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Track (89.442mm,12.788mm)(90.092mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Track (89.685mm,12.172mm)(91.273mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Track (90.092mm,12.388mm)(90.092mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Track (90.092mm,12.738mm)(90.092mm,13.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Track (91.273mm,8.679mm)(91.273mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Track (91.285mm,12.172mm)(92.873mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M19-1(90.842mm,12.789mm) on Top Layer(Sig/Pwr) And Track (91.285mm,8.679mm)(91.285mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M19-2(90.842mm,14.688mm) on Top Layer(Sig/Pwr) And Track (89.392mm,15.089mm)(90.092mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M19-2(90.842mm,14.688mm) on Top Layer(Sig/Pwr) And Track (90.092mm,13.414mm)(90.092mm,14.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M19-2(90.842mm,14.688mm) on Top Layer(Sig/Pwr) And Track (90.092mm,14.463mm)(90.092mm,14.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M19-2(90.842mm,14.688mm) on Top Layer(Sig/Pwr) And Track (90.092mm,14.945mm)(90.092mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad M19-3(88.642mm,13.738mm) on Top Layer(Sig/Pwr) And Text "R67" (86.415mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M19-3(88.642mm,13.738mm) on Top Layer(Sig/Pwr) And Text "R72" (87.99mm,12.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M19-3(88.642mm,13.738mm) on Top Layer(Sig/Pwr) And Track (89.392mm,12.889mm)(89.392mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M20-1(99.641mm,67.231mm) on Top Layer(Sig/Pwr) And Track (100.391mm,66.582mm)(100.391mm,67.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M20-1(99.641mm,67.231mm) on Top Layer(Sig/Pwr) And Track (100.391mm,67.232mm)(100.391mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M20-1(99.641mm,67.231mm) on Top Layer(Sig/Pwr) And Track (100.391mm,67.232mm)(101.041mm,67.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M20-1(99.641mm,67.231mm) on Top Layer(Sig/Pwr) And Track (100.391mm,67.632mm)(101.091mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M20-1(99.641mm,67.231mm) on Top Layer(Sig/Pwr) And Track (98.96mm,67.848mm)(100.548mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M20-2(99.641mm,65.332mm) on Top Layer(Sig/Pwr) And Track (100.391mm,64.932mm)(100.391mm,65.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M20-2(99.641mm,65.332mm) on Top Layer(Sig/Pwr) And Track (100.391mm,64.932mm)(101.091mm,64.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M20-2(99.641mm,65.332mm) on Top Layer(Sig/Pwr) And Track (100.391mm,65.075mm)(100.391mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M20-2(99.641mm,65.332mm) on Top Layer(Sig/Pwr) And Track (100.391mm,65.557mm)(100.391mm,66.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M20-3(101.841mm,66.282mm) on Top Layer(Sig/Pwr) And Track (101.091mm,64.932mm)(101.091mm,67.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M2-1(18.59mm,70.403mm) on Top Layer(Sig/Pwr) And Text "R10" (17.475mm,69.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M2-1(18.59mm,70.403mm) on Top Layer(Sig/Pwr) And Track (17.14mm,70.003mm)(17.84mm,70.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M2-1(18.59mm,70.403mm) on Top Layer(Sig/Pwr) And Track (17.19mm,70.403mm)(17.84mm,70.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M2-1(18.59mm,70.403mm) on Top Layer(Sig/Pwr) And Track (17.84mm,70.003mm)(17.84mm,70.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M2-1(18.59mm,70.403mm) on Top Layer(Sig/Pwr) And Track (17.84mm,70.353mm)(17.84mm,71.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M21-1(71.041mm,67.231mm) on Top Layer(Sig/Pwr) And Track (70.36mm,67.848mm)(71.947mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M21-1(71.041mm,67.231mm) on Top Layer(Sig/Pwr) And Track (71.791mm,66.582mm)(71.791mm,67.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M21-1(71.041mm,67.231mm) on Top Layer(Sig/Pwr) And Track (71.791mm,67.232mm)(71.791mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M21-1(71.041mm,67.231mm) on Top Layer(Sig/Pwr) And Track (71.791mm,67.232mm)(72.441mm,67.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M21-1(71.041mm,67.231mm) on Top Layer(Sig/Pwr) And Track (71.791mm,67.632mm)(72.491mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M21-2(71.041mm,65.332mm) on Top Layer(Sig/Pwr) And Track (71.791mm,64.932mm)(71.791mm,65.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M21-2(71.041mm,65.332mm) on Top Layer(Sig/Pwr) And Track (71.791mm,64.932mm)(72.491mm,64.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M21-2(71.041mm,65.332mm) on Top Layer(Sig/Pwr) And Track (71.791mm,65.075mm)(71.791mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M21-2(71.041mm,65.332mm) on Top Layer(Sig/Pwr) And Track (71.791mm,65.557mm)(71.791mm,66.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M21-3(73.241mm,66.282mm) on Top Layer(Sig/Pwr) And Track (72.491mm,64.932mm)(72.491mm,67.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M2-2(18.59mm,72.303mm) on Top Layer(Sig/Pwr) And Track (17.14mm,72.703mm)(17.84mm,72.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M2-2(18.59mm,72.303mm) on Top Layer(Sig/Pwr) And Track (17.84mm,71.028mm)(17.84mm,72.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M2-2(18.59mm,72.303mm) on Top Layer(Sig/Pwr) And Track (17.84mm,72.078mm)(17.84mm,72.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M2-2(18.59mm,72.303mm) on Top Layer(Sig/Pwr) And Track (17.84mm,72.559mm)(17.84mm,72.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Text "R83" (94.365mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Text "R84" (95.965mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Track (94.167mm,12.391mm)(94.867mm,12.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Track (94.217mm,12.791mm)(94.867mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Track (94.46mm,12.174mm)(96.048mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Track (94.867mm,12.391mm)(94.867mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Track (94.867mm,12.741mm)(94.867mm,13.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Track (96.048mm,8.682mm)(96.048mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Track (96.06mm,12.174mm)(97.648mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M22-1(95.617mm,12.791mm) on Top Layer(Sig/Pwr) And Track (96.06mm,8.682mm)(96.06mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M22-2(95.617mm,14.691mm) on Top Layer(Sig/Pwr) And Track (94.167mm,15.091mm)(94.867mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M22-2(95.617mm,14.691mm) on Top Layer(Sig/Pwr) And Track (94.867mm,13.416mm)(94.867mm,14.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M22-2(95.617mm,14.691mm) on Top Layer(Sig/Pwr) And Track (94.867mm,14.466mm)(94.867mm,14.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M22-2(95.617mm,14.691mm) on Top Layer(Sig/Pwr) And Track (94.867mm,14.947mm)(94.867mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M22-3(93.417mm,13.741mm) on Top Layer(Sig/Pwr) And Text "R82" (92.765mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M22-3(93.417mm,13.741mm) on Top Layer(Sig/Pwr) And Track (94.167mm,12.891mm)(94.167mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M2-3(16.39mm,71.353mm) on Top Layer(Sig/Pwr) And Track (17.14mm,70.503mm)(17.14mm,72.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.2mm) Between Pad M23-1(76.506mm,5.348mm) on Top Layer(Sig/Pwr) And Track (73.81mm,5.969mm)(77.303mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M23-1(76.506mm,5.348mm) on Top Layer(Sig/Pwr) And Track (75.856mm,4.598mm)(76.556mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M23-1(76.506mm,5.348mm) on Top Layer(Sig/Pwr) And Track (76.506mm,3.948mm)(76.506mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M23-1(76.506mm,5.348mm) on Top Layer(Sig/Pwr) And Track (76.506mm,4.598mm)(76.906mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M23-1(76.506mm,5.348mm) on Top Layer(Sig/Pwr) And Track (76.906mm,3.898mm)(76.906mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.2mm) Between Pad M23-2(74.606mm,5.348mm) on Top Layer(Sig/Pwr) And Track (73.81mm,5.969mm)(77.303mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M23-2(74.606mm,5.348mm) on Top Layer(Sig/Pwr) And Track (74.206mm,3.898mm)(74.206mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M23-2(74.606mm,5.348mm) on Top Layer(Sig/Pwr) And Track (74.206mm,4.598mm)(74.35mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M23-2(74.606mm,5.348mm) on Top Layer(Sig/Pwr) And Track (74.35mm,4.598mm)(74.831mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M23-2(74.606mm,5.348mm) on Top Layer(Sig/Pwr) And Track (74.831mm,4.598mm)(75.881mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.2mm) Between Pad M23-3(75.556mm,3.148mm) on Top Layer(Sig/Pwr) And Track (73.81mm,2.535mm)(77.303mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M23-3(75.556mm,3.148mm) on Top Layer(Sig/Pwr) And Track (74.206mm,3.898mm)(76.406mm,3.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.2mm) Between Pad M24-1(105.606mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M26" (105.183mm,75.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M24-1(105.606mm,74.972mm) on Top Layer(Sig/Pwr) And Track (104.809mm,74.402mm)(108.302mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M24-1(105.606mm,74.972mm) on Top Layer(Sig/Pwr) And Track (105.206mm,75.722mm)(105.206mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M24-1(105.606mm,74.972mm) on Top Layer(Sig/Pwr) And Track (105.206mm,75.722mm)(105.606mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M24-1(105.606mm,74.972mm) on Top Layer(Sig/Pwr) And Track (105.556mm,75.722mm)(106.256mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M24-1(105.606mm,74.972mm) on Top Layer(Sig/Pwr) And Track (105.606mm,75.722mm)(105.606mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.2mm) Between Pad M24-2(107.506mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M24" (108.68mm,75.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M24-2(107.506mm,74.972mm) on Top Layer(Sig/Pwr) And Track (104.809mm,74.402mm)(108.302mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M24-2(107.506mm,74.972mm) on Top Layer(Sig/Pwr) And Track (106.231mm,75.722mm)(107.281mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M24-2(107.506mm,74.972mm) on Top Layer(Sig/Pwr) And Track (107.281mm,75.722mm)(107.762mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M24-2(107.506mm,74.972mm) on Top Layer(Sig/Pwr) And Track (107.762mm,75.722mm)(107.906mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M24-2(107.506mm,74.972mm) on Top Layer(Sig/Pwr) And Track (107.906mm,75.722mm)(107.906mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M24-3(106.556mm,77.172mm) on Top Layer(Sig/Pwr) And Track (104.81mm,77.768mm)(108.302mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M24-3(106.556mm,77.172mm) on Top Layer(Sig/Pwr) And Track (105.706mm,76.422mm)(107.906mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M25-1(79.958mm,5.349mm) on Top Layer(Sig/Pwr) And Track (77.262mm,5.969mm)(80.755mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M25-1(79.958mm,5.349mm) on Top Layer(Sig/Pwr) And Track (79.308mm,4.599mm)(80.008mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M25-1(79.958mm,5.349mm) on Top Layer(Sig/Pwr) And Track (79.958mm,3.949mm)(79.958mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M25-1(79.958mm,5.349mm) on Top Layer(Sig/Pwr) And Track (79.958mm,4.599mm)(80.358mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M25-1(79.958mm,5.349mm) on Top Layer(Sig/Pwr) And Track (80.358mm,3.899mm)(80.358mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.2mm) Between Pad M25-2(78.058mm,5.349mm) on Top Layer(Sig/Pwr) And Text "M23" (77.686mm,3.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M25-2(78.058mm,5.349mm) on Top Layer(Sig/Pwr) And Track (77.262mm,5.969mm)(80.755mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M25-2(78.058mm,5.349mm) on Top Layer(Sig/Pwr) And Track (77.658mm,3.899mm)(77.658mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M25-2(78.058mm,5.349mm) on Top Layer(Sig/Pwr) And Track (77.658mm,4.599mm)(77.802mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M25-2(78.058mm,5.349mm) on Top Layer(Sig/Pwr) And Track (77.802mm,4.599mm)(78.283mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M25-2(78.058mm,5.349mm) on Top Layer(Sig/Pwr) And Track (78.283mm,4.599mm)(79.333mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.2mm) Between Pad M25-3(79.008mm,3.149mm) on Top Layer(Sig/Pwr) And Track (77.262mm,2.535mm)(80.755mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M25-3(79.008mm,3.149mm) on Top Layer(Sig/Pwr) And Track (77.658mm,3.899mm)(79.858mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad M26-1(102.115mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M28" (101.664mm,75.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M26-1(102.115mm,74.972mm) on Top Layer(Sig/Pwr) And Track (101.318mm,74.402mm)(104.811mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M26-1(102.115mm,74.972mm) on Top Layer(Sig/Pwr) And Track (101.714mm,75.722mm)(101.714mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M26-1(102.115mm,74.972mm) on Top Layer(Sig/Pwr) And Track (101.714mm,75.722mm)(102.114mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M26-1(102.115mm,74.972mm) on Top Layer(Sig/Pwr) And Track (102.064mm,75.722mm)(102.764mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M26-1(102.115mm,74.972mm) on Top Layer(Sig/Pwr) And Track (102.114mm,75.722mm)(102.114mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad M26-2(104.014mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M26" (105.183mm,75.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M26-2(104.014mm,74.972mm) on Top Layer(Sig/Pwr) And Track (101.318mm,74.402mm)(104.811mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M26-2(104.014mm,74.972mm) on Top Layer(Sig/Pwr) And Track (102.74mm,75.722mm)(103.789mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M26-2(104.014mm,74.972mm) on Top Layer(Sig/Pwr) And Track (103.789mm,75.722mm)(104.271mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M26-2(104.014mm,74.972mm) on Top Layer(Sig/Pwr) And Track (104.271mm,75.722mm)(104.414mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M26-2(104.014mm,74.972mm) on Top Layer(Sig/Pwr) And Track (104.414mm,75.722mm)(104.414mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M26-3(103.064mm,77.172mm) on Top Layer(Sig/Pwr) And Track (101.318mm,77.768mm)(104.811mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M26-3(103.064mm,77.172mm) on Top Layer(Sig/Pwr) And Track (102.215mm,76.422mm)(104.414mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M27-1(83.413mm,5.349mm) on Top Layer(Sig/Pwr) And Track (80.716mm,5.969mm)(84.209mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M27-1(83.413mm,5.349mm) on Top Layer(Sig/Pwr) And Track (82.763mm,4.599mm)(83.463mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M27-1(83.413mm,5.349mm) on Top Layer(Sig/Pwr) And Track (83.413mm,3.949mm)(83.413mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M27-1(83.413mm,5.349mm) on Top Layer(Sig/Pwr) And Track (83.413mm,4.599mm)(83.813mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M27-1(83.413mm,5.349mm) on Top Layer(Sig/Pwr) And Track (83.813mm,3.899mm)(83.813mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.2mm) Between Pad M27-2(81.513mm,5.349mm) on Top Layer(Sig/Pwr) And Text "M25" (81.214mm,3.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M27-2(81.513mm,5.349mm) on Top Layer(Sig/Pwr) And Track (80.716mm,5.969mm)(84.209mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M27-2(81.513mm,5.349mm) on Top Layer(Sig/Pwr) And Track (81.113mm,3.899mm)(81.113mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M27-2(81.513mm,5.349mm) on Top Layer(Sig/Pwr) And Track (81.113mm,4.599mm)(81.256mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M27-2(81.513mm,5.349mm) on Top Layer(Sig/Pwr) And Track (81.256mm,4.599mm)(81.738mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M27-2(81.513mm,5.349mm) on Top Layer(Sig/Pwr) And Track (81.738mm,4.599mm)(82.788mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.2mm) Between Pad M27-3(82.463mm,3.149mm) on Top Layer(Sig/Pwr) And Track (80.716mm,2.535mm)(84.209mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M27-3(82.463mm,3.149mm) on Top Layer(Sig/Pwr) And Track (81.113mm,3.899mm)(83.313mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.2mm) Between Pad M28-1(98.609mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M30" (98.199mm,75.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M28-1(98.609mm,74.972mm) on Top Layer(Sig/Pwr) And Track (97.813mm,74.402mm)(101.306mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M28-1(98.609mm,74.972mm) on Top Layer(Sig/Pwr) And Track (98.209mm,75.722mm)(98.209mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M28-1(98.609mm,74.972mm) on Top Layer(Sig/Pwr) And Track (98.209mm,75.722mm)(98.609mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M28-1(98.609mm,74.972mm) on Top Layer(Sig/Pwr) And Track (98.559mm,75.722mm)(99.259mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M28-1(98.609mm,74.972mm) on Top Layer(Sig/Pwr) And Track (98.609mm,75.722mm)(98.609mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.2mm) Between Pad M28-2(100.509mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M28" (101.664mm,75.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M28-2(100.509mm,74.972mm) on Top Layer(Sig/Pwr) And Track (100.284mm,75.722mm)(100.766mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M28-2(100.509mm,74.972mm) on Top Layer(Sig/Pwr) And Track (100.766mm,75.722mm)(100.909mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M28-2(100.509mm,74.972mm) on Top Layer(Sig/Pwr) And Track (100.909mm,75.722mm)(100.909mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M28-2(100.509mm,74.972mm) on Top Layer(Sig/Pwr) And Track (97.813mm,74.402mm)(101.306mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M28-2(100.509mm,74.972mm) on Top Layer(Sig/Pwr) And Track (99.234mm,75.722mm)(100.284mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M28-3(99.559mm,77.172mm) on Top Layer(Sig/Pwr) And Track (97.813mm,77.768mm)(101.306mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M28-3(99.559mm,77.172mm) on Top Layer(Sig/Pwr) And Track (98.709mm,76.422mm)(100.909mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M29-1(86.892mm,5.349mm) on Top Layer(Sig/Pwr) And Track (84.196mm,5.969mm)(87.689mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M29-1(86.892mm,5.349mm) on Top Layer(Sig/Pwr) And Track (86.243mm,4.599mm)(86.943mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M29-1(86.892mm,5.349mm) on Top Layer(Sig/Pwr) And Track (86.893mm,3.949mm)(86.893mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M29-1(86.892mm,5.349mm) on Top Layer(Sig/Pwr) And Track (86.893mm,4.599mm)(87.293mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M29-1(86.892mm,5.349mm) on Top Layer(Sig/Pwr) And Track (87.293mm,3.899mm)(87.293mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M29-2(84.993mm,5.349mm) on Top Layer(Sig/Pwr) And Track (84.196mm,5.969mm)(87.689mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M29-2(84.993mm,5.349mm) on Top Layer(Sig/Pwr) And Track (84.593mm,3.899mm)(84.593mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M29-2(84.993mm,5.349mm) on Top Layer(Sig/Pwr) And Track (84.593mm,4.599mm)(84.736mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M29-2(84.993mm,5.349mm) on Top Layer(Sig/Pwr) And Track (84.736mm,4.599mm)(85.218mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M29-2(84.993mm,5.349mm) on Top Layer(Sig/Pwr) And Track (85.218mm,4.599mm)(86.267mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.2mm) Between Pad M29-3(85.943mm,3.149mm) on Top Layer(Sig/Pwr) And Track (84.196mm,2.535mm)(87.689mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M29-3(85.943mm,3.149mm) on Top Layer(Sig/Pwr) And Track (84.593mm,3.899mm)(86.792mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M30-1(95.104mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M32" (94.77mm,75.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M30-1(95.104mm,74.972mm) on Top Layer(Sig/Pwr) And Track (94.308mm,74.402mm)(97.8mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M30-1(95.104mm,74.972mm) on Top Layer(Sig/Pwr) And Track (94.704mm,75.722mm)(94.704mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M30-1(95.104mm,74.972mm) on Top Layer(Sig/Pwr) And Track (94.704mm,75.722mm)(95.104mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M30-1(95.104mm,74.972mm) on Top Layer(Sig/Pwr) And Track (95.054mm,75.722mm)(95.754mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M30-1(95.104mm,74.972mm) on Top Layer(Sig/Pwr) And Track (95.104mm,75.722mm)(95.104mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.2mm) Between Pad M30-2(97.004mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M30" (98.199mm,75.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M30-2(97.004mm,74.972mm) on Top Layer(Sig/Pwr) And Track (94.308mm,74.402mm)(97.8mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M30-2(97.004mm,74.972mm) on Top Layer(Sig/Pwr) And Track (95.729mm,75.722mm)(96.779mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M30-2(97.004mm,74.972mm) on Top Layer(Sig/Pwr) And Track (96.779mm,75.722mm)(97.26mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M30-2(97.004mm,74.972mm) on Top Layer(Sig/Pwr) And Track (97.26mm,75.722mm)(97.404mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M30-2(97.004mm,74.972mm) on Top Layer(Sig/Pwr) And Track (97.404mm,75.722mm)(97.404mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M30-3(96.054mm,77.172mm) on Top Layer(Sig/Pwr) And Track (94.308mm,77.768mm)(97.801mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M30-3(96.054mm,77.172mm) on Top Layer(Sig/Pwr) And Track (95.204mm,76.422mm)(97.404mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M3-1(18.59mm,61.082mm) on Top Layer(Sig/Pwr) And Track (17.14mm,60.681mm)(17.84mm,60.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M3-1(18.59mm,61.082mm) on Top Layer(Sig/Pwr) And Track (17.19mm,61.081mm)(17.84mm,61.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M3-1(18.59mm,61.082mm) on Top Layer(Sig/Pwr) And Track (17.84mm,60.681mm)(17.84mm,61.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M3-1(18.59mm,61.082mm) on Top Layer(Sig/Pwr) And Track (17.84mm,61.031mm)(17.84mm,61.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M31-1(90.382mm,5.222mm) on Top Layer(Sig/Pwr) And Text "R142" (90.448mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad M31-1(90.382mm,5.222mm) on Top Layer(Sig/Pwr) And Track (87.701mm,5.969mm)(91.194mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M31-1(90.382mm,5.222mm) on Top Layer(Sig/Pwr) And Track (89.732mm,4.472mm)(90.432mm,4.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M31-1(90.382mm,5.222mm) on Top Layer(Sig/Pwr) And Track (90.382mm,3.822mm)(90.382mm,4.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M31-1(90.382mm,5.222mm) on Top Layer(Sig/Pwr) And Track (90.382mm,4.472mm)(90.782mm,4.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M31-1(90.382mm,5.222mm) on Top Layer(Sig/Pwr) And Track (90.782mm,3.772mm)(90.782mm,4.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M31-2(88.482mm,5.222mm) on Top Layer(Sig/Pwr) And Text "M29" (88.071mm,3.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M31-2(88.482mm,5.222mm) on Top Layer(Sig/Pwr) And Text "R142" (90.448mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad M31-2(88.482mm,5.222mm) on Top Layer(Sig/Pwr) And Track (87.701mm,5.969mm)(91.194mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M31-2(88.482mm,5.222mm) on Top Layer(Sig/Pwr) And Track (88.082mm,3.772mm)(88.082mm,4.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M31-2(88.482mm,5.222mm) on Top Layer(Sig/Pwr) And Track (88.082mm,4.472mm)(88.226mm,4.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M31-2(88.482mm,5.222mm) on Top Layer(Sig/Pwr) And Track (88.226mm,4.472mm)(88.707mm,4.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M31-2(88.482mm,5.222mm) on Top Layer(Sig/Pwr) And Track (88.707mm,4.472mm)(89.757mm,4.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M31-3(89.432mm,3.022mm) on Top Layer(Sig/Pwr) And Track (87.701mm,2.535mm)(91.194mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M31-3(89.432mm,3.022mm) on Top Layer(Sig/Pwr) And Track (88.082mm,3.772mm)(90.282mm,3.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M3-2(18.59mm,62.981mm) on Top Layer(Sig/Pwr) And Track (17.14mm,63.381mm)(17.84mm,63.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M3-2(18.59mm,62.981mm) on Top Layer(Sig/Pwr) And Track (17.84mm,61.707mm)(17.84mm,62.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M3-2(18.59mm,62.981mm) on Top Layer(Sig/Pwr) And Track (17.84mm,62.756mm)(17.84mm,63.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M3-2(18.59mm,62.981mm) on Top Layer(Sig/Pwr) And Track (17.84mm,63.238mm)(17.84mm,63.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M32-1(91.599mm,74.972mm) on Top Layer(Sig/Pwr) And Text "R150" (91.211mm,75.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M32-1(91.599mm,74.972mm) on Top Layer(Sig/Pwr) And Track (90.803mm,74.402mm)(94.295mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M32-1(91.599mm,74.972mm) on Top Layer(Sig/Pwr) And Track (91.199mm,75.722mm)(91.199mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M32-1(91.599mm,74.972mm) on Top Layer(Sig/Pwr) And Track (91.199mm,75.722mm)(91.599mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M32-1(91.599mm,74.972mm) on Top Layer(Sig/Pwr) And Track (91.549mm,75.722mm)(92.249mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M32-1(91.599mm,74.972mm) on Top Layer(Sig/Pwr) And Track (91.599mm,75.722mm)(91.599mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M32-2(93.499mm,74.972mm) on Top Layer(Sig/Pwr) And Track (90.803mm,74.402mm)(94.295mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M32-2(93.499mm,74.972mm) on Top Layer(Sig/Pwr) And Track (92.224mm,75.722mm)(93.274mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M32-2(93.499mm,74.972mm) on Top Layer(Sig/Pwr) And Track (93.274mm,75.722mm)(93.755mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M32-2(93.499mm,74.972mm) on Top Layer(Sig/Pwr) And Track (93.755mm,75.722mm)(93.899mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M32-2(93.499mm,74.972mm) on Top Layer(Sig/Pwr) And Track (93.899mm,75.722mm)(93.899mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M32-3(92.549mm,77.172mm) on Top Layer(Sig/Pwr) And Track (90.803mm,77.768mm)(94.295mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M32-3(92.549mm,77.172mm) on Top Layer(Sig/Pwr) And Track (91.699mm,76.422mm)(93.899mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M3-3(16.39mm,62.031mm) on Top Layer(Sig/Pwr) And Track (17.14mm,61.182mm)(17.14mm,63.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M33-1(93.903mm,5.349mm) on Top Layer(Sig/Pwr) And Track (91.207mm,5.969mm)(94.699mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M33-1(93.903mm,5.349mm) on Top Layer(Sig/Pwr) And Track (93.253mm,4.599mm)(93.953mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M33-1(93.903mm,5.349mm) on Top Layer(Sig/Pwr) And Track (93.903mm,3.949mm)(93.903mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M33-1(93.903mm,5.349mm) on Top Layer(Sig/Pwr) And Track (93.903mm,4.599mm)(94.303mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M33-1(93.903mm,5.349mm) on Top Layer(Sig/Pwr) And Track (94.303mm,3.899mm)(94.303mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M33-2(92.003mm,5.349mm) on Top Layer(Sig/Pwr) And Track (91.207mm,5.969mm)(94.699mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M33-2(92.003mm,5.349mm) on Top Layer(Sig/Pwr) And Track (91.603mm,3.899mm)(91.603mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M33-2(92.003mm,5.349mm) on Top Layer(Sig/Pwr) And Track (91.603mm,4.599mm)(91.747mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M33-2(92.003mm,5.349mm) on Top Layer(Sig/Pwr) And Track (91.747mm,4.599mm)(92.228mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M33-2(92.003mm,5.349mm) on Top Layer(Sig/Pwr) And Track (92.228mm,4.599mm)(93.278mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.2mm) Between Pad M33-3(92.953mm,3.149mm) on Top Layer(Sig/Pwr) And Track (91.207mm,2.535mm)(94.699mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M33-3(92.953mm,3.149mm) on Top Layer(Sig/Pwr) And Track (91.603mm,3.899mm)(93.803mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.008mm < 0.2mm) Between Pad M34-1(88.142mm,74.972mm) on Top Layer(Sig/Pwr) And Text "R157" (87.734mm,75.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.008mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M34-1(88.142mm,74.972mm) on Top Layer(Sig/Pwr) And Track (87.346mm,74.402mm)(90.838mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M34-1(88.142mm,74.972mm) on Top Layer(Sig/Pwr) And Track (87.742mm,75.722mm)(87.742mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M34-1(88.142mm,74.972mm) on Top Layer(Sig/Pwr) And Track (87.742mm,75.722mm)(88.142mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M34-1(88.142mm,74.972mm) on Top Layer(Sig/Pwr) And Track (88.092mm,75.722mm)(88.792mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M34-1(88.142mm,74.972mm) on Top Layer(Sig/Pwr) And Track (88.142mm,75.722mm)(88.142mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad M34-2(90.042mm,74.972mm) on Top Layer(Sig/Pwr) And Text "R150" (91.211mm,75.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M34-2(90.042mm,74.972mm) on Top Layer(Sig/Pwr) And Track (87.346mm,74.402mm)(90.838mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M34-2(90.042mm,74.972mm) on Top Layer(Sig/Pwr) And Track (88.767mm,75.722mm)(89.817mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M34-2(90.042mm,74.972mm) on Top Layer(Sig/Pwr) And Track (89.817mm,75.722mm)(90.298mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M34-2(90.042mm,74.972mm) on Top Layer(Sig/Pwr) And Track (90.298mm,75.722mm)(90.442mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M34-2(90.042mm,74.972mm) on Top Layer(Sig/Pwr) And Track (90.442mm,75.722mm)(90.442mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M34-3(89.092mm,77.172mm) on Top Layer(Sig/Pwr) And Track (87.346mm,77.768mm)(90.838mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M34-3(89.092mm,77.172mm) on Top Layer(Sig/Pwr) And Track (88.242mm,76.422mm)(90.442mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M35-1(97.408mm,5.349mm) on Top Layer(Sig/Pwr) And Track (94.712mm,5.969mm)(98.204mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M35-1(97.408mm,5.349mm) on Top Layer(Sig/Pwr) And Track (96.758mm,4.599mm)(97.458mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M35-1(97.408mm,5.349mm) on Top Layer(Sig/Pwr) And Track (97.408mm,3.949mm)(97.408mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M35-1(97.408mm,5.349mm) on Top Layer(Sig/Pwr) And Track (97.408mm,4.599mm)(97.808mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M35-1(97.408mm,5.349mm) on Top Layer(Sig/Pwr) And Track (97.808mm,3.899mm)(97.808mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M35-2(95.508mm,5.349mm) on Top Layer(Sig/Pwr) And Track (94.712mm,5.969mm)(98.204mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M35-2(95.508mm,5.349mm) on Top Layer(Sig/Pwr) And Track (95.108mm,3.899mm)(95.108mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M35-2(95.508mm,5.349mm) on Top Layer(Sig/Pwr) And Track (95.108mm,4.599mm)(95.252mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M35-2(95.508mm,5.349mm) on Top Layer(Sig/Pwr) And Track (95.252mm,4.599mm)(95.733mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M35-2(95.508mm,5.349mm) on Top Layer(Sig/Pwr) And Track (95.733mm,4.599mm)(96.783mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.2mm) Between Pad M35-3(96.458mm,3.149mm) on Top Layer(Sig/Pwr) And Track (94.712mm,2.535mm)(98.204mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M35-3(96.458mm,3.149mm) on Top Layer(Sig/Pwr) And Track (95.108mm,3.899mm)(97.308mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.2mm) Between Pad M36-1(84.665mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M38" (84.254mm,75.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M36-1(84.665mm,74.972mm) on Top Layer(Sig/Pwr) And Track (83.868mm,74.402mm)(87.361mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M36-1(84.665mm,74.972mm) on Top Layer(Sig/Pwr) And Track (84.265mm,75.722mm)(84.265mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M36-1(84.665mm,74.972mm) on Top Layer(Sig/Pwr) And Track (84.265mm,75.722mm)(84.665mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M36-1(84.665mm,74.972mm) on Top Layer(Sig/Pwr) And Track (84.615mm,75.722mm)(85.315mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M36-1(84.665mm,74.972mm) on Top Layer(Sig/Pwr) And Track (84.665mm,75.722mm)(84.665mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad M36-2(86.565mm,74.972mm) on Top Layer(Sig/Pwr) And Text "R157" (87.734mm,75.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M36-2(86.565mm,74.972mm) on Top Layer(Sig/Pwr) And Track (83.868mm,74.402mm)(87.361mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M36-2(86.565mm,74.972mm) on Top Layer(Sig/Pwr) And Track (85.29mm,75.722mm)(86.34mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M36-2(86.565mm,74.972mm) on Top Layer(Sig/Pwr) And Track (86.34mm,75.722mm)(86.821mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M36-2(86.565mm,74.972mm) on Top Layer(Sig/Pwr) And Track (86.821mm,75.722mm)(86.965mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M36-2(86.565mm,74.972mm) on Top Layer(Sig/Pwr) And Track (86.965mm,75.722mm)(86.965mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M36-3(85.615mm,77.172mm) on Top Layer(Sig/Pwr) And Track (83.869mm,77.768mm)(87.361mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M36-3(85.615mm,77.172mm) on Top Layer(Sig/Pwr) And Track (84.765mm,76.422mm)(86.965mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M37-1(100.913mm,5.349mm) on Top Layer(Sig/Pwr) And Track (100.263mm,4.599mm)(100.963mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M37-1(100.913mm,5.349mm) on Top Layer(Sig/Pwr) And Track (100.913mm,3.949mm)(100.913mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M37-1(100.913mm,5.349mm) on Top Layer(Sig/Pwr) And Track (100.913mm,4.599mm)(101.313mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M37-1(100.913mm,5.349mm) on Top Layer(Sig/Pwr) And Track (101.313mm,3.899mm)(101.313mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M37-1(100.913mm,5.349mm) on Top Layer(Sig/Pwr) And Track (98.217mm,5.969mm)(101.71mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M37-2(99.013mm,5.349mm) on Top Layer(Sig/Pwr) And Track (98.217mm,5.969mm)(101.71mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M37-2(99.013mm,5.349mm) on Top Layer(Sig/Pwr) And Track (98.613mm,3.899mm)(98.613mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M37-2(99.013mm,5.349mm) on Top Layer(Sig/Pwr) And Track (98.613mm,4.599mm)(98.757mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M37-2(99.013mm,5.349mm) on Top Layer(Sig/Pwr) And Track (98.757mm,4.599mm)(99.238mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M37-2(99.013mm,5.349mm) on Top Layer(Sig/Pwr) And Track (99.238mm,4.599mm)(100.288mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.2mm) Between Pad M37-3(99.963mm,3.149mm) on Top Layer(Sig/Pwr) And Track (98.217mm,2.535mm)(101.71mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M37-3(99.963mm,3.149mm) on Top Layer(Sig/Pwr) And Track (98.613mm,3.899mm)(100.813mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.2mm) Between Pad M38-1(81.185mm,74.972mm) on Top Layer(Sig/Pwr) And Text "R164" (80.723mm,75.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M38-1(81.185mm,74.972mm) on Top Layer(Sig/Pwr) And Track (80.389mm,74.402mm)(83.881mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M38-1(81.185mm,74.972mm) on Top Layer(Sig/Pwr) And Track (80.785mm,75.722mm)(80.785mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M38-1(81.185mm,74.972mm) on Top Layer(Sig/Pwr) And Track (80.785mm,75.722mm)(81.185mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M38-1(81.185mm,74.972mm) on Top Layer(Sig/Pwr) And Track (81.135mm,75.722mm)(81.835mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M38-1(81.185mm,74.972mm) on Top Layer(Sig/Pwr) And Track (81.185mm,75.722mm)(81.185mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad M38-2(83.085mm,74.972mm) on Top Layer(Sig/Pwr) And Text "M38" (84.254mm,75.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M38-2(83.085mm,74.972mm) on Top Layer(Sig/Pwr) And Track (80.389mm,74.402mm)(83.881mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M38-2(83.085mm,74.972mm) on Top Layer(Sig/Pwr) And Track (81.81mm,75.722mm)(82.86mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M38-2(83.085mm,74.972mm) on Top Layer(Sig/Pwr) And Track (82.86mm,75.722mm)(83.341mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M38-2(83.085mm,74.972mm) on Top Layer(Sig/Pwr) And Track (83.341mm,75.722mm)(83.485mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M38-2(83.085mm,74.972mm) on Top Layer(Sig/Pwr) And Track (83.485mm,75.722mm)(83.485mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M38-3(82.135mm,77.172mm) on Top Layer(Sig/Pwr) And Track (80.389mm,77.768mm)(83.881mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M38-3(82.135mm,77.172mm) on Top Layer(Sig/Pwr) And Track (81.285mm,76.422mm)(83.485mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M39-1(104.418mm,5.349mm) on Top Layer(Sig/Pwr) And Track (101.722mm,5.969mm)(105.215mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M39-1(104.418mm,5.349mm) on Top Layer(Sig/Pwr) And Track (103.769mm,4.599mm)(104.469mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M39-1(104.418mm,5.349mm) on Top Layer(Sig/Pwr) And Track (104.419mm,3.949mm)(104.419mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M39-1(104.418mm,5.349mm) on Top Layer(Sig/Pwr) And Track (104.419mm,4.599mm)(104.819mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M39-1(104.418mm,5.349mm) on Top Layer(Sig/Pwr) And Track (104.819mm,3.899mm)(104.819mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M39-2(102.519mm,5.349mm) on Top Layer(Sig/Pwr) And Track (101.722mm,5.969mm)(105.215mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M39-2(102.519mm,5.349mm) on Top Layer(Sig/Pwr) And Track (102.119mm,3.899mm)(102.119mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M39-2(102.519mm,5.349mm) on Top Layer(Sig/Pwr) And Track (102.119mm,4.599mm)(102.262mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M39-2(102.519mm,5.349mm) on Top Layer(Sig/Pwr) And Track (102.262mm,4.599mm)(102.744mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M39-2(102.519mm,5.349mm) on Top Layer(Sig/Pwr) And Track (102.744mm,4.599mm)(103.793mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.2mm) Between Pad M39-3(103.469mm,3.149mm) on Top Layer(Sig/Pwr) And Track (101.722mm,2.535mm)(105.215mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M39-3(103.469mm,3.149mm) on Top Layer(Sig/Pwr) And Track (102.119mm,3.899mm)(104.318mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.2mm) Between Pad M40-1(77.654mm,74.972mm) on Top Layer(Sig/Pwr) And Text "R168" (77.218mm,75.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M40-1(77.654mm,74.972mm) on Top Layer(Sig/Pwr) And Track (76.858mm,74.402mm)(80.351mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M40-1(77.654mm,74.972mm) on Top Layer(Sig/Pwr) And Track (77.254mm,75.722mm)(77.254mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M40-1(77.654mm,74.972mm) on Top Layer(Sig/Pwr) And Track (77.254mm,75.722mm)(77.654mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M40-1(77.654mm,74.972mm) on Top Layer(Sig/Pwr) And Track (77.604mm,75.722mm)(78.304mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M40-1(77.654mm,74.972mm) on Top Layer(Sig/Pwr) And Track (77.654mm,75.722mm)(77.654mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad M40-2(79.554mm,74.972mm) on Top Layer(Sig/Pwr) And Text "R164" (80.723mm,75.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M40-2(79.554mm,74.972mm) on Top Layer(Sig/Pwr) And Track (76.858mm,74.402mm)(80.351mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M40-2(79.554mm,74.972mm) on Top Layer(Sig/Pwr) And Track (78.279mm,75.722mm)(79.329mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M40-2(79.554mm,74.972mm) on Top Layer(Sig/Pwr) And Track (79.329mm,75.722mm)(79.811mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M40-2(79.554mm,74.972mm) on Top Layer(Sig/Pwr) And Track (79.811mm,75.722mm)(79.954mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M40-2(79.554mm,74.972mm) on Top Layer(Sig/Pwr) And Track (79.954mm,75.722mm)(79.954mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M40-3(78.604mm,77.172mm) on Top Layer(Sig/Pwr) And Track (76.858mm,77.768mm)(80.351mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M40-3(78.604mm,77.172mm) on Top Layer(Sig/Pwr) And Track (77.754mm,76.422mm)(79.954mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M4-1(66.916mm,12.792mm) on Top Layer(Sig/Pwr) And Track (65.466mm,12.391mm)(66.166mm,12.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M4-1(66.916mm,12.792mm) on Top Layer(Sig/Pwr) And Track (65.516mm,12.791mm)(66.166mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M4-1(66.916mm,12.792mm) on Top Layer(Sig/Pwr) And Track (65.758mm,12.174mm)(67.346mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M4-1(66.916mm,12.792mm) on Top Layer(Sig/Pwr) And Track (66.166mm,12.391mm)(66.166mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M4-1(66.916mm,12.792mm) on Top Layer(Sig/Pwr) And Track (66.166mm,12.741mm)(66.166mm,13.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.2mm) Between Pad M4-1(66.916mm,12.792mm) on Top Layer(Sig/Pwr) And Track (67.346mm,8.682mm)(67.346mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M4-1(66.916mm,12.792mm) on Top Layer(Sig/Pwr) And Track (67.359mm,12.174mm)(68.946mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M4-1(66.916mm,12.792mm) on Top Layer(Sig/Pwr) And Track (67.359mm,8.682mm)(67.359mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M41-1(107.924mm,5.349mm) on Top Layer(Sig/Pwr) And Track (105.227mm,5.969mm)(108.72mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M41-1(107.924mm,5.349mm) on Top Layer(Sig/Pwr) And Track (107.274mm,4.599mm)(107.974mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M41-1(107.924mm,5.349mm) on Top Layer(Sig/Pwr) And Track (107.924mm,3.949mm)(107.924mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M41-1(107.924mm,5.349mm) on Top Layer(Sig/Pwr) And Track (107.924mm,4.599mm)(108.324mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M41-1(107.924mm,5.349mm) on Top Layer(Sig/Pwr) And Track (108.324mm,3.899mm)(108.324mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.2mm) Between Pad M41-2(106.024mm,5.349mm) on Top Layer(Sig/Pwr) And Track (105.227mm,5.969mm)(108.72mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M41-2(106.024mm,5.349mm) on Top Layer(Sig/Pwr) And Track (105.624mm,3.899mm)(105.624mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M41-2(106.024mm,5.349mm) on Top Layer(Sig/Pwr) And Track (105.624mm,4.599mm)(105.767mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M41-2(106.024mm,5.349mm) on Top Layer(Sig/Pwr) And Track (105.767mm,4.599mm)(106.249mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M41-2(106.024mm,5.349mm) on Top Layer(Sig/Pwr) And Track (106.249mm,4.599mm)(107.299mm,4.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.2mm) Between Pad M41-3(106.974mm,3.149mm) on Top Layer(Sig/Pwr) And Track (105.227mm,2.535mm)(108.72mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M41-3(106.974mm,3.149mm) on Top Layer(Sig/Pwr) And Track (105.624mm,3.899mm)(107.824mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M4-2(66.916mm,14.691mm) on Top Layer(Sig/Pwr) And Track (65.466mm,15.092mm)(66.166mm,15.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M4-2(66.916mm,14.691mm) on Top Layer(Sig/Pwr) And Track (66.166mm,13.417mm)(66.166mm,14.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M4-2(66.916mm,14.691mm) on Top Layer(Sig/Pwr) And Track (66.166mm,14.467mm)(66.166mm,14.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M4-2(66.916mm,14.691mm) on Top Layer(Sig/Pwr) And Track (66.166mm,14.948mm)(66.166mm,15.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M42-1(74.149mm,74.972mm) on Top Layer(Sig/Pwr) And Track (73.353mm,74.402mm)(76.845mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M42-1(74.149mm,74.972mm) on Top Layer(Sig/Pwr) And Track (73.749mm,75.722mm)(73.749mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M42-1(74.149mm,74.972mm) on Top Layer(Sig/Pwr) And Track (73.749mm,75.722mm)(74.149mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M42-1(74.149mm,74.972mm) on Top Layer(Sig/Pwr) And Track (74.099mm,75.722mm)(74.799mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M42-1(74.149mm,74.972mm) on Top Layer(Sig/Pwr) And Track (74.149mm,75.722mm)(74.149mm,76.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad M42-2(76.049mm,74.972mm) on Top Layer(Sig/Pwr) And Text "R168" (77.218mm,75.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M42-2(76.049mm,74.972mm) on Top Layer(Sig/Pwr) And Track (73.353mm,74.402mm)(76.845mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M42-2(76.049mm,74.972mm) on Top Layer(Sig/Pwr) And Track (74.774mm,75.722mm)(75.824mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M42-2(76.049mm,74.972mm) on Top Layer(Sig/Pwr) And Track (75.824mm,75.722mm)(76.305mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M42-2(76.049mm,74.972mm) on Top Layer(Sig/Pwr) And Track (76.305mm,75.722mm)(76.449mm,75.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M42-2(76.049mm,74.972mm) on Top Layer(Sig/Pwr) And Track (76.449mm,75.722mm)(76.449mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M42-3(75.099mm,77.172mm) on Top Layer(Sig/Pwr) And Track (73.353mm,77.768mm)(76.846mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M42-3(75.099mm,77.172mm) on Top Layer(Sig/Pwr) And Track (74.249mm,76.422mm)(76.449mm,76.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M4-3(64.716mm,13.741mm) on Top Layer(Sig/Pwr) And Track (65.466mm,12.892mm)(65.466mm,15.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad M43-1(86.519mm,20.336mm) on Top Layer(Sig/Pwr) And Text "M43" (85.93mm,20.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M43-1(86.519mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R206" (85.885mm,20.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M43-1(86.519mm,20.336mm) on Top Layer(Sig/Pwr) And Track (85.725mm,19.74mm)(89.217mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M43-1(86.519mm,20.336mm) on Top Layer(Sig/Pwr) And Track (86.119mm,21.086mm)(86.119mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M43-1(86.519mm,20.336mm) on Top Layer(Sig/Pwr) And Track (86.119mm,21.086mm)(86.519mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M43-1(86.519mm,20.336mm) on Top Layer(Sig/Pwr) And Track (86.469mm,21.086mm)(87.169mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M43-1(86.519mm,20.336mm) on Top Layer(Sig/Pwr) And Track (86.519mm,21.086mm)(86.519mm,21.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.2mm) Between Pad M43-2(88.419mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R206" (85.885mm,20.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M43-2(88.419mm,20.336mm) on Top Layer(Sig/Pwr) And Track (85.725mm,19.74mm)(89.217mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M43-2(88.419mm,20.336mm) on Top Layer(Sig/Pwr) And Track (87.144mm,21.086mm)(88.194mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M43-2(88.419mm,20.336mm) on Top Layer(Sig/Pwr) And Track (88.194mm,21.086mm)(88.675mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M43-2(88.419mm,20.336mm) on Top Layer(Sig/Pwr) And Track (88.675mm,21.086mm)(88.819mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M43-2(88.419mm,20.336mm) on Top Layer(Sig/Pwr) And Track (88.819mm,21.086mm)(88.819mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M43-3(87.469mm,22.536mm) on Top Layer(Sig/Pwr) And Track (85.951mm,23.208mm)(89.443mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M43-3(87.469mm,22.536mm) on Top Layer(Sig/Pwr) And Track (86.619mm,21.786mm)(88.819mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M44-1(118.601mm,28.106mm) on Top Layer(Sig/Pwr) And Track (117.151mm,27.706mm)(117.851mm,27.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M44-1(118.601mm,28.106mm) on Top Layer(Sig/Pwr) And Track (117.201mm,28.106mm)(117.851mm,28.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M44-1(118.601mm,28.106mm) on Top Layer(Sig/Pwr) And Track (117.851mm,27.706mm)(117.851mm,28.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M44-1(118.601mm,28.106mm) on Top Layer(Sig/Pwr) And Track (117.851mm,28.056mm)(117.851mm,28.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M44-1(118.601mm,28.106mm) on Top Layer(Sig/Pwr) And Track (119.196mm,27.311mm)(119.196mm,30.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M44-2(118.601mm,30.006mm) on Top Layer(Sig/Pwr) And Track (117.151mm,30.406mm)(117.851mm,30.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M44-2(118.601mm,30.006mm) on Top Layer(Sig/Pwr) And Track (117.851mm,28.731mm)(117.851mm,29.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M44-2(118.601mm,30.006mm) on Top Layer(Sig/Pwr) And Track (117.851mm,29.781mm)(117.851mm,30.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M44-2(118.601mm,30.006mm) on Top Layer(Sig/Pwr) And Track (117.851mm,30.262mm)(117.851mm,30.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M44-2(118.601mm,30.006mm) on Top Layer(Sig/Pwr) And Track (119.196mm,27.311mm)(119.196mm,30.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M44-3(116.401mm,29.056mm) on Top Layer(Sig/Pwr) And Track (115.728mm,27.537mm)(115.728mm,31.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M44-3(116.401mm,29.056mm) on Top Layer(Sig/Pwr) And Track (117.151mm,28.206mm)(117.151mm,30.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M45-1(69.219mm,32.139mm) on Top Layer(Sig/Pwr) And Track (68.569mm,31.389mm)(69.269mm,31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M45-1(69.219mm,32.139mm) on Top Layer(Sig/Pwr) And Track (69.219mm,30.739mm)(69.219mm,31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M45-1(69.219mm,32.139mm) on Top Layer(Sig/Pwr) And Track (69.219mm,31.389mm)(69.619mm,31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M45-1(69.219mm,32.139mm) on Top Layer(Sig/Pwr) And Track (69.619mm,30.689mm)(69.619mm,31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M45-2(67.319mm,32.139mm) on Top Layer(Sig/Pwr) And Track (66.919mm,30.689mm)(66.919mm,31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M45-2(67.319mm,32.139mm) on Top Layer(Sig/Pwr) And Track (66.919mm,31.389mm)(67.063mm,31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M45-2(67.319mm,32.139mm) on Top Layer(Sig/Pwr) And Track (67.063mm,31.389mm)(67.544mm,31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M45-2(67.319mm,32.139mm) on Top Layer(Sig/Pwr) And Track (67.544mm,31.389mm)(68.594mm,31.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.2mm) Between Pad M45-3(68.269mm,29.939mm) on Top Layer(Sig/Pwr) And Track (66.586mm,29.28mm)(68.174mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M45-3(68.269mm,29.939mm) on Top Layer(Sig/Pwr) And Track (66.919mm,30.689mm)(69.119mm,30.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.2mm) Between Pad M45-3(68.269mm,29.939mm) on Top Layer(Sig/Pwr) And Track (68.174mm,25.788mm)(68.174mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M46-1(65.513mm,20.328mm) on Top Layer(Sig/Pwr) And Track (64.719mm,19.74mm)(68.211mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M46-1(65.513mm,20.328mm) on Top Layer(Sig/Pwr) And Track (65.113mm,21.078mm)(65.113mm,21.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M46-1(65.513mm,20.328mm) on Top Layer(Sig/Pwr) And Track (65.113mm,21.078mm)(65.513mm,21.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M46-1(65.513mm,20.328mm) on Top Layer(Sig/Pwr) And Track (65.463mm,21.078mm)(66.163mm,21.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M46-1(65.513mm,20.328mm) on Top Layer(Sig/Pwr) And Track (65.513mm,21.078mm)(65.513mm,21.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M46-2(67.413mm,20.328mm) on Top Layer(Sig/Pwr) And Track (64.719mm,19.74mm)(68.211mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M46-2(67.413mm,20.328mm) on Top Layer(Sig/Pwr) And Track (66.138mm,21.078mm)(67.188mm,21.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M46-2(67.413mm,20.328mm) on Top Layer(Sig/Pwr) And Track (67.188mm,21.078mm)(67.669mm,21.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M46-2(67.413mm,20.328mm) on Top Layer(Sig/Pwr) And Track (67.669mm,21.078mm)(67.813mm,21.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M46-2(67.413mm,20.328mm) on Top Layer(Sig/Pwr) And Track (67.813mm,21.078mm)(67.813mm,21.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M46-3(66.463mm,22.528mm) on Top Layer(Sig/Pwr) And Track (64.945mm,23.2mm)(68.437mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M46-3(66.463mm,22.528mm) on Top Layer(Sig/Pwr) And Track (65.613mm,21.778mm)(67.813mm,21.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad M47-1(72.524mm,20.336mm) on Top Layer(Sig/Pwr) And Text "M47" (71.926mm,20.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M47-1(72.524mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R205" (71.888mm,20.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M47-1(72.524mm,20.336mm) on Top Layer(Sig/Pwr) And Track (71.729mm,19.74mm)(75.222mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M47-1(72.524mm,20.336mm) on Top Layer(Sig/Pwr) And Track (72.124mm,21.086mm)(72.124mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M47-1(72.524mm,20.336mm) on Top Layer(Sig/Pwr) And Track (72.124mm,21.086mm)(72.524mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M47-1(72.524mm,20.336mm) on Top Layer(Sig/Pwr) And Track (72.474mm,21.086mm)(73.174mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M47-1(72.524mm,20.336mm) on Top Layer(Sig/Pwr) And Track (72.524mm,21.086mm)(72.524mm,21.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad M47-2(74.424mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R205" (71.888mm,20.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M47-2(74.424mm,20.336mm) on Top Layer(Sig/Pwr) And Track (71.729mm,19.74mm)(75.222mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M47-2(74.424mm,20.336mm) on Top Layer(Sig/Pwr) And Track (73.149mm,21.086mm)(74.199mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M47-2(74.424mm,20.336mm) on Top Layer(Sig/Pwr) And Track (74.199mm,21.086mm)(74.68mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M47-2(74.424mm,20.336mm) on Top Layer(Sig/Pwr) And Track (74.68mm,21.086mm)(74.824mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M47-2(74.424mm,20.336mm) on Top Layer(Sig/Pwr) And Track (74.824mm,21.086mm)(74.824mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M47-3(73.474mm,22.536mm) on Top Layer(Sig/Pwr) And Track (71.955mm,23.208mm)(75.448mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M47-3(73.474mm,22.536mm) on Top Layer(Sig/Pwr) And Track (72.624mm,21.786mm)(74.824mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M48-1(79.509mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R208" (78.9mm,20.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M48-1(79.509mm,20.336mm) on Top Layer(Sig/Pwr) And Track (78.714mm,19.74mm)(82.207mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M48-1(79.509mm,20.336mm) on Top Layer(Sig/Pwr) And Track (79.109mm,21.086mm)(79.109mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M48-1(79.509mm,20.336mm) on Top Layer(Sig/Pwr) And Track (79.109mm,21.086mm)(79.509mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M48-1(79.509mm,20.336mm) on Top Layer(Sig/Pwr) And Track (79.459mm,21.086mm)(80.159mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M48-1(79.509mm,20.336mm) on Top Layer(Sig/Pwr) And Track (79.509mm,21.086mm)(79.509mm,21.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.2mm) Between Pad M48-2(81.409mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R208" (78.9mm,20.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M48-2(81.409mm,20.336mm) on Top Layer(Sig/Pwr) And Track (78.714mm,19.74mm)(82.207mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M48-2(81.409mm,20.336mm) on Top Layer(Sig/Pwr) And Track (80.134mm,21.086mm)(81.184mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M48-2(81.409mm,20.336mm) on Top Layer(Sig/Pwr) And Track (81.184mm,21.086mm)(81.665mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M48-2(81.409mm,20.336mm) on Top Layer(Sig/Pwr) And Track (81.665mm,21.086mm)(81.809mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M48-2(81.409mm,20.336mm) on Top Layer(Sig/Pwr) And Track (81.809mm,21.086mm)(81.809mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M48-3(80.459mm,22.536mm) on Top Layer(Sig/Pwr) And Track (78.94mm,23.208mm)(82.433mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M48-3(80.459mm,22.536mm) on Top Layer(Sig/Pwr) And Track (79.609mm,21.786mm)(81.809mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M49-1(93.529mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R179" (92.636mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M49-1(93.529mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R207" (92.831mm,20.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M49-1(93.529mm,20.336mm) on Top Layer(Sig/Pwr) And Track (92.735mm,19.74mm)(96.228mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M49-1(93.529mm,20.336mm) on Top Layer(Sig/Pwr) And Track (93.129mm,21.086mm)(93.129mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M49-1(93.529mm,20.336mm) on Top Layer(Sig/Pwr) And Track (93.129mm,21.086mm)(93.529mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M49-1(93.529mm,20.336mm) on Top Layer(Sig/Pwr) And Track (93.479mm,21.086mm)(94.179mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M49-1(93.529mm,20.336mm) on Top Layer(Sig/Pwr) And Track (93.529mm,21.086mm)(93.529mm,21.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.2mm) Between Pad M49-2(95.429mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R207" (92.831mm,20.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M49-2(95.429mm,20.336mm) on Top Layer(Sig/Pwr) And Track (92.735mm,19.74mm)(96.228mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M49-2(95.429mm,20.336mm) on Top Layer(Sig/Pwr) And Track (94.154mm,21.086mm)(95.204mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M49-2(95.429mm,20.336mm) on Top Layer(Sig/Pwr) And Track (95.204mm,21.086mm)(95.686mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M49-2(95.429mm,20.336mm) on Top Layer(Sig/Pwr) And Track (95.686mm,21.086mm)(95.829mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M49-2(95.429mm,20.336mm) on Top Layer(Sig/Pwr) And Track (95.829mm,21.086mm)(95.829mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M49-3(94.479mm,22.536mm) on Top Layer(Sig/Pwr) And Track (92.961mm,23.208mm)(96.454mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M49-3(94.479mm,22.536mm) on Top Layer(Sig/Pwr) And Track (93.629mm,21.786mm)(95.829mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M50-1(107.485mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R182" (106.581mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M50-1(107.485mm,20.336mm) on Top Layer(Sig/Pwr) And Track (106.691mm,19.74mm)(110.184mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M50-1(107.485mm,20.336mm) on Top Layer(Sig/Pwr) And Track (107.085mm,21.086mm)(107.085mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M50-1(107.485mm,20.336mm) on Top Layer(Sig/Pwr) And Track (107.085mm,21.086mm)(107.485mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M50-1(107.485mm,20.336mm) on Top Layer(Sig/Pwr) And Track (107.435mm,21.086mm)(108.135mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M50-1(107.485mm,20.336mm) on Top Layer(Sig/Pwr) And Track (107.485mm,21.086mm)(107.485mm,21.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M50-2(109.385mm,20.336mm) on Top Layer(Sig/Pwr) And Track (106.691mm,19.74mm)(110.184mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M50-2(109.385mm,20.336mm) on Top Layer(Sig/Pwr) And Track (108.11mm,21.086mm)(109.16mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M50-2(109.385mm,20.336mm) on Top Layer(Sig/Pwr) And Track (109.16mm,21.086mm)(109.642mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M50-2(109.385mm,20.336mm) on Top Layer(Sig/Pwr) And Track (109.642mm,21.086mm)(109.785mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M50-2(109.385mm,20.336mm) on Top Layer(Sig/Pwr) And Track (109.785mm,21.086mm)(109.785mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M50-3(108.435mm,22.536mm) on Top Layer(Sig/Pwr) And Track (106.917mm,23.208mm)(110.41mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M50-3(108.435mm,22.536mm) on Top Layer(Sig/Pwr) And Track (107.585mm,21.786mm)(109.785mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R22" (99.166mm,12.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Text "R26" (100.766mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Track (100.848mm,8.679mm)(100.848mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Track (100.861mm,12.172mm)(102.448mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Track (100.861mm,8.679mm)(100.861mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Track (98.968mm,12.388mm)(99.668mm,12.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Track (99.018mm,12.788mm)(99.668mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Track (99.261mm,12.172mm)(100.848mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Track (99.668mm,12.388mm)(99.668mm,12.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M5-1(100.418mm,12.789mm) on Top Layer(Sig/Pwr) And Track (99.668mm,12.738mm)(99.668mm,13.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M51-1(100.514mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R180" (99.621mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M51-1(100.514mm,20.336mm) on Top Layer(Sig/Pwr) And Track (100.114mm,21.086mm)(100.114mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M51-1(100.514mm,20.336mm) on Top Layer(Sig/Pwr) And Track (100.114mm,21.086mm)(100.514mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M51-1(100.514mm,20.336mm) on Top Layer(Sig/Pwr) And Track (100.464mm,21.086mm)(101.164mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M51-1(100.514mm,20.336mm) on Top Layer(Sig/Pwr) And Track (100.514mm,21.086mm)(100.514mm,21.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M51-1(100.514mm,20.336mm) on Top Layer(Sig/Pwr) And Track (99.72mm,19.74mm)(103.213mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M51-2(102.414mm,20.336mm) on Top Layer(Sig/Pwr) And Track (101.139mm,21.086mm)(102.189mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M51-2(102.414mm,20.336mm) on Top Layer(Sig/Pwr) And Track (102.189mm,21.086mm)(102.671mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M51-2(102.414mm,20.336mm) on Top Layer(Sig/Pwr) And Track (102.671mm,21.086mm)(102.814mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M51-2(102.414mm,20.336mm) on Top Layer(Sig/Pwr) And Track (102.814mm,21.086mm)(102.814mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M51-2(102.414mm,20.336mm) on Top Layer(Sig/Pwr) And Track (99.72mm,19.74mm)(103.213mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M51-3(101.464mm,22.536mm) on Top Layer(Sig/Pwr) And Track (100.614mm,21.786mm)(102.814mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M51-3(101.464mm,22.536mm) on Top Layer(Sig/Pwr) And Track (99.946mm,23.208mm)(103.439mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M5-2(100.418mm,14.688mm) on Top Layer(Sig/Pwr) And Track (98.968mm,15.089mm)(99.668mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M5-2(100.418mm,14.688mm) on Top Layer(Sig/Pwr) And Track (99.668mm,13.414mm)(99.668mm,14.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M5-2(100.418mm,14.688mm) on Top Layer(Sig/Pwr) And Track (99.668mm,14.463mm)(99.668mm,14.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M5-2(100.418mm,14.688mm) on Top Layer(Sig/Pwr) And Track (99.668mm,14.945mm)(99.668mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M52-1(114.535mm,20.336mm) on Top Layer(Sig/Pwr) And Text "R181" (113.642mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M52-1(114.535mm,20.336mm) on Top Layer(Sig/Pwr) And Track (113.741mm,19.74mm)(117.233mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M52-1(114.535mm,20.336mm) on Top Layer(Sig/Pwr) And Track (114.135mm,21.086mm)(114.135mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M52-1(114.535mm,20.336mm) on Top Layer(Sig/Pwr) And Track (114.135mm,21.086mm)(114.535mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M52-1(114.535mm,20.336mm) on Top Layer(Sig/Pwr) And Track (114.485mm,21.086mm)(115.185mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M52-1(114.535mm,20.336mm) on Top Layer(Sig/Pwr) And Track (114.535mm,21.086mm)(114.535mm,21.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M52-2(116.435mm,20.336mm) on Top Layer(Sig/Pwr) And Track (113.741mm,19.74mm)(117.233mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M52-2(116.435mm,20.336mm) on Top Layer(Sig/Pwr) And Track (115.16mm,21.086mm)(116.21mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M52-2(116.435mm,20.336mm) on Top Layer(Sig/Pwr) And Track (116.21mm,21.086mm)(116.691mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M52-2(116.435mm,20.336mm) on Top Layer(Sig/Pwr) And Track (116.691mm,21.086mm)(116.835mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M52-2(116.435mm,20.336mm) on Top Layer(Sig/Pwr) And Track (116.835mm,21.086mm)(116.835mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M52-3(115.485mm,22.536mm) on Top Layer(Sig/Pwr) And Track (113.967mm,23.208mm)(117.459mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M52-3(115.485mm,22.536mm) on Top Layer(Sig/Pwr) And Track (114.635mm,21.786mm)(116.835mm,21.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M5-3(98.218mm,13.738mm) on Top Layer(Sig/Pwr) And Text "R19" (97.566mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M5-3(98.218mm,13.738mm) on Top Layer(Sig/Pwr) And Track (98.968mm,12.889mm)(98.968mm,15.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad M53-1(68.896mm,28.407mm) on Top Layer(Sig/Pwr) And Track (68.174mm,25.788mm)(68.174mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M53-1(68.896mm,28.407mm) on Top Layer(Sig/Pwr) And Track (69.646mm,27.757mm)(69.646mm,28.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M53-1(68.896mm,28.407mm) on Top Layer(Sig/Pwr) And Track (69.646mm,28.407mm)(69.646mm,28.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M53-1(68.896mm,28.407mm) on Top Layer(Sig/Pwr) And Track (69.646mm,28.407mm)(70.296mm,28.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M53-1(68.896mm,28.407mm) on Top Layer(Sig/Pwr) And Track (69.646mm,28.807mm)(70.346mm,28.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad M53-2(68.896mm,26.507mm) on Top Layer(Sig/Pwr) And Text "M53" (68.943mm,25.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad M53-2(68.896mm,26.507mm) on Top Layer(Sig/Pwr) And Track (68.174mm,25.788mm)(68.174mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M53-2(68.896mm,26.507mm) on Top Layer(Sig/Pwr) And Track (69.646mm,26.107mm)(69.646mm,26.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M53-2(68.896mm,26.507mm) on Top Layer(Sig/Pwr) And Track (69.646mm,26.107mm)(70.346mm,26.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M53-2(68.896mm,26.507mm) on Top Layer(Sig/Pwr) And Track (69.646mm,26.251mm)(69.646mm,26.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M53-2(68.896mm,26.507mm) on Top Layer(Sig/Pwr) And Track (69.646mm,26.732mm)(69.646mm,27.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M53-3(71.096mm,27.457mm) on Top Layer(Sig/Pwr) And Track (70.346mm,26.107mm)(70.346mm,28.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M54-1(69.094mm,22.056mm) on Top Layer(Sig/Pwr) And Track (68.222mm,21.332mm)(71.714mm,21.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M54-1(69.094mm,22.056mm) on Top Layer(Sig/Pwr) And Track (68.694mm,22.806mm)(68.694mm,23.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M54-1(69.094mm,22.056mm) on Top Layer(Sig/Pwr) And Track (68.694mm,22.806mm)(69.094mm,22.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M54-1(69.094mm,22.056mm) on Top Layer(Sig/Pwr) And Track (69.044mm,22.806mm)(69.744mm,22.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M54-1(69.094mm,22.056mm) on Top Layer(Sig/Pwr) And Track (69.094mm,22.806mm)(69.094mm,23.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M54-2(70.994mm,22.056mm) on Top Layer(Sig/Pwr) And Text "M47" (71.926mm,20.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.2mm) Between Pad M54-2(70.994mm,22.056mm) on Top Layer(Sig/Pwr) And Text "M54" (72.203mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M54-2(70.994mm,22.056mm) on Top Layer(Sig/Pwr) And Track (68.222mm,21.332mm)(71.714mm,21.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M54-2(70.994mm,22.056mm) on Top Layer(Sig/Pwr) And Track (69.719mm,22.806mm)(70.769mm,22.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M54-2(70.994mm,22.056mm) on Top Layer(Sig/Pwr) And Track (70.769mm,22.806mm)(71.25mm,22.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M54-2(70.994mm,22.056mm) on Top Layer(Sig/Pwr) And Track (71.25mm,22.806mm)(71.394mm,22.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M54-2(70.994mm,22.056mm) on Top Layer(Sig/Pwr) And Track (71.394mm,22.806mm)(71.394mm,23.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M54-3(70.044mm,24.256mm) on Top Layer(Sig/Pwr) And Track (69.194mm,23.506mm)(71.394mm,23.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M55-1(90.1mm,22.064mm) on Top Layer(Sig/Pwr) And Track (89.228mm,21.34mm)(92.72mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M55-1(90.1mm,22.064mm) on Top Layer(Sig/Pwr) And Track (89.7mm,22.814mm)(89.7mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M55-1(90.1mm,22.064mm) on Top Layer(Sig/Pwr) And Track (89.7mm,22.814mm)(90.1mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M55-1(90.1mm,22.064mm) on Top Layer(Sig/Pwr) And Track (90.05mm,22.814mm)(90.75mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M55-1(90.1mm,22.064mm) on Top Layer(Sig/Pwr) And Track (90.1mm,22.814mm)(90.1mm,23.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M55-2(92mm,22.064mm) on Top Layer(Sig/Pwr) And Track (89.228mm,21.34mm)(92.72mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M55-2(92mm,22.064mm) on Top Layer(Sig/Pwr) And Track (90.725mm,22.814mm)(91.775mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M55-2(92mm,22.064mm) on Top Layer(Sig/Pwr) And Track (91.775mm,22.814mm)(92.256mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M55-2(92mm,22.064mm) on Top Layer(Sig/Pwr) And Track (92.256mm,22.814mm)(92.4mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M55-2(92mm,22.064mm) on Top Layer(Sig/Pwr) And Track (92.4mm,22.814mm)(92.4mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M55-3(91.05mm,24.264mm) on Top Layer(Sig/Pwr) And Text "R99" (91.886mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M55-3(91.05mm,24.264mm) on Top Layer(Sig/Pwr) And Track (90.2mm,23.514mm)(92.4mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M56-1(111.066mm,22.064mm) on Top Layer(Sig/Pwr) And Text "R211" (110.086mm,21.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M56-1(111.066mm,22.064mm) on Top Layer(Sig/Pwr) And Track (110.194mm,21.34mm)(113.686mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M56-1(111.066mm,22.064mm) on Top Layer(Sig/Pwr) And Track (110.666mm,22.814mm)(110.666mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M56-1(111.066mm,22.064mm) on Top Layer(Sig/Pwr) And Track (110.666mm,22.814mm)(111.066mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M56-1(111.066mm,22.064mm) on Top Layer(Sig/Pwr) And Track (111.016mm,22.814mm)(111.716mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M56-1(111.066mm,22.064mm) on Top Layer(Sig/Pwr) And Track (111.066mm,22.814mm)(111.066mm,23.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M56-2(112.966mm,22.064mm) on Top Layer(Sig/Pwr) And Track (110.194mm,21.34mm)(113.686mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M56-2(112.966mm,22.064mm) on Top Layer(Sig/Pwr) And Track (111.691mm,22.814mm)(112.741mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M56-2(112.966mm,22.064mm) on Top Layer(Sig/Pwr) And Track (112.741mm,22.814mm)(113.223mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M56-2(112.966mm,22.064mm) on Top Layer(Sig/Pwr) And Track (113.223mm,22.814mm)(113.366mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M56-2(112.966mm,22.064mm) on Top Layer(Sig/Pwr) And Track (113.366mm,22.814mm)(113.366mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M56-3(112.016mm,24.264mm) on Top Layer(Sig/Pwr) And Track (111.166mm,23.514mm)(113.366mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M57-1(118.116mm,22.064mm) on Top Layer(Sig/Pwr) And Text "R212" (117.147mm,21.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M57-1(118.116mm,22.064mm) on Top Layer(Sig/Pwr) And Track (117.244mm,21.341mm)(120.736mm,21.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M57-1(118.116mm,22.064mm) on Top Layer(Sig/Pwr) And Track (117.716mm,22.814mm)(117.716mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M57-1(118.116mm,22.064mm) on Top Layer(Sig/Pwr) And Track (117.716mm,22.814mm)(118.116mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M57-1(118.116mm,22.064mm) on Top Layer(Sig/Pwr) And Track (118.066mm,22.814mm)(118.766mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M57-1(118.116mm,22.064mm) on Top Layer(Sig/Pwr) And Track (118.116mm,22.814mm)(118.116mm,23.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M57-2(120.016mm,22.064mm) on Top Layer(Sig/Pwr) And Track (117.244mm,21.341mm)(120.736mm,21.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M57-2(120.016mm,22.064mm) on Top Layer(Sig/Pwr) And Track (118.741mm,22.814mm)(119.791mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M57-2(120.016mm,22.064mm) on Top Layer(Sig/Pwr) And Track (119.791mm,22.814mm)(120.272mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M57-2(120.016mm,22.064mm) on Top Layer(Sig/Pwr) And Track (120.272mm,22.814mm)(120.416mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M57-2(120.016mm,22.064mm) on Top Layer(Sig/Pwr) And Track (120.416mm,22.814mm)(120.416mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M57-3(119.066mm,24.264mm) on Top Layer(Sig/Pwr) And Track (118.216mm,23.514mm)(120.416mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M58-1(116.873mm,31.687mm) on Top Layer(Sig/Pwr) And Text "M44" (115.799mm,31.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M58-1(116.873mm,31.687mm) on Top Layer(Sig/Pwr) And Track (115.423mm,31.287mm)(116.123mm,31.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M58-1(116.873mm,31.687mm) on Top Layer(Sig/Pwr) And Track (115.473mm,31.687mm)(116.123mm,31.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M58-1(116.873mm,31.687mm) on Top Layer(Sig/Pwr) And Track (116.123mm,31.287mm)(116.123mm,31.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M58-1(116.873mm,31.687mm) on Top Layer(Sig/Pwr) And Track (116.123mm,31.637mm)(116.123mm,32.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M58-1(116.873mm,31.687mm) on Top Layer(Sig/Pwr) And Track (117.596mm,30.814mm)(117.596mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M58-2(116.873mm,33.587mm) on Top Layer(Sig/Pwr) And Track (115.423mm,33.987mm)(116.123mm,33.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M58-2(116.873mm,33.587mm) on Top Layer(Sig/Pwr) And Track (116.123mm,32.312mm)(116.123mm,33.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M58-2(116.873mm,33.587mm) on Top Layer(Sig/Pwr) And Track (116.123mm,33.362mm)(116.123mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M58-2(116.873mm,33.587mm) on Top Layer(Sig/Pwr) And Track (116.123mm,33.843mm)(116.123mm,33.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M58-2(116.873mm,33.587mm) on Top Layer(Sig/Pwr) And Track (117.596mm,30.814mm)(117.596mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M58-3(114.673mm,32.637mm) on Top Layer(Sig/Pwr) And Text "R192" (114.046mm,31.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M58-3(114.673mm,32.637mm) on Top Layer(Sig/Pwr) And Track (115.423mm,31.787mm)(115.423mm,33.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M59-1(76.105mm,22.064mm) on Top Layer(Sig/Pwr) And Track (75.232mm,21.34mm)(78.725mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M59-1(76.105mm,22.064mm) on Top Layer(Sig/Pwr) And Track (75.705mm,22.814mm)(75.705mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M59-1(76.105mm,22.064mm) on Top Layer(Sig/Pwr) And Track (75.705mm,22.814mm)(76.105mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M59-1(76.105mm,22.064mm) on Top Layer(Sig/Pwr) And Track (76.055mm,22.814mm)(76.755mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M59-1(76.105mm,22.064mm) on Top Layer(Sig/Pwr) And Track (76.105mm,22.814mm)(76.105mm,23.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M59-2(78.005mm,22.064mm) on Top Layer(Sig/Pwr) And Text "M48" (78.907mm,20.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad M59-2(78.005mm,22.064mm) on Top Layer(Sig/Pwr) And Text "M59" (79.214mm,22.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M59-2(78.005mm,22.064mm) on Top Layer(Sig/Pwr) And Track (75.232mm,21.34mm)(78.725mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M59-2(78.005mm,22.064mm) on Top Layer(Sig/Pwr) And Track (76.73mm,22.814mm)(77.78mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M59-2(78.005mm,22.064mm) on Top Layer(Sig/Pwr) And Track (77.78mm,22.814mm)(78.261mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M59-2(78.005mm,22.064mm) on Top Layer(Sig/Pwr) And Track (78.261mm,22.814mm)(78.405mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M59-2(78.005mm,22.064mm) on Top Layer(Sig/Pwr) And Track (78.405mm,22.814mm)(78.405mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M59-3(77.055mm,24.264mm) on Top Layer(Sig/Pwr) And Text "R85" (77.56mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M59-3(77.055mm,24.264mm) on Top Layer(Sig/Pwr) And Track (76.205mm,23.514mm)(78.405mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M60-1(83.09mm,22.064mm) on Top Layer(Sig/Pwr) And Track (82.217mm,21.34mm)(85.71mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M60-1(83.09mm,22.064mm) on Top Layer(Sig/Pwr) And Track (82.69mm,22.814mm)(82.69mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M60-1(83.09mm,22.064mm) on Top Layer(Sig/Pwr) And Track (82.69mm,22.814mm)(83.09mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M60-1(83.09mm,22.064mm) on Top Layer(Sig/Pwr) And Track (83.04mm,22.814mm)(83.74mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M60-1(83.09mm,22.064mm) on Top Layer(Sig/Pwr) And Track (83.09mm,22.814mm)(83.09mm,23.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M60-2(84.99mm,22.064mm) on Top Layer(Sig/Pwr) And Text "M43" (85.93mm,20.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad M60-2(84.99mm,22.064mm) on Top Layer(Sig/Pwr) And Text "M60" (86.199mm,22.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M60-2(84.99mm,22.064mm) on Top Layer(Sig/Pwr) And Track (82.217mm,21.34mm)(85.71mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M60-2(84.99mm,22.064mm) on Top Layer(Sig/Pwr) And Track (83.715mm,22.814mm)(84.765mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M60-2(84.99mm,22.064mm) on Top Layer(Sig/Pwr) And Track (84.765mm,22.814mm)(85.246mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M60-2(84.99mm,22.064mm) on Top Layer(Sig/Pwr) And Track (85.246mm,22.814mm)(85.39mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M60-2(84.99mm,22.064mm) on Top Layer(Sig/Pwr) And Track (85.39mm,22.814mm)(85.39mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M60-3(84.04mm,24.264mm) on Top Layer(Sig/Pwr) And Text "R87" (83.961mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M60-3(84.04mm,24.264mm) on Top Layer(Sig/Pwr) And Track (83.19mm,23.514mm)(85.39mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M6-1(94.891mm,67.234mm) on Top Layer(Sig/Pwr) And Track (94.211mm,67.851mm)(95.798mm,67.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M6-1(94.891mm,67.234mm) on Top Layer(Sig/Pwr) And Track (95.641mm,66.584mm)(95.641mm,67.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M6-1(94.891mm,67.234mm) on Top Layer(Sig/Pwr) And Track (95.641mm,67.234mm)(95.641mm,67.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M6-1(94.891mm,67.234mm) on Top Layer(Sig/Pwr) And Track (95.641mm,67.234mm)(96.291mm,67.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M6-1(94.891mm,67.234mm) on Top Layer(Sig/Pwr) And Track (95.641mm,67.634mm)(96.341mm,67.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M61-1(97.11mm,22.064mm) on Top Layer(Sig/Pwr) And Text "R209" (96.142mm,21.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M61-1(97.11mm,22.064mm) on Top Layer(Sig/Pwr) And Track (96.238mm,21.341mm)(99.73mm,21.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M61-1(97.11mm,22.064mm) on Top Layer(Sig/Pwr) And Track (96.71mm,22.814mm)(96.71mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M61-1(97.11mm,22.064mm) on Top Layer(Sig/Pwr) And Track (96.71mm,22.814mm)(97.11mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M61-1(97.11mm,22.064mm) on Top Layer(Sig/Pwr) And Track (97.06mm,22.814mm)(97.76mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M61-1(97.11mm,22.064mm) on Top Layer(Sig/Pwr) And Track (97.11mm,22.814mm)(97.11mm,23.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M61-2(99.01mm,22.064mm) on Top Layer(Sig/Pwr) And Track (96.238mm,21.341mm)(99.73mm,21.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M61-2(99.01mm,22.064mm) on Top Layer(Sig/Pwr) And Track (97.735mm,22.814mm)(98.785mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M61-2(99.01mm,22.064mm) on Top Layer(Sig/Pwr) And Track (98.785mm,22.814mm)(99.267mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M61-2(99.01mm,22.064mm) on Top Layer(Sig/Pwr) And Track (99.267mm,22.814mm)(99.41mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M61-2(99.01mm,22.064mm) on Top Layer(Sig/Pwr) And Track (99.41mm,22.814mm)(99.41mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M61-3(98.06mm,24.264mm) on Top Layer(Sig/Pwr) And Text "R101" (98.21mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M61-3(98.06mm,24.264mm) on Top Layer(Sig/Pwr) And Track (97.21mm,23.514mm)(99.41mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M6-2(94.891mm,65.334mm) on Top Layer(Sig/Pwr) And Track (95.641mm,64.934mm)(95.641mm,65.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M6-2(94.891mm,65.334mm) on Top Layer(Sig/Pwr) And Track (95.641mm,64.934mm)(96.341mm,64.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M6-2(94.891mm,65.334mm) on Top Layer(Sig/Pwr) And Track (95.641mm,65.078mm)(95.641mm,65.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M6-2(94.891mm,65.334mm) on Top Layer(Sig/Pwr) And Track (95.641mm,65.559mm)(95.641mm,66.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M62-1(104.095mm,22.064mm) on Top Layer(Sig/Pwr) And Text "R210" (103.127mm,21.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M62-1(104.095mm,22.064mm) on Top Layer(Sig/Pwr) And Track (103.223mm,21.34mm)(106.715mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M62-1(104.095mm,22.064mm) on Top Layer(Sig/Pwr) And Track (103.695mm,22.814mm)(103.695mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M62-1(104.095mm,22.064mm) on Top Layer(Sig/Pwr) And Track (103.695mm,22.814mm)(104.095mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M62-1(104.095mm,22.064mm) on Top Layer(Sig/Pwr) And Track (104.045mm,22.814mm)(104.745mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M62-1(104.095mm,22.064mm) on Top Layer(Sig/Pwr) And Track (104.095mm,22.814mm)(104.095mm,23.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M62-2(105.995mm,22.064mm) on Top Layer(Sig/Pwr) And Track (103.223mm,21.34mm)(106.715mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M62-2(105.995mm,22.064mm) on Top Layer(Sig/Pwr) And Track (104.72mm,22.814mm)(105.77mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M62-2(105.995mm,22.064mm) on Top Layer(Sig/Pwr) And Track (105.77mm,22.814mm)(106.252mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M62-2(105.995mm,22.064mm) on Top Layer(Sig/Pwr) And Track (106.252mm,22.814mm)(106.395mm,22.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M62-2(105.995mm,22.064mm) on Top Layer(Sig/Pwr) And Track (106.395mm,22.814mm)(106.395mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M62-3(105.045mm,24.264mm) on Top Layer(Sig/Pwr) And Text "R103" (104.662mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.2mm) Between Pad M62-3(105.045mm,24.264mm) on Top Layer(Sig/Pwr) And Text "R94" (106.237mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M62-3(105.045mm,24.264mm) on Top Layer(Sig/Pwr) And Track (104.195mm,23.514mm)(106.395mm,23.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M6-3(97.091mm,66.284mm) on Top Layer(Sig/Pwr) And Track (96.341mm,64.934mm)(96.341mm,67.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M63-1(118.6mm,48.199mm) on Top Layer(Sig/Pwr) And Track (117.15mm,47.799mm)(117.85mm,47.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M63-1(118.6mm,48.199mm) on Top Layer(Sig/Pwr) And Track (117.2mm,48.199mm)(117.85mm,48.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M63-1(118.6mm,48.199mm) on Top Layer(Sig/Pwr) And Track (117.85mm,47.799mm)(117.85mm,48.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M63-1(118.6mm,48.199mm) on Top Layer(Sig/Pwr) And Track (117.85mm,48.149mm)(117.85mm,48.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M63-1(118.6mm,48.199mm) on Top Layer(Sig/Pwr) And Track (119.196mm,47.405mm)(119.196mm,50.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M63-2(118.6mm,50.099mm) on Top Layer(Sig/Pwr) And Track (117.15mm,50.499mm)(117.85mm,50.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M63-2(118.6mm,50.099mm) on Top Layer(Sig/Pwr) And Track (117.85mm,48.824mm)(117.85mm,49.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M63-2(118.6mm,50.099mm) on Top Layer(Sig/Pwr) And Track (117.85mm,49.874mm)(117.85mm,50.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M63-2(118.6mm,50.099mm) on Top Layer(Sig/Pwr) And Track (117.85mm,50.355mm)(117.85mm,50.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M63-2(118.6mm,50.099mm) on Top Layer(Sig/Pwr) And Track (119.196mm,47.405mm)(119.196mm,50.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M63-3(116.4mm,49.149mm) on Top Layer(Sig/Pwr) And Track (115.728mm,47.631mm)(115.728mm,51.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M63-3(116.4mm,49.149mm) on Top Layer(Sig/Pwr) And Track (117.15mm,48.299mm)(117.15mm,50.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M64-1(120.201mm,60.145mm) on Top Layer(Sig/Pwr) And Track (117.503mm,60.741mm)(120.996mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M64-1(120.201mm,60.145mm) on Top Layer(Sig/Pwr) And Track (119.551mm,59.395mm)(120.251mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M64-1(120.201mm,60.145mm) on Top Layer(Sig/Pwr) And Track (120.201mm,58.745mm)(120.201mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M64-1(120.201mm,60.145mm) on Top Layer(Sig/Pwr) And Track (120.201mm,59.395mm)(120.601mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M64-1(120.201mm,60.145mm) on Top Layer(Sig/Pwr) And Track (120.601mm,58.695mm)(120.601mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M64-2(118.302mm,60.145mm) on Top Layer(Sig/Pwr) And Track (117.503mm,60.741mm)(120.996mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M64-2(118.302mm,60.145mm) on Top Layer(Sig/Pwr) And Track (117.901mm,58.695mm)(117.901mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M64-2(118.302mm,60.145mm) on Top Layer(Sig/Pwr) And Track (117.901mm,59.395mm)(118.045mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M64-2(118.302mm,60.145mm) on Top Layer(Sig/Pwr) And Track (118.045mm,59.395mm)(118.526mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M64-2(118.302mm,60.145mm) on Top Layer(Sig/Pwr) And Track (118.526mm,59.395mm)(119.576mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M64-3(119.251mm,57.945mm) on Top Layer(Sig/Pwr) And Text "R233" (117.169mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M64-3(119.251mm,57.945mm) on Top Layer(Sig/Pwr) And Track (117.277mm,57.273mm)(120.77mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M64-3(119.251mm,57.945mm) on Top Layer(Sig/Pwr) And Track (117.901mm,58.695mm)(120.101mm,58.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M65-1(113.258mm,60.145mm) on Top Layer(Sig/Pwr) And Track (110.56mm,60.741mm)(114.052mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M65-1(113.258mm,60.145mm) on Top Layer(Sig/Pwr) And Track (112.608mm,59.395mm)(113.308mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M65-1(113.258mm,60.145mm) on Top Layer(Sig/Pwr) And Track (113.258mm,58.745mm)(113.258mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M65-1(113.258mm,60.145mm) on Top Layer(Sig/Pwr) And Track (113.258mm,59.395mm)(113.658mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M65-1(113.258mm,60.145mm) on Top Layer(Sig/Pwr) And Track (113.658mm,58.695mm)(113.658mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M65-2(111.358mm,60.145mm) on Top Layer(Sig/Pwr) And Track (110.56mm,60.741mm)(114.052mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M65-2(111.358mm,60.145mm) on Top Layer(Sig/Pwr) And Track (110.958mm,58.695mm)(110.958mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M65-2(111.358mm,60.145mm) on Top Layer(Sig/Pwr) And Track (110.958mm,59.395mm)(111.102mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M65-2(111.358mm,60.145mm) on Top Layer(Sig/Pwr) And Track (111.102mm,59.395mm)(111.583mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M65-2(111.358mm,60.145mm) on Top Layer(Sig/Pwr) And Track (111.583mm,59.395mm)(112.633mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M65-3(112.308mm,57.945mm) on Top Layer(Sig/Pwr) And Text "R225" (110.235mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M65-3(112.308mm,57.945mm) on Top Layer(Sig/Pwr) And Track (110.334mm,57.273mm)(113.826mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M65-3(112.308mm,57.945mm) on Top Layer(Sig/Pwr) And Track (110.958mm,58.695mm)(113.158mm,58.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M66-1(106.298mm,60.145mm) on Top Layer(Sig/Pwr) And Track (103.6mm,60.741mm)(107.093mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M66-1(106.298mm,60.145mm) on Top Layer(Sig/Pwr) And Track (105.648mm,59.395mm)(106.348mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M66-1(106.298mm,60.145mm) on Top Layer(Sig/Pwr) And Track (106.298mm,58.745mm)(106.298mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M66-1(106.298mm,60.145mm) on Top Layer(Sig/Pwr) And Track (106.298mm,59.395mm)(106.698mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M66-1(106.298mm,60.145mm) on Top Layer(Sig/Pwr) And Track (106.698mm,58.695mm)(106.698mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M66-2(104.399mm,60.145mm) on Top Layer(Sig/Pwr) And Track (103.6mm,60.741mm)(107.093mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M66-2(104.399mm,60.145mm) on Top Layer(Sig/Pwr) And Track (103.998mm,58.695mm)(103.998mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M66-2(104.399mm,60.145mm) on Top Layer(Sig/Pwr) And Track (103.998mm,59.395mm)(104.142mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M66-2(104.399mm,60.145mm) on Top Layer(Sig/Pwr) And Track (104.142mm,59.395mm)(104.623mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M66-2(104.399mm,60.145mm) on Top Layer(Sig/Pwr) And Track (104.623mm,59.395mm)(105.673mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M66-3(105.348mm,57.945mm) on Top Layer(Sig/Pwr) And Text "R226" (103.275mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M66-3(105.348mm,57.945mm) on Top Layer(Sig/Pwr) And Track (103.374mm,57.273mm)(106.867mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M66-3(105.348mm,57.945mm) on Top Layer(Sig/Pwr) And Track (103.998mm,58.695mm)(106.198mm,58.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M67-1(99.274mm,60.145mm) on Top Layer(Sig/Pwr) And Track (96.576mm,60.741mm)(100.068mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M67-1(99.274mm,60.145mm) on Top Layer(Sig/Pwr) And Track (98.624mm,59.395mm)(99.324mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M67-1(99.274mm,60.145mm) on Top Layer(Sig/Pwr) And Track (99.274mm,58.745mm)(99.274mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M67-1(99.274mm,60.145mm) on Top Layer(Sig/Pwr) And Track (99.274mm,59.395mm)(99.674mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M67-1(99.274mm,60.145mm) on Top Layer(Sig/Pwr) And Track (99.674mm,58.695mm)(99.674mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M67-2(97.374mm,60.145mm) on Top Layer(Sig/Pwr) And Track (96.576mm,60.741mm)(100.068mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M67-2(97.374mm,60.145mm) on Top Layer(Sig/Pwr) And Track (96.974mm,58.695mm)(96.974mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M67-2(97.374mm,60.145mm) on Top Layer(Sig/Pwr) And Track (96.974mm,59.395mm)(97.118mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M67-2(97.374mm,60.145mm) on Top Layer(Sig/Pwr) And Track (97.118mm,59.395mm)(97.599mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M67-2(97.374mm,60.145mm) on Top Layer(Sig/Pwr) And Track (97.599mm,59.395mm)(98.649mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M67-3(98.324mm,57.945mm) on Top Layer(Sig/Pwr) And Text "R227" (96.239mm,57.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M67-3(98.324mm,57.945mm) on Top Layer(Sig/Pwr) And Track (96.35mm,57.273mm)(99.842mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M67-3(98.324mm,57.945mm) on Top Layer(Sig/Pwr) And Track (96.974mm,58.695mm)(99.174mm,58.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M68-1(92.236mm,60.146mm) on Top Layer(Sig/Pwr) And Track (89.538mm,60.741mm)(93.03mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M68-1(92.236mm,60.146mm) on Top Layer(Sig/Pwr) And Track (91.586mm,59.396mm)(92.286mm,59.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M68-1(92.236mm,60.146mm) on Top Layer(Sig/Pwr) And Track (92.236mm,58.746mm)(92.236mm,59.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M68-1(92.236mm,60.146mm) on Top Layer(Sig/Pwr) And Track (92.236mm,59.396mm)(92.636mm,59.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M68-1(92.236mm,60.146mm) on Top Layer(Sig/Pwr) And Track (92.636mm,58.696mm)(92.636mm,59.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M68-2(90.336mm,60.146mm) on Top Layer(Sig/Pwr) And Track (89.538mm,60.741mm)(93.03mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M68-2(90.336mm,60.146mm) on Top Layer(Sig/Pwr) And Track (89.936mm,58.696mm)(89.936mm,59.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M68-2(90.336mm,60.146mm) on Top Layer(Sig/Pwr) And Track (89.936mm,59.396mm)(90.08mm,59.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M68-2(90.336mm,60.146mm) on Top Layer(Sig/Pwr) And Track (90.08mm,59.396mm)(90.561mm,59.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M68-2(90.336mm,60.146mm) on Top Layer(Sig/Pwr) And Track (90.561mm,59.396mm)(91.611mm,59.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M68-3(91.286mm,57.946mm) on Top Layer(Sig/Pwr) And Text "R228" (89.203mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M68-3(91.286mm,57.946mm) on Top Layer(Sig/Pwr) And Track (89.312mm,57.273mm)(92.804mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M68-3(91.286mm,57.946mm) on Top Layer(Sig/Pwr) And Track (89.936mm,58.696mm)(92.136mm,58.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M69-1(78.268mm,60.145mm) on Top Layer(Sig/Pwr) And Track (75.57mm,60.741mm)(79.063mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M69-1(78.268mm,60.145mm) on Top Layer(Sig/Pwr) And Track (77.618mm,59.395mm)(78.318mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M69-1(78.268mm,60.145mm) on Top Layer(Sig/Pwr) And Track (78.268mm,58.745mm)(78.268mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M69-1(78.268mm,60.145mm) on Top Layer(Sig/Pwr) And Track (78.268mm,59.395mm)(78.668mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M69-1(78.268mm,60.145mm) on Top Layer(Sig/Pwr) And Track (78.668mm,58.695mm)(78.668mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M69-2(76.368mm,60.145mm) on Top Layer(Sig/Pwr) And Track (75.57mm,60.741mm)(79.063mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M69-2(76.368mm,60.145mm) on Top Layer(Sig/Pwr) And Track (75.968mm,58.695mm)(75.968mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M69-2(76.368mm,60.145mm) on Top Layer(Sig/Pwr) And Track (75.968mm,59.395mm)(76.112mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M69-2(76.368mm,60.145mm) on Top Layer(Sig/Pwr) And Track (76.112mm,59.395mm)(76.593mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M69-2(76.368mm,60.145mm) on Top Layer(Sig/Pwr) And Track (76.593mm,59.395mm)(77.643mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M69-3(77.318mm,57.945mm) on Top Layer(Sig/Pwr) And Text "R230" (75.233mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M69-3(77.318mm,57.945mm) on Top Layer(Sig/Pwr) And Track (75.344mm,57.273mm)(78.837mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M69-3(77.318mm,57.945mm) on Top Layer(Sig/Pwr) And Track (75.968mm,58.695mm)(78.168mm,58.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M70-1(69.454mm,53.618mm) on Top Layer(Sig/Pwr) And Track (68.804mm,52.868mm)(69.504mm,52.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M70-1(69.454mm,53.618mm) on Top Layer(Sig/Pwr) And Track (69.454mm,52.218mm)(69.454mm,52.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M70-1(69.454mm,53.618mm) on Top Layer(Sig/Pwr) And Track (69.454mm,52.868mm)(69.854mm,52.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M70-1(69.454mm,53.618mm) on Top Layer(Sig/Pwr) And Track (69.854mm,52.168mm)(69.854mm,52.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M70-2(67.554mm,53.618mm) on Top Layer(Sig/Pwr) And Track (67.154mm,52.168mm)(67.154mm,52.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M70-2(67.554mm,53.618mm) on Top Layer(Sig/Pwr) And Track (67.154mm,52.868mm)(67.298mm,52.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M70-2(67.554mm,53.618mm) on Top Layer(Sig/Pwr) And Track (67.298mm,52.868mm)(67.779mm,52.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M70-2(67.554mm,53.618mm) on Top Layer(Sig/Pwr) And Track (67.779mm,52.868mm)(68.829mm,52.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M70-3(68.504mm,51.418mm) on Top Layer(Sig/Pwr) And Text "M81" (68.529mm,50.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M70-3(68.504mm,51.418mm) on Top Layer(Sig/Pwr) And Text "R253" (66.726mm,51.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.2mm) Between Pad M70-3(68.504mm,51.418mm) on Top Layer(Sig/Pwr) And Track (66.821mm,50.759mm)(68.409mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M70-3(68.504mm,51.418mm) on Top Layer(Sig/Pwr) And Track (67.154mm,52.168mm)(69.354mm,52.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.2mm) Between Pad M70-3(68.504mm,51.418mm) on Top Layer(Sig/Pwr) And Track (68.409mm,47.267mm)(68.409mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Text "R33" (70.489mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Text "R36" (72.089mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Track (70.291mm,12.391mm)(70.991mm,12.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Track (70.341mm,12.791mm)(70.991mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Track (70.584mm,12.174mm)(72.172mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Track (70.991mm,12.391mm)(70.991mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Track (70.991mm,12.741mm)(70.991mm,13.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Track (72.172mm,8.682mm)(72.172mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Track (72.184mm,12.174mm)(73.772mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M7-1(71.741mm,12.791mm) on Top Layer(Sig/Pwr) And Track (72.184mm,8.682mm)(72.184mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M71-1(85.242mm,60.145mm) on Top Layer(Sig/Pwr) And Track (82.544mm,60.741mm)(86.036mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M71-1(85.242mm,60.145mm) on Top Layer(Sig/Pwr) And Track (84.592mm,59.395mm)(85.292mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M71-1(85.242mm,60.145mm) on Top Layer(Sig/Pwr) And Track (85.242mm,58.745mm)(85.242mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M71-1(85.242mm,60.145mm) on Top Layer(Sig/Pwr) And Track (85.242mm,59.395mm)(85.642mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M71-1(85.242mm,60.145mm) on Top Layer(Sig/Pwr) And Track (85.642mm,58.695mm)(85.642mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M71-2(83.342mm,60.145mm) on Top Layer(Sig/Pwr) And Track (82.544mm,60.741mm)(86.036mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M71-2(83.342mm,60.145mm) on Top Layer(Sig/Pwr) And Track (82.942mm,58.695mm)(82.942mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M71-2(83.342mm,60.145mm) on Top Layer(Sig/Pwr) And Track (82.942mm,59.395mm)(83.086mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M71-2(83.342mm,60.145mm) on Top Layer(Sig/Pwr) And Track (83.086mm,59.395mm)(83.567mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M71-2(83.342mm,60.145mm) on Top Layer(Sig/Pwr) And Track (83.567mm,59.395mm)(84.617mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M71-3(84.292mm,57.945mm) on Top Layer(Sig/Pwr) And Text "R229" (82.218mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M71-3(84.292mm,57.945mm) on Top Layer(Sig/Pwr) And Track (82.318mm,57.273mm)(85.81mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M71-3(84.292mm,57.945mm) on Top Layer(Sig/Pwr) And Track (82.942mm,58.695mm)(85.142mm,58.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M7-2(71.741mm,14.691mm) on Top Layer(Sig/Pwr) And Track (70.291mm,15.091mm)(70.991mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M7-2(71.741mm,14.691mm) on Top Layer(Sig/Pwr) And Track (70.991mm,13.416mm)(70.991mm,14.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M7-2(71.741mm,14.691mm) on Top Layer(Sig/Pwr) And Track (70.991mm,14.466mm)(70.991mm,14.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M7-2(71.741mm,14.691mm) on Top Layer(Sig/Pwr) And Track (70.991mm,14.947mm)(70.991mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M72-1(71.272mm,60.145mm) on Top Layer(Sig/Pwr) And Track (68.574mm,60.741mm)(72.066mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M72-1(71.272mm,60.145mm) on Top Layer(Sig/Pwr) And Track (70.622mm,59.395mm)(71.322mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M72-1(71.272mm,60.145mm) on Top Layer(Sig/Pwr) And Track (71.272mm,58.745mm)(71.272mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M72-1(71.272mm,60.145mm) on Top Layer(Sig/Pwr) And Track (71.272mm,59.395mm)(71.672mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M72-1(71.272mm,60.145mm) on Top Layer(Sig/Pwr) And Track (71.672mm,58.695mm)(71.672mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M72-2(69.372mm,60.145mm) on Top Layer(Sig/Pwr) And Track (68.574mm,60.741mm)(72.066mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M72-2(69.372mm,60.145mm) on Top Layer(Sig/Pwr) And Track (68.972mm,58.695mm)(68.972mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M72-2(69.372mm,60.145mm) on Top Layer(Sig/Pwr) And Track (68.972mm,59.395mm)(69.116mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M72-2(69.372mm,60.145mm) on Top Layer(Sig/Pwr) And Track (69.116mm,59.395mm)(69.597mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M72-2(69.372mm,60.145mm) on Top Layer(Sig/Pwr) And Track (69.597mm,59.395mm)(70.647mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M72-3(70.322mm,57.945mm) on Top Layer(Sig/Pwr) And Text "R231" (68.248mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad M72-3(70.322mm,57.945mm) on Top Layer(Sig/Pwr) And Track (68.348mm,57.273mm)(71.84mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M72-3(70.322mm,57.945mm) on Top Layer(Sig/Pwr) And Track (68.972mm,58.695mm)(71.172mm,58.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M7-3(69.541mm,13.741mm) on Top Layer(Sig/Pwr) And Text "R30" (68.889mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M7-3(69.541mm,13.741mm) on Top Layer(Sig/Pwr) And Track (70.291mm,12.891mm)(70.291mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M73-1(116.872mm,51.78mm) on Top Layer(Sig/Pwr) And Text "M63" (115.799mm,51.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M73-1(116.872mm,51.78mm) on Top Layer(Sig/Pwr) And Track (115.422mm,51.38mm)(116.122mm,51.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M73-1(116.872mm,51.78mm) on Top Layer(Sig/Pwr) And Track (115.472mm,51.78mm)(116.122mm,51.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M73-1(116.872mm,51.78mm) on Top Layer(Sig/Pwr) And Track (116.122mm,51.38mm)(116.122mm,51.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M73-1(116.872mm,51.78mm) on Top Layer(Sig/Pwr) And Track (116.122mm,51.73mm)(116.122mm,52.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M73-1(116.872mm,51.78mm) on Top Layer(Sig/Pwr) And Track (117.595mm,50.908mm)(117.595mm,54.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M73-2(116.872mm,53.68mm) on Top Layer(Sig/Pwr) And Track (115.422mm,54.08mm)(116.122mm,54.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M73-2(116.872mm,53.68mm) on Top Layer(Sig/Pwr) And Track (116.122mm,52.405mm)(116.122mm,53.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M73-2(116.872mm,53.68mm) on Top Layer(Sig/Pwr) And Track (116.122mm,53.455mm)(116.122mm,53.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M73-2(116.872mm,53.68mm) on Top Layer(Sig/Pwr) And Track (116.122mm,53.936mm)(116.122mm,54.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M73-2(116.872mm,53.68mm) on Top Layer(Sig/Pwr) And Track (117.595mm,50.908mm)(117.595mm,54.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M73-3(114.672mm,52.73mm) on Top Layer(Sig/Pwr) And Text "R224" (114.046mm,51.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M73-3(114.672mm,52.73mm) on Top Layer(Sig/Pwr) And Track (115.422mm,51.88mm)(115.422mm,54.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.2mm) Between Pad M74-1(116.62mm,58.417mm) on Top Layer(Sig/Pwr) And Text "R233" (117.169mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M74-1(116.62mm,58.417mm) on Top Layer(Sig/Pwr) And Track (114mm,59.14mm)(117.493mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M74-1(116.62mm,58.417mm) on Top Layer(Sig/Pwr) And Track (115.97mm,57.667mm)(116.67mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M74-1(116.62mm,58.417mm) on Top Layer(Sig/Pwr) And Track (116.62mm,57.017mm)(116.62mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M74-1(116.62mm,58.417mm) on Top Layer(Sig/Pwr) And Track (116.62mm,57.667mm)(117.02mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M74-1(116.62mm,58.417mm) on Top Layer(Sig/Pwr) And Track (117.02mm,56.967mm)(117.02mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M74-2(114.721mm,58.417mm) on Top Layer(Sig/Pwr) And Track (114.32mm,56.967mm)(114.32mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M74-2(114.721mm,58.417mm) on Top Layer(Sig/Pwr) And Track (114.32mm,57.667mm)(114.464mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M74-2(114.721mm,58.417mm) on Top Layer(Sig/Pwr) And Track (114.464mm,57.667mm)(114.945mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M74-2(114.721mm,58.417mm) on Top Layer(Sig/Pwr) And Track (114.945mm,57.667mm)(115.995mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M74-2(114.721mm,58.417mm) on Top Layer(Sig/Pwr) And Track (114mm,59.14mm)(117.493mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M74-3(115.67mm,56.217mm) on Top Layer(Sig/Pwr) And Track (114.32mm,56.967mm)(116.52mm,56.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad M75-1(102.717mm,58.417mm) on Top Layer(Sig/Pwr) And Text "R226" (103.275mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M75-1(102.717mm,58.417mm) on Top Layer(Sig/Pwr) And Track (100.097mm,59.14mm)(103.59mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M75-1(102.717mm,58.417mm) on Top Layer(Sig/Pwr) And Track (102.067mm,57.667mm)(102.767mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M75-1(102.717mm,58.417mm) on Top Layer(Sig/Pwr) And Track (102.717mm,57.017mm)(102.717mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M75-1(102.717mm,58.417mm) on Top Layer(Sig/Pwr) And Track (102.717mm,57.667mm)(103.117mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M75-1(102.717mm,58.417mm) on Top Layer(Sig/Pwr) And Track (103.117mm,56.967mm)(103.117mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M75-2(100.818mm,58.417mm) on Top Layer(Sig/Pwr) And Track (100.097mm,59.14mm)(103.59mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M75-2(100.818mm,58.417mm) on Top Layer(Sig/Pwr) And Track (100.417mm,56.967mm)(100.417mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M75-2(100.818mm,58.417mm) on Top Layer(Sig/Pwr) And Track (100.417mm,57.667mm)(100.561mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M75-2(100.818mm,58.417mm) on Top Layer(Sig/Pwr) And Track (100.561mm,57.667mm)(101.042mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M75-2(100.818mm,58.417mm) on Top Layer(Sig/Pwr) And Track (101.042mm,57.667mm)(102.092mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M75-3(101.767mm,56.217mm) on Top Layer(Sig/Pwr) And Track (100.417mm,56.967mm)(102.617mm,56.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad M76-1(95.693mm,58.417mm) on Top Layer(Sig/Pwr) And Text "R227" (96.239mm,57.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M76-1(95.693mm,58.417mm) on Top Layer(Sig/Pwr) And Track (93.073mm,59.14mm)(96.566mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M76-1(95.693mm,58.417mm) on Top Layer(Sig/Pwr) And Track (95.043mm,57.667mm)(95.743mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M76-1(95.693mm,58.417mm) on Top Layer(Sig/Pwr) And Track (95.693mm,57.017mm)(95.693mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M76-1(95.693mm,58.417mm) on Top Layer(Sig/Pwr) And Track (95.693mm,57.667mm)(96.093mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M76-1(95.693mm,58.417mm) on Top Layer(Sig/Pwr) And Track (96.093mm,56.967mm)(96.093mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M76-2(93.793mm,58.417mm) on Top Layer(Sig/Pwr) And Track (93.073mm,59.14mm)(96.566mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M76-2(93.793mm,58.417mm) on Top Layer(Sig/Pwr) And Track (93.393mm,56.967mm)(93.393mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M76-2(93.793mm,58.417mm) on Top Layer(Sig/Pwr) And Track (93.393mm,57.667mm)(93.537mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M76-2(93.793mm,58.417mm) on Top Layer(Sig/Pwr) And Track (93.537mm,57.667mm)(94.018mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M76-2(93.793mm,58.417mm) on Top Layer(Sig/Pwr) And Track (94.018mm,57.667mm)(95.068mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M76-3(94.743mm,56.217mm) on Top Layer(Sig/Pwr) And Track (93.393mm,56.967mm)(95.593mm,56.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.2mm) Between Pad M77-1(88.655mm,58.418mm) on Top Layer(Sig/Pwr) And Text "R228" (89.203mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M77-1(88.655mm,58.418mm) on Top Layer(Sig/Pwr) And Track (86.035mm,59.141mm)(89.527mm,59.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M77-1(88.655mm,58.418mm) on Top Layer(Sig/Pwr) And Track (88.005mm,57.668mm)(88.705mm,57.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M77-1(88.655mm,58.418mm) on Top Layer(Sig/Pwr) And Track (88.655mm,57.018mm)(88.655mm,57.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M77-1(88.655mm,58.418mm) on Top Layer(Sig/Pwr) And Track (88.655mm,57.668mm)(89.055mm,57.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M77-1(88.655mm,58.418mm) on Top Layer(Sig/Pwr) And Track (89.055mm,56.968mm)(89.055mm,57.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M77-2(86.755mm,58.418mm) on Top Layer(Sig/Pwr) And Track (86.035mm,59.141mm)(89.527mm,59.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M77-2(86.755mm,58.418mm) on Top Layer(Sig/Pwr) And Track (86.355mm,56.968mm)(86.355mm,57.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M77-2(86.755mm,58.418mm) on Top Layer(Sig/Pwr) And Track (86.355mm,57.668mm)(86.499mm,57.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M77-2(86.755mm,58.418mm) on Top Layer(Sig/Pwr) And Track (86.499mm,57.668mm)(86.98mm,57.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M77-2(86.755mm,58.418mm) on Top Layer(Sig/Pwr) And Track (86.98mm,57.668mm)(88.03mm,57.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M77-3(87.705mm,56.218mm) on Top Layer(Sig/Pwr) And Track (86.355mm,56.968mm)(88.555mm,56.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad M78-1(81.661mm,58.417mm) on Top Layer(Sig/Pwr) And Text "R229" (82.218mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M78-1(81.661mm,58.417mm) on Top Layer(Sig/Pwr) And Track (79.041mm,59.14mm)(82.533mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M78-1(81.661mm,58.417mm) on Top Layer(Sig/Pwr) And Track (81.011mm,57.667mm)(81.711mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M78-1(81.661mm,58.417mm) on Top Layer(Sig/Pwr) And Track (81.661mm,57.017mm)(81.661mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M78-1(81.661mm,58.417mm) on Top Layer(Sig/Pwr) And Track (81.661mm,57.667mm)(82.061mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M78-1(81.661mm,58.417mm) on Top Layer(Sig/Pwr) And Track (82.061mm,56.967mm)(82.061mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M78-2(79.761mm,58.417mm) on Top Layer(Sig/Pwr) And Track (79.041mm,59.14mm)(82.533mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M78-2(79.761mm,58.417mm) on Top Layer(Sig/Pwr) And Track (79.361mm,56.967mm)(79.361mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M78-2(79.761mm,58.417mm) on Top Layer(Sig/Pwr) And Track (79.361mm,57.667mm)(79.505mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M78-2(79.761mm,58.417mm) on Top Layer(Sig/Pwr) And Track (79.505mm,57.667mm)(79.986mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M78-2(79.761mm,58.417mm) on Top Layer(Sig/Pwr) And Track (79.986mm,57.667mm)(81.036mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M78-3(80.711mm,56.217mm) on Top Layer(Sig/Pwr) And Track (79.361mm,56.967mm)(81.561mm,56.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad M79-1(74.687mm,58.417mm) on Top Layer(Sig/Pwr) And Text "R230" (75.233mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M79-1(74.687mm,58.417mm) on Top Layer(Sig/Pwr) And Track (72.067mm,59.14mm)(75.56mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M79-1(74.687mm,58.417mm) on Top Layer(Sig/Pwr) And Track (74.037mm,57.667mm)(74.737mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M79-1(74.687mm,58.417mm) on Top Layer(Sig/Pwr) And Track (74.687mm,57.017mm)(74.687mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M79-1(74.687mm,58.417mm) on Top Layer(Sig/Pwr) And Track (74.687mm,57.667mm)(75.087mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M79-1(74.687mm,58.417mm) on Top Layer(Sig/Pwr) And Track (75.087mm,56.967mm)(75.087mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M79-2(72.787mm,58.417mm) on Top Layer(Sig/Pwr) And Track (72.067mm,59.14mm)(75.56mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M79-2(72.787mm,58.417mm) on Top Layer(Sig/Pwr) And Track (72.387mm,56.967mm)(72.387mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M79-2(72.787mm,58.417mm) on Top Layer(Sig/Pwr) And Track (72.387mm,57.667mm)(72.531mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M79-2(72.787mm,58.417mm) on Top Layer(Sig/Pwr) And Track (72.531mm,57.667mm)(73.012mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M79-2(72.787mm,58.417mm) on Top Layer(Sig/Pwr) And Track (73.012mm,57.667mm)(74.062mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M79-3(73.737mm,56.217mm) on Top Layer(Sig/Pwr) And Track (72.387mm,56.967mm)(74.587mm,56.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad M80-1(67.691mm,58.417mm) on Top Layer(Sig/Pwr) And Text "R231" (68.248mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M80-1(67.691mm,58.417mm) on Top Layer(Sig/Pwr) And Track (65.071mm,59.14mm)(68.563mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M80-1(67.691mm,58.417mm) on Top Layer(Sig/Pwr) And Track (67.041mm,57.667mm)(67.741mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M80-1(67.691mm,58.417mm) on Top Layer(Sig/Pwr) And Track (67.691mm,57.017mm)(67.691mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M80-1(67.691mm,58.417mm) on Top Layer(Sig/Pwr) And Track (67.691mm,57.667mm)(68.091mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M80-1(67.691mm,58.417mm) on Top Layer(Sig/Pwr) And Track (68.091mm,56.967mm)(68.091mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M80-2(65.791mm,58.417mm) on Top Layer(Sig/Pwr) And Track (65.071mm,59.14mm)(68.563mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M80-2(65.791mm,58.417mm) on Top Layer(Sig/Pwr) And Track (65.391mm,56.967mm)(65.391mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M80-2(65.791mm,58.417mm) on Top Layer(Sig/Pwr) And Track (65.391mm,57.667mm)(65.535mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M80-2(65.791mm,58.417mm) on Top Layer(Sig/Pwr) And Track (65.535mm,57.667mm)(66.016mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M80-2(65.791mm,58.417mm) on Top Layer(Sig/Pwr) And Track (66.016mm,57.667mm)(67.066mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad M80-3(66.741mm,56.217mm) on Top Layer(Sig/Pwr) And Text "R223" (65.126mm,54.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M80-3(66.741mm,56.217mm) on Top Layer(Sig/Pwr) And Track (65.391mm,56.967mm)(67.591mm,56.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Text "R34" (103.966mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Text "R37" (105.567mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Track (103.768mm,12.391mm)(104.468mm,12.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Track (103.818mm,12.791mm)(104.468mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Track (104.061mm,12.174mm)(105.649mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Track (104.468mm,12.391mm)(104.468mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Track (104.468mm,12.741mm)(104.468mm,13.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Track (105.649mm,8.682mm)(105.649mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Track (105.661mm,12.174mm)(107.249mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M8-1(105.218mm,12.791mm) on Top Layer(Sig/Pwr) And Track (105.661mm,8.682mm)(105.661mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M81-1(69.132mm,49.887mm) on Top Layer(Sig/Pwr) And Track (68.409mm,47.267mm)(68.409mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M81-1(69.132mm,49.887mm) on Top Layer(Sig/Pwr) And Track (69.882mm,49.237mm)(69.882mm,49.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M81-1(69.132mm,49.887mm) on Top Layer(Sig/Pwr) And Track (69.882mm,49.887mm)(69.882mm,50.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M81-1(69.132mm,49.887mm) on Top Layer(Sig/Pwr) And Track (69.882mm,49.887mm)(70.532mm,49.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M81-1(69.132mm,49.887mm) on Top Layer(Sig/Pwr) And Track (69.882mm,50.287mm)(70.582mm,50.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M81-2(69.132mm,47.987mm) on Top Layer(Sig/Pwr) And Track (68.409mm,47.267mm)(68.409mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M81-2(69.132mm,47.987mm) on Top Layer(Sig/Pwr) And Track (69.882mm,47.587mm)(69.882mm,47.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M81-2(69.132mm,47.987mm) on Top Layer(Sig/Pwr) And Track (69.882mm,47.587mm)(70.582mm,47.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M81-2(69.132mm,47.987mm) on Top Layer(Sig/Pwr) And Track (69.882mm,47.731mm)(69.882mm,48.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M81-2(69.132mm,47.987mm) on Top Layer(Sig/Pwr) And Track (69.882mm,48.212mm)(69.882mm,49.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M81-3(71.332mm,48.937mm) on Top Layer(Sig/Pwr) And Track (70.582mm,47.587mm)(70.582mm,49.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M8-2(105.218mm,14.691mm) on Top Layer(Sig/Pwr) And Track (103.768mm,15.091mm)(104.468mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M8-2(105.218mm,14.691mm) on Top Layer(Sig/Pwr) And Track (104.468mm,13.416mm)(104.468mm,14.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M8-2(105.218mm,14.691mm) on Top Layer(Sig/Pwr) And Track (104.468mm,14.466mm)(104.468mm,14.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M8-2(105.218mm,14.691mm) on Top Layer(Sig/Pwr) And Track (104.468mm,14.947mm)(104.468mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad M82-1(109.677mm,58.417mm) on Top Layer(Sig/Pwr) And Text "R225" (110.235mm,57.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M82-1(109.677mm,58.417mm) on Top Layer(Sig/Pwr) And Track (107.057mm,59.14mm)(110.55mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M82-1(109.677mm,58.417mm) on Top Layer(Sig/Pwr) And Track (109.027mm,57.667mm)(109.727mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M82-1(109.677mm,58.417mm) on Top Layer(Sig/Pwr) And Track (109.677mm,57.017mm)(109.677mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M82-1(109.677mm,58.417mm) on Top Layer(Sig/Pwr) And Track (109.677mm,57.667mm)(110.077mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M82-1(109.677mm,58.417mm) on Top Layer(Sig/Pwr) And Track (110.077mm,56.967mm)(110.077mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad M82-2(107.777mm,58.417mm) on Top Layer(Sig/Pwr) And Track (107.057mm,59.14mm)(110.55mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M82-2(107.777mm,58.417mm) on Top Layer(Sig/Pwr) And Track (107.377mm,56.967mm)(107.377mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M82-2(107.777mm,58.417mm) on Top Layer(Sig/Pwr) And Track (107.377mm,57.667mm)(107.521mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M82-2(107.777mm,58.417mm) on Top Layer(Sig/Pwr) And Track (107.521mm,57.667mm)(108.002mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M82-2(107.777mm,58.417mm) on Top Layer(Sig/Pwr) And Track (108.002mm,57.667mm)(109.052mm,57.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M82-3(108.727mm,56.217mm) on Top Layer(Sig/Pwr) And Track (107.377mm,56.967mm)(109.577mm,56.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad M8-3(103.018mm,13.741mm) on Top Layer(Sig/Pwr) And Text "R31" (102.366mm,12.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M8-3(103.018mm,13.741mm) on Top Layer(Sig/Pwr) And Track (103.768mm,12.891mm)(103.768mm,15.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.2mm) Between Pad M9-1(90.116mm,67.231mm) on Top Layer(Sig/Pwr) And Track (89.435mm,67.848mm)(91.023mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M9-1(90.116mm,67.231mm) on Top Layer(Sig/Pwr) And Track (90.866mm,66.582mm)(90.866mm,67.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M9-1(90.116mm,67.231mm) on Top Layer(Sig/Pwr) And Track (90.866mm,67.232mm)(90.866mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M9-1(90.116mm,67.231mm) on Top Layer(Sig/Pwr) And Track (90.866mm,67.232mm)(91.516mm,67.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M9-1(90.116mm,67.231mm) on Top Layer(Sig/Pwr) And Track (90.866mm,67.632mm)(91.566mm,67.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M9-2(90.116mm,65.332mm) on Top Layer(Sig/Pwr) And Track (90.866mm,64.932mm)(90.866mm,65.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad M9-2(90.116mm,65.332mm) on Top Layer(Sig/Pwr) And Track (90.866mm,64.932mm)(91.566mm,64.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M9-2(90.116mm,65.332mm) on Top Layer(Sig/Pwr) And Track (90.866mm,65.075mm)(90.866mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M9-2(90.116mm,65.332mm) on Top Layer(Sig/Pwr) And Track (90.866mm,65.557mm)(90.866mm,66.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad M9-3(92.316mm,66.282mm) on Top Layer(Sig/Pwr) And Track (91.566mm,64.932mm)(91.566mm,67.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.2mm) Between Pad O1-1(16.789mm,41.076mm) on Top Layer(Sig/Pwr) And Track (13.354mm,41.892mm)(14.942mm,41.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.2mm) Between Pad O1-1(16.789mm,41.076mm) on Top Layer(Sig/Pwr) And Track (14.942mm,38.4mm)(14.942mm,41.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.2mm) Between Pad O1-1(16.789mm,41.076mm) on Top Layer(Sig/Pwr) And Track (15.089mm,42.176mm)(15.089mm,43.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.2mm) Between Pad O1-1(16.789mm,41.076mm) on Top Layer(Sig/Pwr) And Track (18.489mm,42.176mm)(18.489mm,43.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.2mm) Between Pad O1-2(16.789mm,44.776mm) on Top Layer(Sig/Pwr) And Text "O1" (16.207mm,45.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad O1-2(16.789mm,44.776mm) on Top Layer(Sig/Pwr) And Track (13.329mm,43.884mm)(14.916mm,43.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad O1-2(16.789mm,44.776mm) on Top Layer(Sig/Pwr) And Track (14.916mm,43.884mm)(14.916mm,47.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.2mm) Between Pad O1-2(16.789mm,44.776mm) on Top Layer(Sig/Pwr) And Track (15.089mm,42.176mm)(15.089mm,43.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.2mm) Between Pad O1-2(16.789mm,44.776mm) on Top Layer(Sig/Pwr) And Track (18.489mm,42.176mm)(18.489mm,43.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R100-1(94.974mm,27.564mm) on Top Layer(Sig/Pwr) And Track (94.18mm,26.692mm)(94.18mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R100-1(94.974mm,27.564mm) on Top Layer(Sig/Pwr) And Track (94.192mm,26.692mm)(94.192mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R100-1(94.974mm,27.564mm) on Top Layer(Sig/Pwr) And Track (95.767mm,26.693mm)(95.767mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R100-2(94.974mm,29.314mm) on Top Layer(Sig/Pwr) And Track (94.18mm,26.692mm)(94.18mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R100-2(94.974mm,29.314mm) on Top Layer(Sig/Pwr) And Track (94.192mm,26.692mm)(94.192mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R100-2(94.974mm,29.314mm) on Top Layer(Sig/Pwr) And Track (95.767mm,26.693mm)(95.767mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R10-1(18.436mm,68.585mm) on Top Layer(Sig/Pwr) And Track (17.565mm,67.791mm)(21.058mm,67.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R10-1(18.436mm,68.585mm) on Top Layer(Sig/Pwr) And Track (17.565mm,69.378mm)(21.058mm,69.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R101-1(98.174mm,27.564mm) on Top Layer(Sig/Pwr) And Track (97.38mm,26.692mm)(97.38mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R101-1(98.174mm,27.564mm) on Top Layer(Sig/Pwr) And Track (97.393mm,26.692mm)(97.393mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R101-1(98.174mm,27.564mm) on Top Layer(Sig/Pwr) And Track (98.968mm,26.693mm)(98.968mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R101-2(98.174mm,29.314mm) on Top Layer(Sig/Pwr) And Track (97.38mm,26.692mm)(97.38mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R101-2(98.174mm,29.314mm) on Top Layer(Sig/Pwr) And Track (97.393mm,26.692mm)(97.393mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R101-2(98.174mm,29.314mm) on Top Layer(Sig/Pwr) And Track (98.968mm,26.693mm)(98.968mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R10-2(20.186mm,68.585mm) on Top Layer(Sig/Pwr) And Track (17.565mm,67.791mm)(21.058mm,67.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R10-2(20.186mm,68.585mm) on Top Layer(Sig/Pwr) And Track (17.565mm,69.378mm)(21.058mm,69.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R102-1(101.349mm,27.564mm) on Top Layer(Sig/Pwr) And Track (100.555mm,26.692mm)(100.555mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R102-1(101.349mm,27.564mm) on Top Layer(Sig/Pwr) And Track (100.568mm,26.692mm)(100.568mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R102-1(101.349mm,27.564mm) on Top Layer(Sig/Pwr) And Track (102.143mm,26.693mm)(102.143mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R102-2(101.349mm,29.314mm) on Top Layer(Sig/Pwr) And Track (100.555mm,26.692mm)(100.555mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R102-2(101.349mm,29.314mm) on Top Layer(Sig/Pwr) And Track (100.568mm,26.692mm)(100.568mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R102-2(101.349mm,29.314mm) on Top Layer(Sig/Pwr) And Track (102.143mm,26.693mm)(102.143mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R103-1(104.549mm,27.564mm) on Top Layer(Sig/Pwr) And Track (103.756mm,26.692mm)(103.756mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R103-1(104.549mm,27.564mm) on Top Layer(Sig/Pwr) And Track (103.768mm,26.692mm)(103.768mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R103-1(104.549mm,27.564mm) on Top Layer(Sig/Pwr) And Track (105.343mm,26.693mm)(105.343mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R103-2(104.549mm,29.314mm) on Top Layer(Sig/Pwr) And Track (103.756mm,26.692mm)(103.756mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R103-2(104.549mm,29.314mm) on Top Layer(Sig/Pwr) And Track (103.768mm,26.692mm)(103.768mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R103-2(104.549mm,29.314mm) on Top Layer(Sig/Pwr) And Track (105.343mm,26.693mm)(105.343mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R104-1(107.75mm,27.564mm) on Top Layer(Sig/Pwr) And Track (106.956mm,26.692mm)(106.956mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R104-1(107.75mm,27.564mm) on Top Layer(Sig/Pwr) And Track (106.969mm,26.692mm)(106.969mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R104-1(107.75mm,27.564mm) on Top Layer(Sig/Pwr) And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R104-1(107.75mm,27.564mm) on Top Layer(Sig/Pwr) And Track (108.544mm,26.693mm)(108.544mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R104-2(107.75mm,29.314mm) on Top Layer(Sig/Pwr) And Track (106.956mm,26.692mm)(106.956mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R104-2(107.75mm,29.314mm) on Top Layer(Sig/Pwr) And Track (106.969mm,26.692mm)(106.969mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R104-2(107.75mm,29.314mm) on Top Layer(Sig/Pwr) And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R104-2(107.75mm,29.314mm) on Top Layer(Sig/Pwr) And Track (108.544mm,26.693mm)(108.544mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R105-1(107.927mm,50.311mm) on Top Layer(Sig/Pwr) And Track (107.134mm,49.439mm)(107.134mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R105-1(107.927mm,50.311mm) on Top Layer(Sig/Pwr) And Track (107.146mm,49.439mm)(107.146mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R105-1(107.927mm,50.311mm) on Top Layer(Sig/Pwr) And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R105-1(107.927mm,50.311mm) on Top Layer(Sig/Pwr) And Track (108.721mm,49.44mm)(108.721mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R105-2(107.927mm,52.061mm) on Top Layer(Sig/Pwr) And Track (107.134mm,49.439mm)(107.134mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R105-2(107.927mm,52.061mm) on Top Layer(Sig/Pwr) And Track (107.146mm,49.439mm)(107.146mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R105-2(107.927mm,52.061mm) on Top Layer(Sig/Pwr) And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R105-2(107.927mm,52.061mm) on Top Layer(Sig/Pwr) And Track (108.721mm,49.44mm)(108.721mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R106-1(104.727mm,50.311mm) on Top Layer(Sig/Pwr) And Track (103.933mm,49.439mm)(103.933mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R106-1(104.727mm,50.311mm) on Top Layer(Sig/Pwr) And Track (103.946mm,49.439mm)(103.946mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R106-1(104.727mm,50.311mm) on Top Layer(Sig/Pwr) And Track (105.521mm,49.44mm)(105.521mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R106-2(104.727mm,52.061mm) on Top Layer(Sig/Pwr) And Track (103.933mm,49.439mm)(103.933mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R106-2(104.727mm,52.061mm) on Top Layer(Sig/Pwr) And Track (103.946mm,49.439mm)(103.946mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R106-2(104.727mm,52.061mm) on Top Layer(Sig/Pwr) And Track (105.521mm,49.44mm)(105.521mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R107-1(101.527mm,50.307mm) on Top Layer(Sig/Pwr) And Track (100.733mm,49.436mm)(100.733mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R107-1(101.527mm,50.307mm) on Top Layer(Sig/Pwr) And Track (100.746mm,49.436mm)(100.746mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R107-1(101.527mm,50.307mm) on Top Layer(Sig/Pwr) And Track (102.321mm,49.436mm)(102.321mm,52.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R107-2(101.527mm,52.057mm) on Top Layer(Sig/Pwr) And Track (100.733mm,49.436mm)(100.733mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R107-2(101.527mm,52.057mm) on Top Layer(Sig/Pwr) And Track (100.746mm,49.436mm)(100.746mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R107-2(101.527mm,52.057mm) on Top Layer(Sig/Pwr) And Track (102.321mm,49.436mm)(102.321mm,52.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R108-1(98.352mm,50.307mm) on Top Layer(Sig/Pwr) And Track (97.558mm,49.436mm)(97.558mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R108-1(98.352mm,50.307mm) on Top Layer(Sig/Pwr) And Track (97.571mm,49.436mm)(97.571mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R108-1(98.352mm,50.307mm) on Top Layer(Sig/Pwr) And Track (99.146mm,49.436mm)(99.146mm,52.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R108-2(98.352mm,52.057mm) on Top Layer(Sig/Pwr) And Track (97.558mm,49.436mm)(97.558mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R108-2(98.352mm,52.057mm) on Top Layer(Sig/Pwr) And Track (97.571mm,49.436mm)(97.571mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R108-2(98.352mm,52.057mm) on Top Layer(Sig/Pwr) And Track (99.146mm,49.436mm)(99.146mm,52.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R109-1(95.177mm,50.307mm) on Top Layer(Sig/Pwr) And Track (94.383mm,49.436mm)(94.383mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R109-1(95.177mm,50.307mm) on Top Layer(Sig/Pwr) And Track (94.396mm,49.436mm)(94.396mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R109-1(95.177mm,50.307mm) on Top Layer(Sig/Pwr) And Track (95.971mm,49.436mm)(95.971mm,52.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R109-2(95.177mm,52.057mm) on Top Layer(Sig/Pwr) And Track (94.383mm,49.436mm)(94.383mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R109-2(95.177mm,52.057mm) on Top Layer(Sig/Pwr) And Track (94.396mm,49.436mm)(94.396mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R109-2(95.177mm,52.057mm) on Top Layer(Sig/Pwr) And Track (95.971mm,49.436mm)(95.971mm,52.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R1-1(14.171mm,18.861mm) on Top Layer(Sig/Pwr) And Track (13.378mm,17.99mm)(13.378mm,21.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R1-1(14.171mm,18.861mm) on Top Layer(Sig/Pwr) And Track (14.965mm,17.99mm)(14.965mm,21.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R110-1(92.002mm,50.307mm) on Top Layer(Sig/Pwr) And Track (91.208mm,49.436mm)(91.208mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R110-1(92.002mm,50.307mm) on Top Layer(Sig/Pwr) And Track (91.22mm,49.436mm)(91.22mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R110-1(92.002mm,50.307mm) on Top Layer(Sig/Pwr) And Track (92.795mm,49.436mm)(92.795mm,52.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R110-2(92.002mm,52.057mm) on Top Layer(Sig/Pwr) And Track (91.208mm,49.436mm)(91.208mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R110-2(92.002mm,52.057mm) on Top Layer(Sig/Pwr) And Track (91.22mm,49.436mm)(91.22mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R110-2(92.002mm,52.057mm) on Top Layer(Sig/Pwr) And Track (92.795mm,49.436mm)(92.795mm,52.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R11-1(20.226mm,72.228mm) on Top Layer(Sig/Pwr) And Track (19.432mm,69.607mm)(19.432mm,73.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R11-1(20.226mm,72.228mm) on Top Layer(Sig/Pwr) And Track (21.02mm,69.607mm)(21.02mm,73.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R111-1(88.852mm,50.319mm) on Top Layer(Sig/Pwr) And Track (88.058mm,49.447mm)(88.058mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R111-1(88.852mm,50.319mm) on Top Layer(Sig/Pwr) And Track (88.071mm,49.447mm)(88.071mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R111-1(88.852mm,50.319mm) on Top Layer(Sig/Pwr) And Track (89.633mm,49.436mm)(89.633mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R111-1(88.852mm,50.319mm) on Top Layer(Sig/Pwr) And Track (89.646mm,49.448mm)(89.646mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R111-2(88.852mm,52.069mm) on Top Layer(Sig/Pwr) And Track (88.058mm,49.447mm)(88.058mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R111-2(88.852mm,52.069mm) on Top Layer(Sig/Pwr) And Track (88.071mm,49.447mm)(88.071mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R111-2(88.852mm,52.069mm) on Top Layer(Sig/Pwr) And Track (89.633mm,49.436mm)(89.633mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R111-2(88.852mm,52.069mm) on Top Layer(Sig/Pwr) And Track (89.646mm,49.448mm)(89.646mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R11-2(20.226mm,70.478mm) on Top Layer(Sig/Pwr) And Track (19.432mm,69.607mm)(19.432mm,73.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R11-2(20.226mm,70.478mm) on Top Layer(Sig/Pwr) And Track (21.02mm,69.607mm)(21.02mm,73.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R112-1(85.702mm,50.319mm) on Top Layer(Sig/Pwr) And Track (84.909mm,49.447mm)(84.909mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R112-1(85.702mm,50.319mm) on Top Layer(Sig/Pwr) And Track (84.921mm,49.447mm)(84.921mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R112-1(85.702mm,50.319mm) on Top Layer(Sig/Pwr) And Track (86.483mm,49.447mm)(86.483mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R112-1(85.702mm,50.319mm) on Top Layer(Sig/Pwr) And Track (86.496mm,49.448mm)(86.496mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R112-2(85.702mm,52.069mm) on Top Layer(Sig/Pwr) And Track (84.909mm,49.447mm)(84.909mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R112-2(85.702mm,52.069mm) on Top Layer(Sig/Pwr) And Track (84.921mm,49.447mm)(84.921mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R112-2(85.702mm,52.069mm) on Top Layer(Sig/Pwr) And Track (86.483mm,49.447mm)(86.483mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R112-2(85.702mm,52.069mm) on Top Layer(Sig/Pwr) And Track (86.496mm,49.448mm)(86.496mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R113-1(82.527mm,50.319mm) on Top Layer(Sig/Pwr) And Track (81.734mm,49.447mm)(81.734mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R113-1(82.527mm,50.319mm) on Top Layer(Sig/Pwr) And Track (81.746mm,49.447mm)(81.746mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R113-1(82.527mm,50.319mm) on Top Layer(Sig/Pwr) And Track (83.321mm,49.448mm)(83.321mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R113-2(82.527mm,52.069mm) on Top Layer(Sig/Pwr) And Track (81.734mm,49.447mm)(81.734mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R113-2(82.527mm,52.069mm) on Top Layer(Sig/Pwr) And Track (81.746mm,49.447mm)(81.746mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R113-2(82.527mm,52.069mm) on Top Layer(Sig/Pwr) And Track (83.321mm,49.448mm)(83.321mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R114-1(79.352mm,50.319mm) on Top Layer(Sig/Pwr) And Track (78.559mm,49.447mm)(78.559mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R114-1(79.352mm,50.319mm) on Top Layer(Sig/Pwr) And Track (78.571mm,49.447mm)(78.571mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R114-1(79.352mm,50.319mm) on Top Layer(Sig/Pwr) And Track (80.146mm,49.448mm)(80.146mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R114-2(79.352mm,52.069mm) on Top Layer(Sig/Pwr) And Track (78.559mm,49.447mm)(78.559mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R114-2(79.352mm,52.069mm) on Top Layer(Sig/Pwr) And Track (78.571mm,49.447mm)(78.571mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R114-2(79.352mm,52.069mm) on Top Layer(Sig/Pwr) And Track (80.146mm,49.448mm)(80.146mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R115-1(106.352mm,52.061mm) on Top Layer(Sig/Pwr) And Track (105.559mm,49.439mm)(105.559mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R115-1(106.352mm,52.061mm) on Top Layer(Sig/Pwr) And Track (107.134mm,49.439mm)(107.134mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R115-1(106.352mm,52.061mm) on Top Layer(Sig/Pwr) And Track (107.146mm,49.439mm)(107.146mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R115-2(106.352mm,50.311mm) on Top Layer(Sig/Pwr) And Track (105.559mm,49.439mm)(105.559mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R115-2(106.352mm,50.311mm) on Top Layer(Sig/Pwr) And Track (107.134mm,49.439mm)(107.134mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R115-2(106.352mm,50.311mm) on Top Layer(Sig/Pwr) And Track (107.146mm,49.439mm)(107.146mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R116-1(103.152mm,52.061mm) on Top Layer(Sig/Pwr) And Track (102.358mm,49.439mm)(102.358mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R116-1(103.152mm,52.061mm) on Top Layer(Sig/Pwr) And Track (103.933mm,49.439mm)(103.933mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R116-1(103.152mm,52.061mm) on Top Layer(Sig/Pwr) And Track (103.946mm,49.439mm)(103.946mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R116-2(103.152mm,50.311mm) on Top Layer(Sig/Pwr) And Track (102.358mm,49.439mm)(102.358mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R116-2(103.152mm,50.311mm) on Top Layer(Sig/Pwr) And Track (103.933mm,49.439mm)(103.933mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R116-2(103.152mm,50.311mm) on Top Layer(Sig/Pwr) And Track (103.946mm,49.439mm)(103.946mm,52.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R117-1(99.952mm,52.057mm) on Top Layer(Sig/Pwr) And Track (100.733mm,49.436mm)(100.733mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R117-1(99.952mm,52.057mm) on Top Layer(Sig/Pwr) And Track (100.746mm,49.436mm)(100.746mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R117-1(99.952mm,52.057mm) on Top Layer(Sig/Pwr) And Track (99.158mm,49.436mm)(99.158mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R117-2(99.952mm,50.307mm) on Top Layer(Sig/Pwr) And Track (100.733mm,49.436mm)(100.733mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R117-2(99.952mm,50.307mm) on Top Layer(Sig/Pwr) And Track (100.746mm,49.436mm)(100.746mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R117-2(99.952mm,50.307mm) on Top Layer(Sig/Pwr) And Track (99.158mm,49.436mm)(99.158mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R118-1(96.777mm,52.057mm) on Top Layer(Sig/Pwr) And Track (95.983mm,49.436mm)(95.983mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R118-1(96.777mm,52.057mm) on Top Layer(Sig/Pwr) And Track (97.558mm,49.436mm)(97.558mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R118-1(96.777mm,52.057mm) on Top Layer(Sig/Pwr) And Track (97.571mm,49.436mm)(97.571mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R118-2(96.777mm,50.307mm) on Top Layer(Sig/Pwr) And Track (95.983mm,49.436mm)(95.983mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R118-2(96.777mm,50.307mm) on Top Layer(Sig/Pwr) And Track (97.558mm,49.436mm)(97.558mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R118-2(96.777mm,50.307mm) on Top Layer(Sig/Pwr) And Track (97.571mm,49.436mm)(97.571mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R119-1(93.602mm,52.057mm) on Top Layer(Sig/Pwr) And Track (92.808mm,49.436mm)(92.808mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R119-1(93.602mm,52.057mm) on Top Layer(Sig/Pwr) And Track (94.383mm,49.436mm)(94.383mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R119-1(93.602mm,52.057mm) on Top Layer(Sig/Pwr) And Track (94.396mm,49.436mm)(94.396mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R119-2(93.602mm,50.307mm) on Top Layer(Sig/Pwr) And Track (92.808mm,49.436mm)(92.808mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R119-2(93.602mm,50.307mm) on Top Layer(Sig/Pwr) And Track (94.383mm,49.436mm)(94.383mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R119-2(93.602mm,50.307mm) on Top Layer(Sig/Pwr) And Track (94.396mm,49.436mm)(94.396mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R1-2(14.171mm,20.611mm) on Top Layer(Sig/Pwr) And Track (13.378mm,17.99mm)(13.378mm,21.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R1-2(14.171mm,20.611mm) on Top Layer(Sig/Pwr) And Track (14.965mm,17.99mm)(14.965mm,21.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R120-1(90.427mm,52.057mm) on Top Layer(Sig/Pwr) And Track (89.633mm,49.436mm)(89.633mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R120-1(90.427mm,52.057mm) on Top Layer(Sig/Pwr) And Track (89.646mm,49.448mm)(89.646mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R120-1(90.427mm,52.057mm) on Top Layer(Sig/Pwr) And Track (91.208mm,49.436mm)(91.208mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R120-1(90.427mm,52.057mm) on Top Layer(Sig/Pwr) And Track (91.22mm,49.436mm)(91.22mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R120-2(90.427mm,50.307mm) on Top Layer(Sig/Pwr) And Track (89.633mm,49.436mm)(89.633mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R120-2(90.427mm,50.307mm) on Top Layer(Sig/Pwr) And Track (89.646mm,49.448mm)(89.646mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R120-2(90.427mm,50.307mm) on Top Layer(Sig/Pwr) And Track (91.208mm,49.436mm)(91.208mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R120-2(90.427mm,50.307mm) on Top Layer(Sig/Pwr) And Track (91.22mm,49.436mm)(91.22mm,52.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R12-1(12.733mm,62.971mm) on Top Layer(Sig/Pwr) And Track (10.111mm,63.765mm)(13.604mm,63.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R12-1(12.733mm,62.971mm) on Top Layer(Sig/Pwr) And Track (10.112mm,62.177mm)(13.604mm,62.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R121-1(87.277mm,52.069mm) on Top Layer(Sig/Pwr) And Track (86.483mm,49.447mm)(86.483mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R121-1(87.277mm,52.069mm) on Top Layer(Sig/Pwr) And Track (86.496mm,49.448mm)(86.496mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R121-1(87.277mm,52.069mm) on Top Layer(Sig/Pwr) And Track (88.058mm,49.447mm)(88.058mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R121-1(87.277mm,52.069mm) on Top Layer(Sig/Pwr) And Track (88.071mm,49.447mm)(88.071mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R121-2(87.277mm,50.319mm) on Top Layer(Sig/Pwr) And Track (86.483mm,49.447mm)(86.483mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R121-2(87.277mm,50.319mm) on Top Layer(Sig/Pwr) And Track (86.496mm,49.448mm)(86.496mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R121-2(87.277mm,50.319mm) on Top Layer(Sig/Pwr) And Track (88.058mm,49.447mm)(88.058mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R121-2(87.277mm,50.319mm) on Top Layer(Sig/Pwr) And Track (88.071mm,49.447mm)(88.071mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R12-2(10.983mm,62.971mm) on Top Layer(Sig/Pwr) And Track (10.111mm,63.765mm)(13.604mm,63.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R12-2(10.983mm,62.971mm) on Top Layer(Sig/Pwr) And Track (10.112mm,62.177mm)(13.604mm,62.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R122-1(84.127mm,52.069mm) on Top Layer(Sig/Pwr) And Track (83.334mm,49.447mm)(83.334mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R122-1(84.127mm,52.069mm) on Top Layer(Sig/Pwr) And Track (84.909mm,49.447mm)(84.909mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R122-1(84.127mm,52.069mm) on Top Layer(Sig/Pwr) And Track (84.921mm,49.447mm)(84.921mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R122-2(84.127mm,50.319mm) on Top Layer(Sig/Pwr) And Track (83.334mm,49.447mm)(83.334mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R122-2(84.127mm,50.319mm) on Top Layer(Sig/Pwr) And Track (84.909mm,49.447mm)(84.909mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R122-2(84.127mm,50.319mm) on Top Layer(Sig/Pwr) And Track (84.921mm,49.447mm)(84.921mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R123-1(80.952mm,52.069mm) on Top Layer(Sig/Pwr) And Track (80.159mm,49.447mm)(80.159mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R123-1(80.952mm,52.069mm) on Top Layer(Sig/Pwr) And Track (81.734mm,49.447mm)(81.734mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R123-1(80.952mm,52.069mm) on Top Layer(Sig/Pwr) And Track (81.746mm,49.447mm)(81.746mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R123-2(80.952mm,50.319mm) on Top Layer(Sig/Pwr) And Track (80.159mm,49.447mm)(80.159mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R123-2(80.952mm,50.319mm) on Top Layer(Sig/Pwr) And Track (81.734mm,49.447mm)(81.734mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R123-2(80.952mm,50.319mm) on Top Layer(Sig/Pwr) And Track (81.746mm,49.447mm)(81.746mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R124-1(77.777mm,52.069mm) on Top Layer(Sig/Pwr) And Track (76.984mm,49.447mm)(76.984mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R124-1(77.777mm,52.069mm) on Top Layer(Sig/Pwr) And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R124-1(77.777mm,52.069mm) on Top Layer(Sig/Pwr) And Track (78.559mm,49.447mm)(78.559mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R124-1(77.777mm,52.069mm) on Top Layer(Sig/Pwr) And Track (78.571mm,49.447mm)(78.571mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R124-2(77.777mm,50.319mm) on Top Layer(Sig/Pwr) And Track (76.984mm,49.447mm)(76.984mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R124-2(77.777mm,50.319mm) on Top Layer(Sig/Pwr) And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R124-2(77.777mm,50.319mm) on Top Layer(Sig/Pwr) And Track (78.559mm,49.447mm)(78.559mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R124-2(77.777mm,50.319mm) on Top Layer(Sig/Pwr) And Track (78.571mm,49.447mm)(78.571mm,52.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R125-1(76.432mm,6.763mm) on Top Layer(Sig/Pwr) And Track (73.81mm,5.969mm)(77.303mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R125-1(76.432mm,6.763mm) on Top Layer(Sig/Pwr) And Track (73.81mm,7.556mm)(77.303mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R125-2(74.682mm,6.763mm) on Top Layer(Sig/Pwr) And Track (73.81mm,5.969mm)(77.303mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R125-2(74.682mm,6.763mm) on Top Layer(Sig/Pwr) And Track (73.81mm,7.556mm)(77.303mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R126-1(105.681mm,73.608mm) on Top Layer(Sig/Pwr) And Track (104.809mm,74.402mm)(108.302mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R126-1(105.681mm,73.608mm) on Top Layer(Sig/Pwr) And Track (104.81mm,72.815mm)(108.302mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R126-2(107.431mm,73.608mm) on Top Layer(Sig/Pwr) And Track (104.809mm,74.402mm)(108.302mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R126-2(107.431mm,73.608mm) on Top Layer(Sig/Pwr) And Track (104.81mm,72.815mm)(108.302mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R127-1(74.681mm,1.742mm) on Top Layer(Sig/Pwr) And Track (73.81mm,0.948mm)(77.303mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R127-1(74.681mm,1.742mm) on Top Layer(Sig/Pwr) And Track (73.81mm,2.535mm)(77.303mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R127-2(76.431mm,1.742mm) on Top Layer(Sig/Pwr) And Track (73.81mm,0.948mm)(77.303mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R127-2(76.431mm,1.742mm) on Top Layer(Sig/Pwr) And Track (73.81mm,2.535mm)(77.303mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R128-1(107.431mm,78.561mm) on Top Layer(Sig/Pwr) And Track (104.809mm,79.355mm)(108.302mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R128-1(107.431mm,78.561mm) on Top Layer(Sig/Pwr) And Track (104.81mm,77.768mm)(108.302mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R128-2(105.681mm,78.561mm) on Top Layer(Sig/Pwr) And Track (104.809mm,79.355mm)(108.302mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R128-2(105.681mm,78.561mm) on Top Layer(Sig/Pwr) And Track (104.81mm,77.768mm)(108.302mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R129-1(79.883mm,6.763mm) on Top Layer(Sig/Pwr) And Track (77.262mm,5.969mm)(80.755mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R129-1(79.883mm,6.763mm) on Top Layer(Sig/Pwr) And Track (77.262mm,7.556mm)(80.754mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R129-2(78.133mm,6.763mm) on Top Layer(Sig/Pwr) And Track (77.262mm,5.969mm)(80.755mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R129-2(78.133mm,6.763mm) on Top Layer(Sig/Pwr) And Track (77.262mm,7.556mm)(80.754mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R130-1(102.189mm,73.608mm) on Top Layer(Sig/Pwr) And Track (101.318mm,72.815mm)(104.811mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R130-1(102.189mm,73.608mm) on Top Layer(Sig/Pwr) And Track (101.318mm,74.402mm)(104.811mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R130-2(103.939mm,73.608mm) on Top Layer(Sig/Pwr) And Track (101.318mm,72.815mm)(104.811mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R130-2(103.939mm,73.608mm) on Top Layer(Sig/Pwr) And Track (101.318mm,74.402mm)(104.811mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R13-1(7.06mm,67.899mm) on Top Layer(Sig/Pwr) And Text "R15" (6.096mm,66.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R13-1(7.06mm,67.899mm) on Top Layer(Sig/Pwr) And Track (6.189mm,67.105mm)(9.681mm,67.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R13-1(7.06mm,67.899mm) on Top Layer(Sig/Pwr) And Track (6.189mm,68.692mm)(9.681mm,68.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R131-1(24.405mm,57.471mm) on Top Layer(Sig/Pwr) And Track (23.612mm,54.849mm)(23.612mm,58.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R131-1(24.405mm,57.471mm) on Top Layer(Sig/Pwr) And Track (25.199mm,54.849mm)(25.199mm,58.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R131-2(24.405mm,55.721mm) on Top Layer(Sig/Pwr) And Track (23.612mm,54.849mm)(23.612mm,58.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R131-2(24.405mm,55.721mm) on Top Layer(Sig/Pwr) And Track (25.199mm,54.849mm)(25.199mm,58.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R13-2(8.81mm,67.899mm) on Top Layer(Sig/Pwr) And Track (6.189mm,67.105mm)(9.681mm,67.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R13-2(8.81mm,67.899mm) on Top Layer(Sig/Pwr) And Track (6.189mm,68.692mm)(9.681mm,68.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R132-1(78.133mm,1.742mm) on Top Layer(Sig/Pwr) And Track (77.262mm,0.948mm)(80.755mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R132-1(78.133mm,1.742mm) on Top Layer(Sig/Pwr) And Track (77.262mm,2.535mm)(80.755mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R132-2(79.883mm,1.742mm) on Top Layer(Sig/Pwr) And Track (77.262mm,0.948mm)(80.755mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R132-2(79.883mm,1.742mm) on Top Layer(Sig/Pwr) And Track (77.262mm,2.535mm)(80.755mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R133-1(102.189mm,78.561mm) on Top Layer(Sig/Pwr) And Track (101.318mm,77.768mm)(104.811mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R133-1(102.189mm,78.561mm) on Top Layer(Sig/Pwr) And Track (101.318mm,79.355mm)(104.811mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R133-2(103.939mm,78.561mm) on Top Layer(Sig/Pwr) And Track (101.318mm,77.768mm)(104.811mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R133-2(103.939mm,78.561mm) on Top Layer(Sig/Pwr) And Track (101.318mm,79.355mm)(104.811mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R134-1(83.338mm,6.763mm) on Top Layer(Sig/Pwr) And Track (80.716mm,5.969mm)(84.209mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R134-1(83.338mm,6.763mm) on Top Layer(Sig/Pwr) And Track (80.716mm,7.556mm)(84.209mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R134-2(81.588mm,6.763mm) on Top Layer(Sig/Pwr) And Track (80.716mm,5.969mm)(84.209mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R134-2(81.588mm,6.763mm) on Top Layer(Sig/Pwr) And Track (80.716mm,7.556mm)(84.209mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R135-1(98.684mm,73.608mm) on Top Layer(Sig/Pwr) And Track (97.813mm,72.815mm)(101.306mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R135-1(98.684mm,73.608mm) on Top Layer(Sig/Pwr) And Track (97.813mm,74.402mm)(101.306mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R135-2(100.434mm,73.608mm) on Top Layer(Sig/Pwr) And Track (97.813mm,72.815mm)(101.306mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R135-2(100.434mm,73.608mm) on Top Layer(Sig/Pwr) And Track (97.813mm,74.402mm)(101.306mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R136-1(81.588mm,1.742mm) on Top Layer(Sig/Pwr) And Track (80.716mm,2.535mm)(84.209mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R136-1(81.588mm,1.742mm) on Top Layer(Sig/Pwr) And Track (80.717mm,0.948mm)(84.209mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R136-2(83.338mm,1.742mm) on Top Layer(Sig/Pwr) And Track (80.716mm,2.535mm)(84.209mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R136-2(83.338mm,1.742mm) on Top Layer(Sig/Pwr) And Track (80.717mm,0.948mm)(84.209mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R137-1(98.684mm,78.561mm) on Top Layer(Sig/Pwr) And Track (97.813mm,77.768mm)(101.306mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R137-1(98.684mm,78.561mm) on Top Layer(Sig/Pwr) And Track (97.813mm,79.355mm)(101.306mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R137-2(100.434mm,78.561mm) on Top Layer(Sig/Pwr) And Track (97.813mm,77.768mm)(101.306mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R137-2(100.434mm,78.561mm) on Top Layer(Sig/Pwr) And Track (97.813mm,79.355mm)(101.306mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R138-1(86.818mm,6.763mm) on Top Layer(Sig/Pwr) And Track (84.196mm,5.969mm)(87.689mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R138-1(86.818mm,6.763mm) on Top Layer(Sig/Pwr) And Track (84.196mm,7.556mm)(87.689mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R138-2(85.068mm,6.763mm) on Top Layer(Sig/Pwr) And Track (84.196mm,5.969mm)(87.689mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R138-2(85.068mm,6.763mm) on Top Layer(Sig/Pwr) And Track (84.196mm,7.556mm)(87.689mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R139-1(95.179mm,73.608mm) on Top Layer(Sig/Pwr) And Track (94.308mm,72.815mm)(97.801mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R139-1(95.179mm,73.608mm) on Top Layer(Sig/Pwr) And Track (94.308mm,74.402mm)(97.8mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R139-2(96.929mm,73.608mm) on Top Layer(Sig/Pwr) And Track (94.308mm,72.815mm)(97.801mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R139-2(96.929mm,73.608mm) on Top Layer(Sig/Pwr) And Track (94.308mm,74.402mm)(97.8mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R140-1(85.068mm,1.742mm) on Top Layer(Sig/Pwr) And Track (84.196mm,2.535mm)(87.689mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R140-1(85.068mm,1.742mm) on Top Layer(Sig/Pwr) And Track (84.197mm,0.948mm)(87.689mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R140-2(86.818mm,1.742mm) on Top Layer(Sig/Pwr) And Track (84.196mm,2.535mm)(87.689mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R140-2(86.818mm,1.742mm) on Top Layer(Sig/Pwr) And Track (84.197mm,0.948mm)(87.689mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R14-1(8.821mm,63.555mm) on Top Layer(Sig/Pwr) And Track (6.2mm,62.762mm)(9.693mm,62.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R14-1(8.821mm,63.555mm) on Top Layer(Sig/Pwr) And Track (6.2mm,64.349mm)(9.692mm,64.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R141-1(95.179mm,78.561mm) on Top Layer(Sig/Pwr) And Track (94.308mm,77.768mm)(97.801mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R141-1(95.179mm,78.561mm) on Top Layer(Sig/Pwr) And Track (94.308mm,79.355mm)(97.8mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R141-2(96.929mm,78.561mm) on Top Layer(Sig/Pwr) And Track (94.308mm,77.768mm)(97.801mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R141-2(96.929mm,78.561mm) on Top Layer(Sig/Pwr) And Track (94.308mm,79.355mm)(97.8mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R14-2(7.071mm,63.555mm) on Top Layer(Sig/Pwr) And Track (6.2mm,62.762mm)(9.693mm,62.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R14-2(7.071mm,63.555mm) on Top Layer(Sig/Pwr) And Track (6.2mm,64.349mm)(9.692mm,64.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R142-1(90.323mm,6.763mm) on Top Layer(Sig/Pwr) And Track (87.701mm,5.969mm)(91.194mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R142-1(90.323mm,6.763mm) on Top Layer(Sig/Pwr) And Track (87.701mm,7.556mm)(91.194mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R142-2(88.573mm,6.763mm) on Top Layer(Sig/Pwr) And Track (87.701mm,5.969mm)(91.194mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R142-2(88.573mm,6.763mm) on Top Layer(Sig/Pwr) And Track (87.701mm,7.556mm)(91.194mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R143-1(91.674mm,73.608mm) on Top Layer(Sig/Pwr) And Track (90.803mm,72.815mm)(94.295mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R143-1(91.674mm,73.608mm) on Top Layer(Sig/Pwr) And Track (90.803mm,74.402mm)(94.295mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R143-2(93.424mm,73.608mm) on Top Layer(Sig/Pwr) And Track (90.803mm,72.815mm)(94.295mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R143-2(93.424mm,73.608mm) on Top Layer(Sig/Pwr) And Track (90.803mm,74.402mm)(94.295mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R144-1(66.192mm,6.26mm) on Bottom Layer(Sig/Pwr) And Track (65.399mm,3.639mm)(65.399mm,7.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R144-1(66.192mm,6.26mm) on Bottom Layer(Sig/Pwr) And Track (66.986mm,3.638mm)(66.986mm,7.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R144-2(66.192mm,4.51mm) on Bottom Layer(Sig/Pwr) And Track (65.399mm,3.639mm)(65.399mm,7.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R144-2(66.192mm,4.51mm) on Bottom Layer(Sig/Pwr) And Track (66.986mm,3.638mm)(66.986mm,7.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R145-1(64.541mm,6.26mm) on Bottom Layer(Sig/Pwr) And Track (63.748mm,3.639mm)(63.748mm,7.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R145-1(64.541mm,6.26mm) on Bottom Layer(Sig/Pwr) And Track (65.335mm,3.638mm)(65.335mm,7.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R145-2(64.541mm,4.51mm) on Bottom Layer(Sig/Pwr) And Track (63.748mm,3.639mm)(63.748mm,7.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R145-2(64.541mm,4.51mm) on Bottom Layer(Sig/Pwr) And Track (65.335mm,3.638mm)(65.335mm,7.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R146-1(46.609mm,5.66mm) on Top Layer(Sig/Pwr) And Track (45.815mm,4.789mm)(45.815mm,8.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R146-1(46.609mm,5.66mm) on Top Layer(Sig/Pwr) And Track (47.403mm,4.789mm)(47.403mm,8.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R146-2(46.609mm,7.41mm) on Top Layer(Sig/Pwr) And Track (45.815mm,4.789mm)(45.815mm,8.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R146-2(46.609mm,7.41mm) on Top Layer(Sig/Pwr) And Track (47.403mm,4.789mm)(47.403mm,8.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R147-1(90.323mm,1.742mm) on Top Layer(Sig/Pwr) And Track (87.701mm,0.948mm)(91.194mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R147-1(90.323mm,1.742mm) on Top Layer(Sig/Pwr) And Track (87.701mm,2.535mm)(91.194mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R147-2(88.573mm,1.742mm) on Top Layer(Sig/Pwr) And Track (87.701mm,0.948mm)(91.194mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R147-2(88.573mm,1.742mm) on Top Layer(Sig/Pwr) And Track (87.701mm,2.535mm)(91.194mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R148-1(91.674mm,78.561mm) on Top Layer(Sig/Pwr) And Track (90.803mm,77.768mm)(94.295mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R148-1(91.674mm,78.561mm) on Top Layer(Sig/Pwr) And Track (90.803mm,79.355mm)(94.295mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R148-2(93.424mm,78.561mm) on Top Layer(Sig/Pwr) And Track (90.803mm,77.768mm)(94.295mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R148-2(93.424mm,78.561mm) on Top Layer(Sig/Pwr) And Track (90.803mm,79.355mm)(94.295mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R149-1(93.828mm,6.763mm) on Top Layer(Sig/Pwr) And Track (91.206mm,7.556mm)(94.699mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R149-1(93.828mm,6.763mm) on Top Layer(Sig/Pwr) And Track (91.207mm,5.969mm)(94.699mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R149-2(92.078mm,6.763mm) on Top Layer(Sig/Pwr) And Track (91.206mm,7.556mm)(94.699mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R149-2(92.078mm,6.763mm) on Top Layer(Sig/Pwr) And Track (91.207mm,5.969mm)(94.699mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R150-1(88.217mm,73.608mm) on Top Layer(Sig/Pwr) And Track (87.346mm,72.815mm)(90.838mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R150-1(88.217mm,73.608mm) on Top Layer(Sig/Pwr) And Track (87.346mm,74.402mm)(90.838mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R150-2(89.967mm,73.608mm) on Top Layer(Sig/Pwr) And Track (87.346mm,72.815mm)(90.838mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R150-2(89.967mm,73.608mm) on Top Layer(Sig/Pwr) And Track (87.346mm,74.402mm)(90.838mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R15-1(7.06mm,65.359mm) on Top Layer(Sig/Pwr) And Text "R14" (6.096mm,64.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R15-1(7.06mm,65.359mm) on Top Layer(Sig/Pwr) And Track (6.189mm,64.565mm)(9.681mm,64.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R15-1(7.06mm,65.359mm) on Top Layer(Sig/Pwr) And Track (6.189mm,66.152mm)(9.681mm,66.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R151-1(92.078mm,1.742mm) on Top Layer(Sig/Pwr) And Track (91.207mm,0.948mm)(94.699mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R151-1(92.078mm,1.742mm) on Top Layer(Sig/Pwr) And Track (91.207mm,2.535mm)(94.699mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R151-2(93.828mm,1.742mm) on Top Layer(Sig/Pwr) And Track (91.207mm,0.948mm)(94.699mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R151-2(93.828mm,1.742mm) on Top Layer(Sig/Pwr) And Track (91.207mm,2.535mm)(94.699mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R15-2(8.81mm,65.359mm) on Top Layer(Sig/Pwr) And Track (6.189mm,64.565mm)(9.681mm,64.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R15-2(8.81mm,65.359mm) on Top Layer(Sig/Pwr) And Track (6.189mm,66.152mm)(9.681mm,66.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R152-1(88.217mm,78.561mm) on Top Layer(Sig/Pwr) And Track (87.346mm,77.768mm)(90.838mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R152-1(88.217mm,78.561mm) on Top Layer(Sig/Pwr) And Track (87.346mm,79.355mm)(90.838mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R152-2(89.967mm,78.561mm) on Top Layer(Sig/Pwr) And Track (87.346mm,77.768mm)(90.838mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R152-2(89.967mm,78.561mm) on Top Layer(Sig/Pwr) And Track (87.346mm,79.355mm)(90.838mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R153-1(97.333mm,6.763mm) on Top Layer(Sig/Pwr) And Track (94.712mm,5.969mm)(98.204mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R153-1(97.333mm,6.763mm) on Top Layer(Sig/Pwr) And Track (94.712mm,7.556mm)(98.204mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R153-2(95.583mm,6.763mm) on Top Layer(Sig/Pwr) And Track (94.712mm,5.969mm)(98.204mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R153-2(95.583mm,6.763mm) on Top Layer(Sig/Pwr) And Track (94.712mm,7.556mm)(98.204mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R154-1(84.74mm,73.608mm) on Top Layer(Sig/Pwr) And Track (83.868mm,74.402mm)(87.361mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R154-1(84.74mm,73.608mm) on Top Layer(Sig/Pwr) And Track (83.869mm,72.815mm)(87.361mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R154-2(86.49mm,73.608mm) on Top Layer(Sig/Pwr) And Track (83.868mm,74.402mm)(87.361mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R154-2(86.49mm,73.608mm) on Top Layer(Sig/Pwr) And Track (83.869mm,72.815mm)(87.361mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R155-1(63.068mm,74.955mm) on Top Layer(Sig/Pwr) And Track (62.274mm,72.334mm)(62.274mm,75.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.2mm) Between Pad R155-1(63.068mm,74.955mm) on Top Layer(Sig/Pwr) And Track (63.828mm,72.334mm)(63.828mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R155-1(63.068mm,74.955mm) on Top Layer(Sig/Pwr) And Track (63.862mm,72.334mm)(63.862mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R155-2(63.068mm,73.205mm) on Top Layer(Sig/Pwr) And Track (62.274mm,72.334mm)(62.274mm,75.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.2mm) Between Pad R155-2(63.068mm,73.205mm) on Top Layer(Sig/Pwr) And Track (63.828mm,72.334mm)(63.828mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R155-2(63.068mm,73.205mm) on Top Layer(Sig/Pwr) And Track (63.862mm,72.334mm)(63.862mm,75.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R156-1(95.583mm,1.742mm) on Top Layer(Sig/Pwr) And Track (94.712mm,0.948mm)(98.205mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R156-1(95.583mm,1.742mm) on Top Layer(Sig/Pwr) And Track (94.712mm,2.535mm)(98.204mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R156-2(97.333mm,1.742mm) on Top Layer(Sig/Pwr) And Track (94.712mm,0.948mm)(98.205mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R156-2(97.333mm,1.742mm) on Top Layer(Sig/Pwr) And Track (94.712mm,2.535mm)(98.204mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R157-1(84.74mm,78.561mm) on Top Layer(Sig/Pwr) And Track (83.868mm,79.355mm)(87.361mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R157-1(84.74mm,78.561mm) on Top Layer(Sig/Pwr) And Track (83.869mm,77.768mm)(87.361mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R157-2(86.49mm,78.561mm) on Top Layer(Sig/Pwr) And Track (83.868mm,79.355mm)(87.361mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R157-2(86.49mm,78.561mm) on Top Layer(Sig/Pwr) And Track (83.869mm,77.768mm)(87.361mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R158-1(100.838mm,6.763mm) on Top Layer(Sig/Pwr) And Track (98.217mm,5.969mm)(101.71mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R158-1(100.838mm,6.763mm) on Top Layer(Sig/Pwr) And Track (98.217mm,7.556mm)(101.709mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R158-2(99.088mm,6.763mm) on Top Layer(Sig/Pwr) And Track (98.217mm,5.969mm)(101.71mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R158-2(99.088mm,6.763mm) on Top Layer(Sig/Pwr) And Track (98.217mm,7.556mm)(101.709mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R159-1(81.26mm,73.608mm) on Top Layer(Sig/Pwr) And Track (80.389mm,72.815mm)(83.881mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R159-1(81.26mm,73.608mm) on Top Layer(Sig/Pwr) And Track (80.389mm,74.402mm)(83.881mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R159-2(83.01mm,73.608mm) on Top Layer(Sig/Pwr) And Track (80.389mm,72.815mm)(83.881mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R159-2(83.01mm,73.608mm) on Top Layer(Sig/Pwr) And Track (80.389mm,74.402mm)(83.881mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R160-1(99.088mm,1.742mm) on Top Layer(Sig/Pwr) And Track (98.217mm,0.948mm)(101.71mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R160-1(99.088mm,1.742mm) on Top Layer(Sig/Pwr) And Track (98.217mm,2.535mm)(101.71mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R160-2(100.838mm,1.742mm) on Top Layer(Sig/Pwr) And Track (98.217mm,0.948mm)(101.71mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R160-2(100.838mm,1.742mm) on Top Layer(Sig/Pwr) And Track (98.217mm,2.535mm)(101.71mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R16-1(20.186mm,64.775mm) on Top Layer(Sig/Pwr) And Text "R17" (19.329mm,64.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R16-1(20.186mm,64.775mm) on Top Layer(Sig/Pwr) And Track (17.565mm,63.981mm)(21.058mm,63.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R16-1(20.186mm,64.775mm) on Top Layer(Sig/Pwr) And Track (17.565mm,65.568mm)(21.057mm,65.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R161-1(81.26mm,78.561mm) on Top Layer(Sig/Pwr) And Track (80.389mm,77.768mm)(83.881mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R161-1(81.26mm,78.561mm) on Top Layer(Sig/Pwr) And Track (80.389mm,79.355mm)(83.881mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R161-2(83.01mm,78.561mm) on Top Layer(Sig/Pwr) And Track (80.389mm,77.768mm)(83.881mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R161-2(83.01mm,78.561mm) on Top Layer(Sig/Pwr) And Track (80.389mm,79.355mm)(83.881mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R16-2(18.436mm,64.775mm) on Top Layer(Sig/Pwr) And Track (17.565mm,63.981mm)(21.058mm,63.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R16-2(18.436mm,64.775mm) on Top Layer(Sig/Pwr) And Track (17.565mm,65.568mm)(21.057mm,65.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R162-1(48.666mm,75.084mm) on Top Layer(Sig/Pwr) And Track (47.873mm,72.463mm)(47.873mm,75.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R162-1(48.666mm,75.084mm) on Top Layer(Sig/Pwr) And Track (49.46mm,72.463mm)(49.46mm,75.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R162-2(48.666mm,73.334mm) on Top Layer(Sig/Pwr) And Text "C55" (48.032mm,72.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R162-2(48.666mm,73.334mm) on Top Layer(Sig/Pwr) And Track (47.873mm,72.463mm)(47.873mm,75.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R162-2(48.666mm,73.334mm) on Top Layer(Sig/Pwr) And Track (49.46mm,72.463mm)(49.46mm,75.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R163-1(104.344mm,6.763mm) on Top Layer(Sig/Pwr) And Track (101.722mm,5.969mm)(105.215mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R163-1(104.344mm,6.763mm) on Top Layer(Sig/Pwr) And Track (101.722mm,7.556mm)(105.215mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R163-2(102.594mm,6.763mm) on Top Layer(Sig/Pwr) And Track (101.722mm,5.969mm)(105.215mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R163-2(102.594mm,6.763mm) on Top Layer(Sig/Pwr) And Track (101.722mm,7.556mm)(105.215mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R164-1(77.729mm,73.608mm) on Top Layer(Sig/Pwr) And Track (76.858mm,72.815mm)(80.351mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R164-1(77.729mm,73.608mm) on Top Layer(Sig/Pwr) And Track (76.858mm,74.402mm)(80.351mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R164-2(79.479mm,73.608mm) on Top Layer(Sig/Pwr) And Track (76.858mm,72.815mm)(80.351mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R164-2(79.479mm,73.608mm) on Top Layer(Sig/Pwr) And Track (76.858mm,74.402mm)(80.351mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R165-1(102.594mm,1.742mm) on Top Layer(Sig/Pwr) And Track (101.722mm,2.535mm)(105.215mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R165-1(102.594mm,1.742mm) on Top Layer(Sig/Pwr) And Track (101.723mm,0.948mm)(105.215mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R165-2(104.344mm,1.742mm) on Top Layer(Sig/Pwr) And Track (101.722mm,2.535mm)(105.215mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R165-2(104.344mm,1.742mm) on Top Layer(Sig/Pwr) And Track (101.723mm,0.948mm)(105.215mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R166-1(77.729mm,78.561mm) on Top Layer(Sig/Pwr) And Track (76.858mm,77.768mm)(80.351mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R166-1(77.729mm,78.561mm) on Top Layer(Sig/Pwr) And Track (76.858mm,79.355mm)(80.351mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R166-2(79.479mm,78.561mm) on Top Layer(Sig/Pwr) And Track (76.858mm,77.768mm)(80.351mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R166-2(79.479mm,78.561mm) on Top Layer(Sig/Pwr) And Track (76.858mm,79.355mm)(80.351mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R167-1(107.849mm,6.763mm) on Top Layer(Sig/Pwr) And Track (105.227mm,5.969mm)(108.72mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R167-1(107.849mm,6.763mm) on Top Layer(Sig/Pwr) And Track (105.227mm,7.556mm)(108.72mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R167-2(106.099mm,6.763mm) on Top Layer(Sig/Pwr) And Track (105.227mm,5.969mm)(108.72mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R167-2(106.099mm,6.763mm) on Top Layer(Sig/Pwr) And Track (105.227mm,7.556mm)(108.72mm,7.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R168-1(74.224mm,73.608mm) on Top Layer(Sig/Pwr) And Track (73.353mm,72.815mm)(76.846mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R168-1(74.224mm,73.608mm) on Top Layer(Sig/Pwr) And Track (73.353mm,74.402mm)(76.845mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R168-2(75.974mm,73.608mm) on Top Layer(Sig/Pwr) And Track (73.353mm,72.815mm)(76.846mm,72.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R168-2(75.974mm,73.608mm) on Top Layer(Sig/Pwr) And Track (73.353mm,74.402mm)(76.845mm,74.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R169-1(106.099mm,1.742mm) on Top Layer(Sig/Pwr) And Track (105.227mm,2.535mm)(108.72mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R169-1(106.099mm,1.742mm) on Top Layer(Sig/Pwr) And Track (105.228mm,0.948mm)(108.72mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R169-2(107.849mm,1.742mm) on Top Layer(Sig/Pwr) And Track (105.227mm,2.535mm)(108.72mm,2.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R169-2(107.849mm,1.742mm) on Top Layer(Sig/Pwr) And Track (105.228mm,0.948mm)(108.72mm,0.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R170-1(74.224mm,78.561mm) on Top Layer(Sig/Pwr) And Track (73.353mm,77.768mm)(76.846mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R170-1(74.224mm,78.561mm) on Top Layer(Sig/Pwr) And Track (73.353mm,79.355mm)(76.845mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R170-2(75.974mm,78.561mm) on Top Layer(Sig/Pwr) And Track (73.353mm,77.768mm)(76.846mm,77.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R170-2(75.974mm,78.561mm) on Top Layer(Sig/Pwr) And Track (73.353mm,79.355mm)(76.845mm,79.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R17-1(20.226mm,61.156mm) on Top Layer(Sig/Pwr) And Track (19.432mm,60.285mm)(19.432mm,63.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R17-1(20.226mm,61.156mm) on Top Layer(Sig/Pwr) And Track (21.02mm,60.285mm)(21.02mm,63.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R171-1(41.834mm,24.703mm) on Top Layer(Sig/Pwr) And Text "C35" (40.945mm,24.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R171-1(41.834mm,24.703mm) on Top Layer(Sig/Pwr) And Track (41.04mm,23.832mm)(41.04mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R171-1(41.834mm,24.703mm) on Top Layer(Sig/Pwr) And Track (42.615mm,23.832mm)(42.615mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R171-1(41.834mm,24.703mm) on Top Layer(Sig/Pwr) And Track (42.628mm,23.832mm)(42.628mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R171-2(41.834mm,26.453mm) on Top Layer(Sig/Pwr) And Track (41.04mm,23.832mm)(41.04mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R171-2(41.834mm,26.453mm) on Top Layer(Sig/Pwr) And Track (42.615mm,23.832mm)(42.615mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R171-2(41.834mm,26.453mm) on Top Layer(Sig/Pwr) And Track (42.628mm,23.832mm)(42.628mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R17-2(20.226mm,62.906mm) on Top Layer(Sig/Pwr) And Track (19.432mm,60.285mm)(19.432mm,63.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R17-2(20.226mm,62.906mm) on Top Layer(Sig/Pwr) And Track (21.02mm,60.285mm)(21.02mm,63.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R172-1(75.463mm,38.684mm) on Bottom Layer(Sig/Pwr) And Track (74.67mm,37.813mm)(74.67mm,41.306mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R172-1(75.463mm,38.684mm) on Bottom Layer(Sig/Pwr) And Track (76.257mm,37.813mm)(76.257mm,41.305mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R172-2(75.463mm,40.434mm) on Bottom Layer(Sig/Pwr) And Track (74.67mm,37.813mm)(74.67mm,41.306mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R172-2(75.463mm,40.434mm) on Bottom Layer(Sig/Pwr) And Track (76.257mm,37.813mm)(76.257mm,41.305mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R173-1(73.812mm,38.684mm) on Bottom Layer(Sig/Pwr) And Track (73.019mm,37.813mm)(73.019mm,41.306mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R173-1(73.812mm,38.684mm) on Bottom Layer(Sig/Pwr) And Track (74.606mm,37.813mm)(74.606mm,41.305mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R173-2(73.812mm,40.434mm) on Bottom Layer(Sig/Pwr) And Track (73.019mm,37.813mm)(73.019mm,41.306mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R173-2(73.812mm,40.434mm) on Bottom Layer(Sig/Pwr) And Track (74.606mm,37.813mm)(74.606mm,41.305mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R174-1(65.59mm,18.947mm) on Top Layer(Sig/Pwr) And Track (64.719mm,18.153mm)(68.212mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R174-1(65.59mm,18.947mm) on Top Layer(Sig/Pwr) And Track (64.719mm,19.74mm)(68.211mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R174-2(67.34mm,18.947mm) on Top Layer(Sig/Pwr) And Track (64.719mm,18.153mm)(68.212mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R174-2(67.34mm,18.947mm) on Top Layer(Sig/Pwr) And Track (64.719mm,19.74mm)(68.211mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R175-1(72.601mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R196" (71.89mm,18.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R175-1(72.601mm,18.947mm) on Top Layer(Sig/Pwr) And Track (71.729mm,19.74mm)(75.222mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R175-1(72.601mm,18.947mm) on Top Layer(Sig/Pwr) And Track (71.73mm,18.153mm)(75.222mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R175-2(74.351mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R196" (71.89mm,18.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R175-2(74.351mm,18.947mm) on Top Layer(Sig/Pwr) And Track (71.729mm,19.74mm)(75.222mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R175-2(74.351mm,18.947mm) on Top Layer(Sig/Pwr) And Track (71.73mm,18.153mm)(75.222mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R176-1(65.786mm,30.161mm) on Top Layer(Sig/Pwr) And Track (64.992mm,29.29mm)(64.992mm,32.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R176-1(65.786mm,30.161mm) on Top Layer(Sig/Pwr) And Track (66.58mm,29.29mm)(66.58mm,32.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R176-2(65.786mm,31.911mm) on Top Layer(Sig/Pwr) And Track (64.992mm,29.29mm)(64.992mm,32.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R176-2(65.786mm,31.911mm) on Top Layer(Sig/Pwr) And Track (66.58mm,29.29mm)(66.58mm,32.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R177-1(79.586mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R199" (78.9mm,18.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R177-1(79.586mm,18.947mm) on Top Layer(Sig/Pwr) And Track (78.714mm,19.74mm)(82.207mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R177-1(79.586mm,18.947mm) on Top Layer(Sig/Pwr) And Track (78.715mm,18.153mm)(82.207mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R177-2(81.336mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R199" (78.9mm,18.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R177-2(81.336mm,18.947mm) on Top Layer(Sig/Pwr) And Track (78.714mm,19.74mm)(82.207mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R177-2(81.336mm,18.947mm) on Top Layer(Sig/Pwr) And Track (78.715mm,18.153mm)(82.207mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R178-1(86.596mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R197" (85.885mm,18.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R178-1(86.596mm,18.947mm) on Top Layer(Sig/Pwr) And Track (85.725mm,18.153mm)(89.218mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R178-1(86.596mm,18.947mm) on Top Layer(Sig/Pwr) And Track (85.725mm,19.74mm)(89.217mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R178-2(88.346mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R197" (85.885mm,18.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R178-2(88.346mm,18.947mm) on Top Layer(Sig/Pwr) And Track (85.725mm,18.153mm)(89.218mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R178-2(88.346mm,18.947mm) on Top Layer(Sig/Pwr) And Track (85.725mm,19.74mm)(89.217mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R179-1(93.606mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R198" (92.83mm,18.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R179-1(93.606mm,18.947mm) on Top Layer(Sig/Pwr) And Track (92.735mm,18.153mm)(96.228mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R179-1(93.606mm,18.947mm) on Top Layer(Sig/Pwr) And Track (92.735mm,19.74mm)(96.228mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R179-2(95.356mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R198" (92.83mm,18.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R179-2(95.356mm,18.947mm) on Top Layer(Sig/Pwr) And Track (92.735mm,18.153mm)(96.228mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R179-2(95.356mm,18.947mm) on Top Layer(Sig/Pwr) And Track (92.735mm,19.74mm)(96.228mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R180-1(100.591mm,18.947mm) on Top Layer(Sig/Pwr) And Track (99.72mm,18.153mm)(103.213mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R180-1(100.591mm,18.947mm) on Top Layer(Sig/Pwr) And Track (99.72mm,19.74mm)(103.213mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R180-2(102.341mm,18.947mm) on Top Layer(Sig/Pwr) And Track (99.72mm,18.153mm)(103.213mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R180-2(102.341mm,18.947mm) on Top Layer(Sig/Pwr) And Track (99.72mm,19.74mm)(103.213mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R18-1(64.952mm,11.303mm) on Top Layer(Sig/Pwr) And Track (64.158mm,8.682mm)(64.158mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R18-1(64.952mm,11.303mm) on Top Layer(Sig/Pwr) And Track (65.746mm,8.682mm)(65.746mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R181-1(114.612mm,18.947mm) on Top Layer(Sig/Pwr) And Track (113.741mm,18.153mm)(117.234mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R181-1(114.612mm,18.947mm) on Top Layer(Sig/Pwr) And Track (113.741mm,19.74mm)(117.233mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R181-2(116.362mm,18.947mm) on Top Layer(Sig/Pwr) And Track (113.741mm,18.153mm)(117.234mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R181-2(116.362mm,18.947mm) on Top Layer(Sig/Pwr) And Track (113.741mm,19.74mm)(117.233mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R18-2(64.952mm,9.553mm) on Top Layer(Sig/Pwr) And Track (64.158mm,8.682mm)(64.158mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R18-2(64.952mm,9.553mm) on Top Layer(Sig/Pwr) And Track (65.746mm,8.682mm)(65.746mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R182-1(107.562mm,18.947mm) on Top Layer(Sig/Pwr) And Track (106.691mm,18.153mm)(110.184mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R182-1(107.562mm,18.947mm) on Top Layer(Sig/Pwr) And Track (106.691mm,19.74mm)(110.184mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R182-2(109.312mm,18.947mm) on Top Layer(Sig/Pwr) And Track (106.691mm,18.153mm)(110.184mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R182-2(109.312mm,18.947mm) on Top Layer(Sig/Pwr) And Track (106.691mm,19.74mm)(110.184mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R183-1(119.99mm,28.183mm) on Top Layer(Sig/Pwr) And Track (119.196mm,27.311mm)(119.196mm,30.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R183-1(119.99mm,28.183mm) on Top Layer(Sig/Pwr) And Track (120.783mm,27.312mm)(120.783mm,30.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R183-2(119.99mm,29.933mm) on Top Layer(Sig/Pwr) And Track (119.196mm,27.311mm)(119.196mm,30.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R183-2(119.99mm,29.933mm) on Top Layer(Sig/Pwr) And Track (120.783mm,27.312mm)(120.783mm,30.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad R184-1(70.834mm,29.935mm) on Top Layer(Sig/Pwr) And Text "M45" (69.822mm,32.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R184-1(70.834mm,29.935mm) on Top Layer(Sig/Pwr) And Track (70.041mm,29.064mm)(70.041mm,32.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R184-1(70.834mm,29.935mm) on Top Layer(Sig/Pwr) And Track (71.628mm,29.064mm)(71.628mm,32.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R184-2(70.834mm,31.685mm) on Top Layer(Sig/Pwr) And Text "M45" (69.822mm,32.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R184-2(70.834mm,31.685mm) on Top Layer(Sig/Pwr) And Track (70.041mm,29.064mm)(70.041mm,32.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R184-2(70.834mm,31.685mm) on Top Layer(Sig/Pwr) And Track (71.628mm,29.064mm)(71.628mm,32.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R185-1(74.577mm,24.002mm) on Top Layer(Sig/Pwr) And Track (71.955mm,23.208mm)(75.448mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R185-1(74.577mm,24.002mm) on Top Layer(Sig/Pwr) And Track (71.955mm,24.795mm)(75.448mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.2mm) Between Pad R185-2(72.827mm,24.002mm) on Top Layer(Sig/Pwr) And Text "M54" (72.203mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R185-2(72.827mm,24.002mm) on Top Layer(Sig/Pwr) And Track (71.955mm,23.208mm)(75.448mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R185-2(72.827mm,24.002mm) on Top Layer(Sig/Pwr) And Track (71.955mm,24.795mm)(75.448mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R186-1(81.562mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R96" (82.488mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R186-1(81.562mm,24.002mm) on Top Layer(Sig/Pwr) And Track (78.94mm,23.208mm)(82.433mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R186-1(81.562mm,24.002mm) on Top Layer(Sig/Pwr) And Track (78.94mm,24.795mm)(82.433mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.2mm) Between Pad R186-2(79.812mm,24.002mm) on Top Layer(Sig/Pwr) And Text "M59" (79.214mm,22.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R186-2(79.812mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R86" (80.735mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.2mm) Between Pad R186-2(79.812mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R95" (79.186mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R186-2(79.812mm,24.002mm) on Top Layer(Sig/Pwr) And Track (78.94mm,23.208mm)(82.433mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R186-2(79.812mm,24.002mm) on Top Layer(Sig/Pwr) And Track (78.94mm,24.795mm)(82.433mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R187-1(88.572mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R98" (88.812mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R187-1(88.572mm,24.002mm) on Top Layer(Sig/Pwr) And Track (85.951mm,23.208mm)(89.443mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R187-1(88.572mm,24.002mm) on Top Layer(Sig/Pwr) And Track (85.951mm,24.795mm)(89.443mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.2mm) Between Pad R187-2(86.822mm,24.002mm) on Top Layer(Sig/Pwr) And Text "M60" (86.199mm,22.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R187-2(86.822mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R88" (87.136mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R187-2(86.822mm,24.002mm) on Top Layer(Sig/Pwr) And Track (85.951mm,23.208mm)(89.443mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R187-2(86.822mm,24.002mm) on Top Layer(Sig/Pwr) And Track (85.951mm,24.795mm)(89.443mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R188-1(95.582mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R100" (95.137mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R188-1(95.582mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R91" (96.534mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R188-1(95.582mm,24.002mm) on Top Layer(Sig/Pwr) And Track (92.961mm,23.208mm)(96.454mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R188-1(95.582mm,24.002mm) on Top Layer(Sig/Pwr) And Track (92.961mm,24.796mm)(96.453mm,24.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R188-2(93.832mm,24.002mm) on Top Layer(Sig/Pwr) And Text "M49" (93.017mm,23.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R188-2(93.832mm,24.002mm) on Top Layer(Sig/Pwr) And Text "M55" (92.793mm,23.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad R188-2(93.832mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R100" (95.137mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R188-2(93.832mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R90" (93.359mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R188-2(93.832mm,24.002mm) on Top Layer(Sig/Pwr) And Track (92.961mm,23.208mm)(96.454mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R188-2(93.832mm,24.002mm) on Top Layer(Sig/Pwr) And Track (92.961mm,24.796mm)(96.453mm,24.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R189-1(102.567mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R93" (103.011mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R189-1(102.567mm,24.002mm) on Top Layer(Sig/Pwr) And Track (99.946mm,23.208mm)(103.439mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R189-1(102.567mm,24.002mm) on Top Layer(Sig/Pwr) And Track (99.946mm,24.795mm)(103.438mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R189-2(100.817mm,24.002mm) on Top Layer(Sig/Pwr) And Text "M51" (100.002mm,23.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R189-2(100.817mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R102" (101.487mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R189-2(100.817mm,24.002mm) on Top Layer(Sig/Pwr) And Track (99.946mm,23.208mm)(103.439mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R189-2(100.817mm,24.002mm) on Top Layer(Sig/Pwr) And Track (99.946mm,24.795mm)(103.438mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R190-1(109.538mm,24.002mm) on Top Layer(Sig/Pwr) And Track (106.917mm,23.208mm)(110.41mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R190-1(109.538mm,24.002mm) on Top Layer(Sig/Pwr) And Track (106.917mm,24.795mm)(110.409mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R190-2(107.788mm,24.002mm) on Top Layer(Sig/Pwr) And Text "M50" (106.987mm,23.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.2mm) Between Pad R190-2(107.788mm,24.002mm) on Top Layer(Sig/Pwr) And Text "R104" (107.913mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R190-2(107.788mm,24.002mm) on Top Layer(Sig/Pwr) And Track (106.917mm,23.208mm)(110.41mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R190-2(107.788mm,24.002mm) on Top Layer(Sig/Pwr) And Track (106.917mm,24.795mm)(110.409mm,24.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R19-1(98.455mm,11.3mm) on Top Layer(Sig/Pwr) And Track (97.661mm,8.679mm)(97.661mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R19-1(98.455mm,11.3mm) on Top Layer(Sig/Pwr) And Track (99.248mm,8.679mm)(99.248mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R191-1(116.588mm,24.002mm) on Top Layer(Sig/Pwr) And Track (113.967mm,23.208mm)(117.459mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R191-1(116.588mm,24.002mm) on Top Layer(Sig/Pwr) And Track (113.967mm,24.796mm)(117.459mm,24.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R191-2(114.838mm,24.002mm) on Top Layer(Sig/Pwr) And Text "M52" (114.023mm,23.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R191-2(114.838mm,24.002mm) on Top Layer(Sig/Pwr) And Track (113.967mm,23.208mm)(117.459mm,23.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R191-2(114.838mm,24.002mm) on Top Layer(Sig/Pwr) And Track (113.967mm,24.796mm)(117.459mm,24.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R19-2(98.455mm,9.55mm) on Top Layer(Sig/Pwr) And Track (97.661mm,8.679mm)(97.661mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R19-2(98.455mm,9.55mm) on Top Layer(Sig/Pwr) And Track (99.248mm,8.679mm)(99.248mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R192-1(114.935mm,30.159mm) on Top Layer(Sig/Pwr) And Track (114.141mm,27.537mm)(114.141mm,31.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R192-1(114.935mm,30.159mm) on Top Layer(Sig/Pwr) And Track (115.728mm,27.537mm)(115.728mm,31.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R192-2(114.935mm,28.409mm) on Top Layer(Sig/Pwr) And Track (114.141mm,27.537mm)(114.141mm,31.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R192-2(114.935mm,28.409mm) on Top Layer(Sig/Pwr) And Track (115.728mm,27.537mm)(115.728mm,31.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R193-1(67.566mm,23.994mm) on Top Layer(Sig/Pwr) And Text "R204" (67.064mm,25.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R193-1(67.566mm,23.994mm) on Top Layer(Sig/Pwr) And Track (64.945mm,23.2mm)(68.437mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R193-1(67.566mm,23.994mm) on Top Layer(Sig/Pwr) And Track (64.945mm,24.787mm)(68.437mm,24.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R193-2(65.816mm,23.994mm) on Top Layer(Sig/Pwr) And Text "R194" (65.546mm,25.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R193-2(65.816mm,23.994mm) on Top Layer(Sig/Pwr) And Track (64.945mm,23.2mm)(68.437mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R193-2(65.816mm,23.994mm) on Top Layer(Sig/Pwr) And Track (64.945mm,24.787mm)(68.437mm,24.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R194-1(65.786mm,28.409mm) on Top Layer(Sig/Pwr) And Text "R176" (66.825mm,29.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R194-1(65.786mm,28.409mm) on Top Layer(Sig/Pwr) And Track (64.992mm,25.787mm)(64.992mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R194-1(65.786mm,28.409mm) on Top Layer(Sig/Pwr) And Track (66.58mm,25.787mm)(66.58mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R194-2(65.786mm,26.659mm) on Top Layer(Sig/Pwr) And Track (64.992mm,25.787mm)(64.992mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R194-2(65.786mm,26.659mm) on Top Layer(Sig/Pwr) And Track (66.58mm,25.787mm)(66.58mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R195-1(119.99mm,31.686mm) on Top Layer(Sig/Pwr) And Text "R183" (119.101mm,31.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R195-1(119.99mm,31.686mm) on Top Layer(Sig/Pwr) And Track (119.196mm,30.814mm)(119.196mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R195-1(119.99mm,31.686mm) on Top Layer(Sig/Pwr) And Track (120.783mm,30.815mm)(120.783mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R195-2(119.99mm,33.436mm) on Top Layer(Sig/Pwr) And Track (119.196mm,30.814mm)(119.196mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R195-2(119.99mm,33.436mm) on Top Layer(Sig/Pwr) And Track (120.783mm,30.815mm)(120.783mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R196-1(69.093mm,18.947mm) on Top Layer(Sig/Pwr) And Track (68.222mm,18.153mm)(71.715mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad R196-1(69.093mm,18.947mm) on Top Layer(Sig/Pwr) And Track (68.222mm,19.745mm)(71.714mm,19.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R196-1(69.093mm,18.947mm) on Top Layer(Sig/Pwr) And Track (68.222mm,19.74mm)(71.714mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R196-2(70.843mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R175" (71.516mm,17.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R196-2(70.843mm,18.947mm) on Top Layer(Sig/Pwr) And Track (68.222mm,18.153mm)(71.715mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad R196-2(70.843mm,18.947mm) on Top Layer(Sig/Pwr) And Track (68.222mm,19.745mm)(71.714mm,19.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R196-2(70.843mm,18.947mm) on Top Layer(Sig/Pwr) And Track (68.222mm,19.74mm)(71.714mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R197-1(83.089mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R178" (83.534mm,18.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R197-1(83.089mm,18.947mm) on Top Layer(Sig/Pwr) And Track (82.217mm,19.74mm)(85.71mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R197-1(83.089mm,18.947mm) on Top Layer(Sig/Pwr) And Track (82.218mm,18.153mm)(85.71mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R197-2(84.839mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R178" (83.534mm,18.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R197-2(84.839mm,18.947mm) on Top Layer(Sig/Pwr) And Track (82.217mm,19.74mm)(85.71mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R197-2(84.839mm,18.947mm) on Top Layer(Sig/Pwr) And Track (82.218mm,18.153mm)(85.71mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R198-1(90.099mm,18.947mm) on Top Layer(Sig/Pwr) And Track (89.228mm,18.153mm)(92.721mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R198-1(90.099mm,18.947mm) on Top Layer(Sig/Pwr) And Track (89.228mm,19.74mm)(92.72mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R198-2(91.849mm,18.947mm) on Top Layer(Sig/Pwr) And Track (89.228mm,18.153mm)(92.721mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R198-2(91.849mm,18.947mm) on Top Layer(Sig/Pwr) And Track (89.228mm,19.74mm)(92.72mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R199-1(76.104mm,18.947mm) on Top Layer(Sig/Pwr) And Track (75.232mm,19.74mm)(78.725mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R199-1(76.104mm,18.947mm) on Top Layer(Sig/Pwr) And Track (75.233mm,18.153mm)(78.725mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R199-2(77.854mm,18.947mm) on Top Layer(Sig/Pwr) And Text "R177" (78.507mm,17.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R199-2(77.854mm,18.947mm) on Top Layer(Sig/Pwr) And Track (75.232mm,19.74mm)(78.725mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R199-2(77.854mm,18.947mm) on Top Layer(Sig/Pwr) And Track (75.233mm,18.153mm)(78.725mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R200-1(97.109mm,18.947mm) on Top Layer(Sig/Pwr) And Track (96.238mm,18.153mm)(99.731mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R200-1(97.109mm,18.947mm) on Top Layer(Sig/Pwr) And Track (96.238mm,19.74mm)(99.731mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R200-2(98.859mm,18.947mm) on Top Layer(Sig/Pwr) And Track (96.238mm,18.153mm)(99.731mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R200-2(98.859mm,18.947mm) on Top Layer(Sig/Pwr) And Track (96.238mm,19.74mm)(99.731mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R20-1(96.604mm,68.722mm) on Top Layer(Sig/Pwr) And Track (95.811mm,67.851mm)(95.811mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R20-1(96.604mm,68.722mm) on Top Layer(Sig/Pwr) And Track (97.36mm,67.848mm)(97.36mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R20-1(96.604mm,68.722mm) on Top Layer(Sig/Pwr) And Track (97.398mm,67.851mm)(97.398mm,71.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R201-1(104.094mm,18.947mm) on Top Layer(Sig/Pwr) And Track (103.223mm,18.153mm)(106.716mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R201-1(104.094mm,18.947mm) on Top Layer(Sig/Pwr) And Track (103.223mm,19.74mm)(106.716mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R201-2(105.844mm,18.947mm) on Top Layer(Sig/Pwr) And Track (103.223mm,18.153mm)(106.716mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R201-2(105.844mm,18.947mm) on Top Layer(Sig/Pwr) And Track (103.223mm,19.74mm)(106.716mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R20-2(96.604mm,70.472mm) on Top Layer(Sig/Pwr) And Track (95.811mm,67.851mm)(95.811mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R20-2(96.604mm,70.472mm) on Top Layer(Sig/Pwr) And Track (97.36mm,67.848mm)(97.36mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R20-2(96.604mm,70.472mm) on Top Layer(Sig/Pwr) And Track (97.398mm,67.851mm)(97.398mm,71.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R202-1(111.065mm,18.947mm) on Top Layer(Sig/Pwr) And Track (110.194mm,18.153mm)(113.687mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R202-1(111.065mm,18.947mm) on Top Layer(Sig/Pwr) And Track (110.194mm,19.74mm)(113.687mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R202-2(112.815mm,18.947mm) on Top Layer(Sig/Pwr) And Track (110.194mm,18.153mm)(113.687mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R202-2(112.815mm,18.947mm) on Top Layer(Sig/Pwr) And Track (110.194mm,19.74mm)(113.687mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R203-1(118.115mm,18.947mm) on Top Layer(Sig/Pwr) And Track (117.244mm,18.153mm)(120.737mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R203-1(118.115mm,18.947mm) on Top Layer(Sig/Pwr) And Track (117.244mm,19.74mm)(120.736mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R203-2(119.865mm,18.947mm) on Top Layer(Sig/Pwr) And Track (117.244mm,18.153mm)(120.737mm,18.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R203-2(119.865mm,18.947mm) on Top Layer(Sig/Pwr) And Track (117.244mm,19.74mm)(120.736mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R204-1(67.38mm,26.659mm) on Top Layer(Sig/Pwr) And Track (66.586mm,25.787mm)(66.586mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R204-1(67.38mm,26.659mm) on Top Layer(Sig/Pwr) And Track (68.174mm,25.788mm)(68.174mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.2mm) Between Pad R204-2(67.38mm,28.409mm) on Top Layer(Sig/Pwr) And Text "R176" (66.825mm,29.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R204-2(67.38mm,28.409mm) on Top Layer(Sig/Pwr) And Track (66.586mm,25.787mm)(66.586mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R204-2(67.38mm,28.409mm) on Top Layer(Sig/Pwr) And Track (68.174mm,25.788mm)(68.174mm,29.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R205-1(70.843mm,20.539mm) on Top Layer(Sig/Pwr) And Text "M47" (71.926mm,20.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.2mm) Between Pad R205-1(70.843mm,20.539mm) on Top Layer(Sig/Pwr) And Text "R175" (71.516mm,17.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R205-1(70.843mm,20.539mm) on Top Layer(Sig/Pwr) And Track (68.222mm,19.745mm)(71.714mm,19.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad R205-1(70.843mm,20.539mm) on Top Layer(Sig/Pwr) And Track (68.222mm,19.74mm)(71.714mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R205-1(70.843mm,20.539mm) on Top Layer(Sig/Pwr) And Track (68.222mm,21.332mm)(71.714mm,21.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R205-2(69.093mm,20.539mm) on Top Layer(Sig/Pwr) And Track (68.222mm,19.745mm)(71.714mm,19.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad R205-2(69.093mm,20.539mm) on Top Layer(Sig/Pwr) And Track (68.222mm,19.74mm)(71.714mm,19.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R205-2(69.093mm,20.539mm) on Top Layer(Sig/Pwr) And Track (68.222mm,21.332mm)(71.714mm,21.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R206-1(84.839mm,20.547mm) on Top Layer(Sig/Pwr) And Text "M43" (85.93mm,20.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R206-1(84.839mm,20.547mm) on Top Layer(Sig/Pwr) And Track (82.217mm,19.753mm)(85.71mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R206-1(84.839mm,20.547mm) on Top Layer(Sig/Pwr) And Track (82.217mm,21.34mm)(85.71mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R206-2(83.089mm,20.547mm) on Top Layer(Sig/Pwr) And Track (82.217mm,19.753mm)(85.71mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R206-2(83.089mm,20.547mm) on Top Layer(Sig/Pwr) And Track (82.217mm,21.34mm)(85.71mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R207-1(91.849mm,20.547mm) on Top Layer(Sig/Pwr) And Track (89.228mm,19.753mm)(92.72mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R207-1(91.849mm,20.547mm) on Top Layer(Sig/Pwr) And Track (89.228mm,21.34mm)(92.72mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R207-2(90.099mm,20.547mm) on Top Layer(Sig/Pwr) And Track (89.228mm,19.753mm)(92.72mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R207-2(90.099mm,20.547mm) on Top Layer(Sig/Pwr) And Track (89.228mm,21.34mm)(92.72mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R208-1(77.854mm,20.547mm) on Top Layer(Sig/Pwr) And Text "M48" (78.907mm,20.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.2mm) Between Pad R208-1(77.854mm,20.547mm) on Top Layer(Sig/Pwr) And Text "R177" (78.507mm,17.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R208-1(77.854mm,20.547mm) on Top Layer(Sig/Pwr) And Track (75.232mm,19.753mm)(78.725mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R208-1(77.854mm,20.547mm) on Top Layer(Sig/Pwr) And Track (75.232mm,21.34mm)(78.725mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R208-2(76.104mm,20.547mm) on Top Layer(Sig/Pwr) And Track (75.232mm,19.753mm)(78.725mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R208-2(76.104mm,20.547mm) on Top Layer(Sig/Pwr) And Track (75.232mm,21.34mm)(78.725mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad R209-1(98.859mm,20.547mm) on Top Layer(Sig/Pwr) And Text "R200" (96.142mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R209-1(98.859mm,20.547mm) on Top Layer(Sig/Pwr) And Track (96.238mm,19.753mm)(99.731mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R209-1(98.859mm,20.547mm) on Top Layer(Sig/Pwr) And Track (96.238mm,21.341mm)(99.73mm,21.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R209-2(97.109mm,20.547mm) on Top Layer(Sig/Pwr) And Text "R200" (96.142mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R209-2(97.109mm,20.547mm) on Top Layer(Sig/Pwr) And Track (96.238mm,19.753mm)(99.731mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R209-2(97.109mm,20.547mm) on Top Layer(Sig/Pwr) And Track (96.238mm,21.341mm)(99.73mm,21.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R2-1(14.122mm,7.075mm) on Top Layer(Sig/Pwr) And Track (13.329mm,6.204mm)(13.329mm,9.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R2-1(14.122mm,7.075mm) on Top Layer(Sig/Pwr) And Track (14.916mm,6.204mm)(14.916mm,9.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R210-1(105.844mm,20.547mm) on Top Layer(Sig/Pwr) And Track (103.223mm,19.753mm)(106.716mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R210-1(105.844mm,20.547mm) on Top Layer(Sig/Pwr) And Track (103.223mm,21.34mm)(106.715mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R210-2(104.094mm,20.547mm) on Top Layer(Sig/Pwr) And Text "R201" (103.127mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R210-2(104.094mm,20.547mm) on Top Layer(Sig/Pwr) And Track (103.223mm,19.753mm)(106.716mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R210-2(104.094mm,20.547mm) on Top Layer(Sig/Pwr) And Track (103.223mm,21.34mm)(106.715mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R21-1(66.552mm,9.553mm) on Top Layer(Sig/Pwr) And Track (65.758mm,8.682mm)(65.758mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R21-1(66.552mm,9.553mm) on Top Layer(Sig/Pwr) And Track (67.346mm,8.682mm)(67.346mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R211-1(112.815mm,20.547mm) on Top Layer(Sig/Pwr) And Track (110.194mm,19.753mm)(113.687mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R211-1(112.815mm,20.547mm) on Top Layer(Sig/Pwr) And Track (110.194mm,21.34mm)(113.686mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R211-2(111.065mm,20.547mm) on Top Layer(Sig/Pwr) And Text "R202" (110.086mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R211-2(111.065mm,20.547mm) on Top Layer(Sig/Pwr) And Track (110.194mm,19.753mm)(113.687mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R211-2(111.065mm,20.547mm) on Top Layer(Sig/Pwr) And Track (110.194mm,21.34mm)(113.686mm,21.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R21-2(66.552mm,11.303mm) on Top Layer(Sig/Pwr) And Track (65.758mm,8.682mm)(65.758mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R21-2(66.552mm,11.303mm) on Top Layer(Sig/Pwr) And Track (67.346mm,8.682mm)(67.346mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad R212-1(119.865mm,20.547mm) on Top Layer(Sig/Pwr) And Text "R203" (117.147mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R212-1(119.865mm,20.547mm) on Top Layer(Sig/Pwr) And Track (117.244mm,19.753mm)(120.736mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R212-1(119.865mm,20.547mm) on Top Layer(Sig/Pwr) And Track (117.244mm,21.341mm)(120.736mm,21.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R212-2(118.115mm,20.547mm) on Top Layer(Sig/Pwr) And Text "R203" (117.147mm,20.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R212-2(118.115mm,20.547mm) on Top Layer(Sig/Pwr) And Track (117.244mm,19.753mm)(120.736mm,19.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R212-2(118.115mm,20.547mm) on Top Layer(Sig/Pwr) And Track (117.244mm,21.341mm)(120.736mm,21.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R213-1(118.39mm,33.436mm) on Top Layer(Sig/Pwr) And Track (117.596mm,30.814mm)(117.596mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R213-1(118.39mm,33.436mm) on Top Layer(Sig/Pwr) And Track (119.183mm,30.814mm)(119.183mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R213-2(118.39mm,31.686mm) on Top Layer(Sig/Pwr) And Track (117.596mm,30.814mm)(117.596mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R213-2(118.39mm,31.686mm) on Top Layer(Sig/Pwr) And Track (119.183mm,30.814mm)(119.183mm,34.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad R214-1(120.124mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M64" (117.804mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R214-1(120.124mm,61.535mm) on Top Layer(Sig/Pwr) And Track (117.503mm,60.741mm)(120.996mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R214-1(120.124mm,61.535mm) on Top Layer(Sig/Pwr) And Track (117.503mm,62.328mm)(120.995mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R214-2(118.374mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M64" (117.804mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R214-2(118.374mm,61.535mm) on Top Layer(Sig/Pwr) And Track (117.503mm,60.741mm)(120.996mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R214-2(118.374mm,61.535mm) on Top Layer(Sig/Pwr) And Track (117.503mm,62.328mm)(120.995mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1994mm (7.8506mil) < 0.2mm (7.874mil)) Between Pad R215-1(113.181mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M65" (110.844mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R215-1(113.181mm,61.535mm) on Top Layer(Sig/Pwr) And Track (110.56mm,60.741mm)(114.052mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R215-1(113.181mm,61.535mm) on Top Layer(Sig/Pwr) And Track (110.56mm,62.328mm)(114.052mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R215-2(111.431mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M65" (110.844mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R215-2(111.431mm,61.535mm) on Top Layer(Sig/Pwr) And Track (110.56mm,60.741mm)(114.052mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R215-2(111.431mm,61.535mm) on Top Layer(Sig/Pwr) And Track (110.56mm,62.328mm)(114.052mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad R216-1(99.197mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M67" (96.874mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R216-1(99.197mm,61.535mm) on Top Layer(Sig/Pwr) And Track (96.576mm,60.741mm)(100.068mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R216-1(99.197mm,61.535mm) on Top Layer(Sig/Pwr) And Track (96.576mm,62.328mm)(100.068mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R216-2(97.447mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M67" (96.874mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R216-2(97.447mm,61.535mm) on Top Layer(Sig/Pwr) And Track (96.576mm,60.741mm)(100.068mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R216-2(97.447mm,61.535mm) on Top Layer(Sig/Pwr) And Track (96.576mm,62.328mm)(100.068mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R217-1(119.99mm,48.276mm) on Top Layer(Sig/Pwr) And Track (119.196mm,47.405mm)(119.196mm,50.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R217-1(119.99mm,48.276mm) on Top Layer(Sig/Pwr) And Track (120.783mm,47.405mm)(120.783mm,50.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R217-2(119.99mm,50.026mm) on Top Layer(Sig/Pwr) And Track (119.196mm,47.405mm)(119.196mm,50.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R217-2(119.99mm,50.026mm) on Top Layer(Sig/Pwr) And Track (120.783mm,47.405mm)(120.783mm,50.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R218-1(106.221mm,61.535mm) on Top Layer(Sig/Pwr) And Track (103.6mm,60.741mm)(107.093mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R218-1(106.221mm,61.535mm) on Top Layer(Sig/Pwr) And Track (103.6mm,62.328mm)(107.092mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R218-2(104.471mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M66" (103.885mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R218-2(104.471mm,61.535mm) on Top Layer(Sig/Pwr) And Track (103.6mm,60.741mm)(107.093mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R218-2(104.471mm,61.535mm) on Top Layer(Sig/Pwr) And Track (103.6mm,62.328mm)(107.092mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad R219-1(92.159mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M68" (89.838mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R219-1(92.159mm,61.535mm) on Top Layer(Sig/Pwr) And Track (89.537mm,62.328mm)(93.03mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R219-1(92.159mm,61.535mm) on Top Layer(Sig/Pwr) And Track (89.538mm,60.741mm)(93.03mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R219-2(90.409mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M68" (89.838mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R219-2(90.409mm,61.535mm) on Top Layer(Sig/Pwr) And Track (89.537mm,62.328mm)(93.03mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R219-2(90.409mm,61.535mm) on Top Layer(Sig/Pwr) And Track (89.538mm,60.741mm)(93.03mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R2-2(14.122mm,8.825mm) on Top Layer(Sig/Pwr) And Track (13.329mm,6.204mm)(13.329mm,9.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R2-2(14.122mm,8.825mm) on Top Layer(Sig/Pwr) And Track (14.916mm,6.204mm)(14.916mm,9.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R220-1(85.165mm,61.535mm) on Top Layer(Sig/Pwr) And Track (82.543mm,62.328mm)(86.036mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R220-1(85.165mm,61.535mm) on Top Layer(Sig/Pwr) And Track (82.544mm,60.741mm)(86.036mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R220-2(83.415mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M71" (82.828mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R220-2(83.415mm,61.535mm) on Top Layer(Sig/Pwr) And Track (82.543mm,62.328mm)(86.036mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R220-2(83.415mm,61.535mm) on Top Layer(Sig/Pwr) And Track (82.544mm,60.741mm)(86.036mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R22-1(100.055mm,9.55mm) on Top Layer(Sig/Pwr) And Track (100.848mm,8.679mm)(100.848mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R22-1(100.055mm,9.55mm) on Top Layer(Sig/Pwr) And Track (99.261mm,8.679mm)(99.261mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R221-1(71.195mm,61.535mm) on Top Layer(Sig/Pwr) And Track (68.573mm,62.328mm)(72.066mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R221-1(71.195mm,61.535mm) on Top Layer(Sig/Pwr) And Track (68.574mm,60.741mm)(72.066mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R221-2(69.445mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M72" (68.858mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R221-2(69.445mm,61.535mm) on Top Layer(Sig/Pwr) And Track (68.573mm,62.328mm)(72.066mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R221-2(69.445mm,61.535mm) on Top Layer(Sig/Pwr) And Track (68.574mm,60.741mm)(72.066mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R22-2(100.055mm,11.3mm) on Top Layer(Sig/Pwr) And Track (100.848mm,8.679mm)(100.848mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R22-2(100.055mm,11.3mm) on Top Layer(Sig/Pwr) And Track (99.261mm,8.679mm)(99.261mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad R222-1(78.191mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M69" (75.868mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R222-1(78.191mm,61.535mm) on Top Layer(Sig/Pwr) And Track (75.57mm,60.741mm)(79.063mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R222-1(78.191mm,61.535mm) on Top Layer(Sig/Pwr) And Track (75.57mm,62.328mm)(79.062mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R222-2(76.441mm,61.535mm) on Top Layer(Sig/Pwr) And Text "M69" (75.868mm,61.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R222-2(76.441mm,61.535mm) on Top Layer(Sig/Pwr) And Track (75.57mm,60.741mm)(79.063mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R222-2(76.441mm,61.535mm) on Top Layer(Sig/Pwr) And Track (75.57mm,62.328mm)(79.062mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R223-1(66.015mm,51.641mm) on Top Layer(Sig/Pwr) And Text "R242" (65.126mm,51.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R223-1(66.015mm,51.641mm) on Top Layer(Sig/Pwr) And Track (65.221mm,50.77mm)(65.221mm,54.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R223-1(66.015mm,51.641mm) on Top Layer(Sig/Pwr) And Track (66.808mm,50.77mm)(66.808mm,54.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R223-2(66.015mm,53.391mm) on Top Layer(Sig/Pwr) And Track (65.221mm,50.77mm)(65.221mm,54.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R223-2(66.015mm,53.391mm) on Top Layer(Sig/Pwr) And Track (66.808mm,50.77mm)(66.808mm,54.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R224-1(114.934mm,50.252mm) on Top Layer(Sig/Pwr) And Track (114.14mm,47.631mm)(114.14mm,51.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R224-1(114.934mm,50.252mm) on Top Layer(Sig/Pwr) And Track (115.728mm,47.631mm)(115.728mm,51.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R224-2(114.934mm,48.502mm) on Top Layer(Sig/Pwr) And Track (114.14mm,47.631mm)(114.14mm,51.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R224-2(114.934mm,48.502mm) on Top Layer(Sig/Pwr) And Track (115.728mm,47.631mm)(115.728mm,51.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R225-1(111.205mm,56.479mm) on Top Layer(Sig/Pwr) And Track (110.334mm,55.685mm)(113.827mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R225-1(111.205mm,56.479mm) on Top Layer(Sig/Pwr) And Track (110.334mm,57.273mm)(113.826mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R225-2(112.955mm,56.479mm) on Top Layer(Sig/Pwr) And Track (110.334mm,55.685mm)(113.827mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R225-2(112.955mm,56.479mm) on Top Layer(Sig/Pwr) And Track (110.334mm,57.273mm)(113.826mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R226-1(104.245mm,56.479mm) on Top Layer(Sig/Pwr) And Track (103.374mm,55.685mm)(106.867mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R226-1(104.245mm,56.479mm) on Top Layer(Sig/Pwr) And Track (103.374mm,57.273mm)(106.867mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R226-2(105.995mm,56.479mm) on Top Layer(Sig/Pwr) And Track (103.374mm,55.685mm)(106.867mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R226-2(105.995mm,56.479mm) on Top Layer(Sig/Pwr) And Track (103.374mm,57.273mm)(106.867mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R227-1(97.221mm,56.479mm) on Top Layer(Sig/Pwr) And Track (96.35mm,55.685mm)(99.843mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R227-1(97.221mm,56.479mm) on Top Layer(Sig/Pwr) And Track (96.35mm,57.273mm)(99.842mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R227-2(98.971mm,56.479mm) on Top Layer(Sig/Pwr) And Track (96.35mm,55.685mm)(99.843mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R227-2(98.971mm,56.479mm) on Top Layer(Sig/Pwr) And Track (96.35mm,57.273mm)(99.842mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R228-1(90.183mm,56.48mm) on Top Layer(Sig/Pwr) And Track (89.312mm,55.686mm)(92.804mm,55.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R228-1(90.183mm,56.48mm) on Top Layer(Sig/Pwr) And Track (89.312mm,57.273mm)(92.804mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R228-2(91.933mm,56.48mm) on Top Layer(Sig/Pwr) And Track (89.312mm,55.686mm)(92.804mm,55.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R228-2(91.933mm,56.48mm) on Top Layer(Sig/Pwr) And Track (89.312mm,57.273mm)(92.804mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R229-1(83.189mm,56.479mm) on Top Layer(Sig/Pwr) And Track (82.318mm,55.685mm)(85.81mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R229-1(83.189mm,56.479mm) on Top Layer(Sig/Pwr) And Track (82.318mm,57.273mm)(85.81mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R229-2(84.939mm,56.479mm) on Top Layer(Sig/Pwr) And Track (82.318mm,55.685mm)(85.81mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R229-2(84.939mm,56.479mm) on Top Layer(Sig/Pwr) And Track (82.318mm,57.273mm)(85.81mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R230-1(76.215mm,56.479mm) on Top Layer(Sig/Pwr) And Track (75.344mm,55.685mm)(78.837mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R230-1(76.215mm,56.479mm) on Top Layer(Sig/Pwr) And Track (75.344mm,57.273mm)(78.837mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R230-2(77.965mm,56.479mm) on Top Layer(Sig/Pwr) And Track (75.344mm,55.685mm)(78.837mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R230-2(77.965mm,56.479mm) on Top Layer(Sig/Pwr) And Track (75.344mm,57.273mm)(78.837mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R23-1(95.004mm,70.472mm) on Top Layer(Sig/Pwr) And Track (94.211mm,67.851mm)(94.211mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R23-1(95.004mm,70.472mm) on Top Layer(Sig/Pwr) And Track (95.798mm,67.851mm)(95.798mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R231-1(69.219mm,56.479mm) on Top Layer(Sig/Pwr) And Track (68.348mm,55.685mm)(71.84mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R231-1(69.219mm,56.479mm) on Top Layer(Sig/Pwr) And Track (68.348mm,57.273mm)(71.84mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R231-2(70.969mm,56.479mm) on Top Layer(Sig/Pwr) And Track (68.348mm,55.685mm)(71.84mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R231-2(70.969mm,56.479mm) on Top Layer(Sig/Pwr) And Track (68.348mm,57.273mm)(71.84mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R23-2(95.004mm,68.722mm) on Top Layer(Sig/Pwr) And Text "M6" (94.285mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R23-2(95.004mm,68.722mm) on Top Layer(Sig/Pwr) And Track (94.211mm,67.851mm)(94.211mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R23-2(95.004mm,68.722mm) on Top Layer(Sig/Pwr) And Track (95.798mm,67.851mm)(95.798mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R232-1(71.07mm,51.415mm) on Top Layer(Sig/Pwr) And Track (70.276mm,50.544mm)(70.276mm,54.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R232-1(71.07mm,51.415mm) on Top Layer(Sig/Pwr) And Track (71.864mm,50.544mm)(71.864mm,54.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R232-2(71.07mm,53.165mm) on Top Layer(Sig/Pwr) And Track (70.276mm,50.544mm)(70.276mm,54.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R232-2(71.07mm,53.165mm) on Top Layer(Sig/Pwr) And Track (71.864mm,50.544mm)(71.864mm,54.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R233-1(118.148mm,56.479mm) on Top Layer(Sig/Pwr) And Track (117.277mm,55.685mm)(120.77mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R233-1(118.148mm,56.479mm) on Top Layer(Sig/Pwr) And Track (117.277mm,57.273mm)(120.77mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R233-2(119.898mm,56.479mm) on Top Layer(Sig/Pwr) And Track (117.277mm,55.685mm)(120.77mm,55.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R233-2(119.898mm,56.479mm) on Top Layer(Sig/Pwr) And Track (117.277mm,57.273mm)(120.77mm,57.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R234-1(119.99mm,51.779mm) on Top Layer(Sig/Pwr) And Text "R217" (119.101mm,51.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R234-1(119.99mm,51.779mm) on Top Layer(Sig/Pwr) And Track (119.196mm,50.908mm)(119.196mm,54.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R234-1(119.99mm,51.779mm) on Top Layer(Sig/Pwr) And Track (120.783mm,50.908mm)(120.783mm,54.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R234-2(119.99mm,53.529mm) on Top Layer(Sig/Pwr) And Track (119.196mm,50.908mm)(119.196mm,54.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R234-2(119.99mm,53.529mm) on Top Layer(Sig/Pwr) And Track (120.783mm,50.908mm)(120.783mm,54.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad R235-1(116.621mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R245" (113.892mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R235-1(116.621mm,61.535mm) on Top Layer(Sig/Pwr) And Track (114mm,60.741mm)(117.493mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R235-1(116.621mm,61.535mm) on Top Layer(Sig/Pwr) And Track (114mm,62.328mm)(117.492mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R235-2(114.871mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R245" (113.892mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R235-2(114.871mm,61.535mm) on Top Layer(Sig/Pwr) And Track (114mm,60.741mm)(117.493mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R235-2(114.871mm,61.535mm) on Top Layer(Sig/Pwr) And Track (114mm,62.328mm)(117.492mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad R236-1(102.718mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R246" (99.998mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R236-1(102.718mm,61.535mm) on Top Layer(Sig/Pwr) And Track (100.097mm,60.741mm)(103.59mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R236-1(102.718mm,61.535mm) on Top Layer(Sig/Pwr) And Track (100.097mm,62.328mm)(103.589mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R236-2(100.968mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R246" (99.998mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R236-2(100.968mm,61.535mm) on Top Layer(Sig/Pwr) And Track (100.097mm,60.741mm)(103.59mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R236-2(100.968mm,61.535mm) on Top Layer(Sig/Pwr) And Track (100.097mm,62.328mm)(103.589mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R237-1(95.694mm,61.535mm) on Top Layer(Sig/Pwr) And Track (93.073mm,60.741mm)(96.565mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R237-1(95.694mm,61.535mm) on Top Layer(Sig/Pwr) And Track (93.073mm,62.328mm)(96.565mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R237-2(93.944mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R247" (92.963mm,61.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R237-2(93.944mm,61.535mm) on Top Layer(Sig/Pwr) And Track (93.073mm,60.741mm)(96.565mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R237-2(93.944mm,61.535mm) on Top Layer(Sig/Pwr) And Track (93.073mm,62.328mm)(96.565mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R238-1(88.656mm,61.535mm) on Top Layer(Sig/Pwr) And Track (86.034mm,62.328mm)(89.527mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R238-1(88.656mm,61.535mm) on Top Layer(Sig/Pwr) And Track (86.035mm,60.741mm)(89.527mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R238-2(86.906mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R249" (85.927mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R238-2(86.906mm,61.535mm) on Top Layer(Sig/Pwr) And Track (86.034mm,62.328mm)(89.527mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R238-2(86.906mm,61.535mm) on Top Layer(Sig/Pwr) And Track (86.035mm,60.741mm)(89.527mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad R239-1(81.662mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R250" (78.942mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R239-1(81.662mm,61.535mm) on Top Layer(Sig/Pwr) And Track (79.041mm,60.741mm)(82.533mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R239-1(81.662mm,61.535mm) on Top Layer(Sig/Pwr) And Track (79.04mm,62.328mm)(82.533mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R239-2(79.912mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R250" (78.942mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R239-2(79.912mm,61.535mm) on Top Layer(Sig/Pwr) And Track (79.041mm,60.741mm)(82.533mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R239-2(79.912mm,61.535mm) on Top Layer(Sig/Pwr) And Track (79.04mm,62.328mm)(82.533mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R240-1(74.688mm,61.535mm) on Top Layer(Sig/Pwr) And Track (72.067mm,60.741mm)(75.56mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R240-1(74.688mm,61.535mm) on Top Layer(Sig/Pwr) And Track (72.067mm,62.328mm)(75.559mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R240-2(72.938mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R251" (71.957mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R240-2(72.938mm,61.535mm) on Top Layer(Sig/Pwr) And Track (72.067mm,60.741mm)(75.56mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R240-2(72.938mm,61.535mm) on Top Layer(Sig/Pwr) And Track (72.067mm,62.328mm)(75.559mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R24-1(35.462mm,57.622mm) on Top Layer(Sig/Pwr) And Track (34.669mm,55.001mm)(34.669mm,58.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad R24-1(35.462mm,57.622mm) on Top Layer(Sig/Pwr) And Track (34.677mm,55.001mm)(34.677mm,58.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R24-1(35.462mm,57.622mm) on Top Layer(Sig/Pwr) And Track (36.256mm,55.001mm)(36.256mm,58.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R241-1(67.692mm,61.535mm) on Top Layer(Sig/Pwr) And Track (65.071mm,60.741mm)(68.563mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R241-1(67.692mm,61.535mm) on Top Layer(Sig/Pwr) And Track (65.07mm,62.328mm)(68.563mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R241-2(65.942mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R252" (64.972mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R241-2(65.942mm,61.535mm) on Top Layer(Sig/Pwr) And Track (65.071mm,60.741mm)(68.563mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R241-2(65.942mm,61.535mm) on Top Layer(Sig/Pwr) And Track (65.07mm,62.328mm)(68.563mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R24-2(35.462mm,55.872mm) on Top Layer(Sig/Pwr) And Track (34.669mm,55.001mm)(34.669mm,58.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad R24-2(35.462mm,55.872mm) on Top Layer(Sig/Pwr) And Track (34.677mm,55.001mm)(34.677mm,58.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R24-2(35.462mm,55.872mm) on Top Layer(Sig/Pwr) And Track (36.256mm,55.001mm)(36.256mm,58.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R242-1(66.015mm,49.888mm) on Top Layer(Sig/Pwr) And Track (65.221mm,47.266mm)(65.221mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R242-1(66.015mm,49.888mm) on Top Layer(Sig/Pwr) And Track (66.808mm,47.267mm)(66.808mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R242-2(66.015mm,48.138mm) on Top Layer(Sig/Pwr) And Track (65.221mm,47.266mm)(65.221mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R242-2(66.015mm,48.138mm) on Top Layer(Sig/Pwr) And Track (66.808mm,47.267mm)(66.808mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad R243-1(109.678mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R248" (106.958mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R243-1(109.678mm,61.535mm) on Top Layer(Sig/Pwr) And Track (107.057mm,60.741mm)(110.549mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R243-1(109.678mm,61.535mm) on Top Layer(Sig/Pwr) And Track (107.057mm,62.328mm)(110.549mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R243-2(107.928mm,61.535mm) on Top Layer(Sig/Pwr) And Text "R248" (106.958mm,61.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R243-2(107.928mm,61.535mm) on Top Layer(Sig/Pwr) And Track (107.057mm,60.741mm)(110.549mm,60.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R243-2(107.928mm,61.535mm) on Top Layer(Sig/Pwr) And Track (107.057mm,62.328mm)(110.549mm,62.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R244-1(118.389mm,53.529mm) on Top Layer(Sig/Pwr) And Track (117.595mm,50.908mm)(117.595mm,54.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R244-1(118.389mm,53.529mm) on Top Layer(Sig/Pwr) And Track (119.183mm,50.908mm)(119.183mm,54.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R244-2(118.389mm,51.779mm) on Top Layer(Sig/Pwr) And Track (117.595mm,50.908mm)(117.595mm,54.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R244-2(118.389mm,51.779mm) on Top Layer(Sig/Pwr) And Track (119.183mm,50.908mm)(119.183mm,54.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R245-1(114.871mm,59.934mm) on Top Layer(Sig/Pwr) And Text "M74" (114.222mm,59.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R245-1(114.871mm,59.934mm) on Top Layer(Sig/Pwr) And Track (114mm,59.14mm)(117.493mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R245-1(114.871mm,59.934mm) on Top Layer(Sig/Pwr) And Track (114mm,60.728mm)(117.493mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R245-2(116.621mm,59.934mm) on Top Layer(Sig/Pwr) And Track (114mm,59.14mm)(117.493mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R245-2(116.621mm,59.934mm) on Top Layer(Sig/Pwr) And Track (114mm,60.728mm)(117.493mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R246-1(100.968mm,59.934mm) on Top Layer(Sig/Pwr) And Text "M75" (100.303mm,59.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R246-1(100.968mm,59.934mm) on Top Layer(Sig/Pwr) And Track (100.097mm,59.14mm)(103.59mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R246-1(100.968mm,59.934mm) on Top Layer(Sig/Pwr) And Track (100.097mm,60.728mm)(103.59mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R246-2(102.718mm,59.934mm) on Top Layer(Sig/Pwr) And Track (100.097mm,59.14mm)(103.59mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R246-2(102.718mm,59.934mm) on Top Layer(Sig/Pwr) And Track (100.097mm,60.728mm)(103.59mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R247-1(93.944mm,59.934mm) on Top Layer(Sig/Pwr) And Text "M76" (93.293mm,59.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R247-1(93.944mm,59.934mm) on Top Layer(Sig/Pwr) And Track (93.073mm,59.14mm)(96.566mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R247-1(93.944mm,59.934mm) on Top Layer(Sig/Pwr) And Track (93.073mm,60.728mm)(96.565mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R247-2(95.694mm,59.934mm) on Top Layer(Sig/Pwr) And Track (93.073mm,59.14mm)(96.566mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R247-2(95.694mm,59.934mm) on Top Layer(Sig/Pwr) And Track (93.073mm,60.728mm)(96.565mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R248-1(107.928mm,59.934mm) on Top Layer(Sig/Pwr) And Text "M82" (107.263mm,59.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R248-1(107.928mm,59.934mm) on Top Layer(Sig/Pwr) And Track (107.057mm,59.14mm)(110.55mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R248-1(107.928mm,59.934mm) on Top Layer(Sig/Pwr) And Track (107.057mm,60.728mm)(110.549mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R248-2(109.678mm,59.934mm) on Top Layer(Sig/Pwr) And Track (107.057mm,59.14mm)(110.55mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R248-2(109.678mm,59.934mm) on Top Layer(Sig/Pwr) And Track (107.057mm,60.728mm)(110.549mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R249-1(86.906mm,59.935mm) on Top Layer(Sig/Pwr) And Text "M77" (86.257mm,59.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R249-1(86.906mm,59.935mm) on Top Layer(Sig/Pwr) And Track (86.035mm,59.141mm)(89.527mm,59.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R249-1(86.906mm,59.935mm) on Top Layer(Sig/Pwr) And Track (86.035mm,60.728mm)(89.527mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R249-2(88.656mm,59.935mm) on Top Layer(Sig/Pwr) And Track (86.035mm,59.141mm)(89.527mm,59.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R249-2(88.656mm,59.935mm) on Top Layer(Sig/Pwr) And Track (86.035mm,60.728mm)(89.527mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R250-1(79.912mm,59.934mm) on Top Layer(Sig/Pwr) And Text "M78" (79.247mm,59.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R250-1(79.912mm,59.934mm) on Top Layer(Sig/Pwr) And Track (79.041mm,59.14mm)(82.533mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R250-1(79.912mm,59.934mm) on Top Layer(Sig/Pwr) And Track (79.041mm,60.728mm)(82.533mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R250-2(81.662mm,59.934mm) on Top Layer(Sig/Pwr) And Track (79.041mm,59.14mm)(82.533mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R250-2(81.662mm,59.934mm) on Top Layer(Sig/Pwr) And Track (79.041mm,60.728mm)(82.533mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R25-1(68.152mm,9.553mm) on Top Layer(Sig/Pwr) And Track (67.359mm,8.682mm)(67.359mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R25-1(68.152mm,9.553mm) on Top Layer(Sig/Pwr) And Track (68.946mm,8.682mm)(68.946mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R251-1(72.938mm,59.934mm) on Top Layer(Sig/Pwr) And Text "M79" (72.287mm,59.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R251-1(72.938mm,59.934mm) on Top Layer(Sig/Pwr) And Track (72.067mm,59.14mm)(75.56mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R251-1(72.938mm,59.934mm) on Top Layer(Sig/Pwr) And Track (72.067mm,60.728mm)(75.56mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R251-2(74.688mm,59.934mm) on Top Layer(Sig/Pwr) And Track (72.067mm,59.14mm)(75.56mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R251-2(74.688mm,59.934mm) on Top Layer(Sig/Pwr) And Track (72.067mm,60.728mm)(75.56mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R25-2(68.152mm,11.303mm) on Top Layer(Sig/Pwr) And Track (67.359mm,8.682mm)(67.359mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R25-2(68.152mm,11.303mm) on Top Layer(Sig/Pwr) And Track (68.946mm,8.682mm)(68.946mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R252-1(65.942mm,59.934mm) on Top Layer(Sig/Pwr) And Text "M80" (65.277mm,59.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R252-1(65.942mm,59.934mm) on Top Layer(Sig/Pwr) And Track (65.071mm,59.14mm)(68.563mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R252-1(65.942mm,59.934mm) on Top Layer(Sig/Pwr) And Track (65.071mm,60.728mm)(68.563mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R252-2(67.692mm,59.934mm) on Top Layer(Sig/Pwr) And Track (65.071mm,59.14mm)(68.563mm,59.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R252-2(67.692mm,59.934mm) on Top Layer(Sig/Pwr) And Track (65.071mm,60.728mm)(68.563mm,60.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R253-1(67.615mm,48.138mm) on Top Layer(Sig/Pwr) And Track (66.821mm,47.267mm)(66.821mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R253-1(67.615mm,48.138mm) on Top Layer(Sig/Pwr) And Track (68.409mm,47.267mm)(68.409mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R253-2(67.615mm,49.888mm) on Top Layer(Sig/Pwr) And Track (66.821mm,47.267mm)(66.821mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R253-2(67.615mm,49.888mm) on Top Layer(Sig/Pwr) And Track (68.409mm,47.267mm)(68.409mm,50.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R254-1(31.267mm,24.536mm) on Top Layer(Sig/Pwr) And Text "C45" (30.378mm,24.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R254-1(31.267mm,24.536mm) on Top Layer(Sig/Pwr) And Track (30.474mm,23.665mm)(30.474mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad R254-1(31.267mm,24.536mm) on Top Layer(Sig/Pwr) And Track (31.998mm,23.665mm)(31.998mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R254-1(31.267mm,24.536mm) on Top Layer(Sig/Pwr) And Track (32.061mm,23.665mm)(32.061mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R254-2(31.267mm,26.286mm) on Top Layer(Sig/Pwr) And Track (30.474mm,23.665mm)(30.474mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad R254-2(31.267mm,26.286mm) on Top Layer(Sig/Pwr) And Track (31.998mm,23.665mm)(31.998mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R254-2(31.267mm,26.286mm) on Top Layer(Sig/Pwr) And Track (32.061mm,23.665mm)(32.061mm,27.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R255-1(29.667mm,13.922mm) on Top Layer(Sig/Pwr) And Track (28.873mm,13.051mm)(28.873mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R255-1(29.667mm,13.922mm) on Top Layer(Sig/Pwr) And Track (28.886mm,13.051mm)(28.886mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R255-1(29.667mm,13.922mm) on Top Layer(Sig/Pwr) And Track (30.461mm,13.051mm)(30.461mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R255-2(29.667mm,15.672mm) on Top Layer(Sig/Pwr) And Track (28.873mm,13.051mm)(28.873mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R255-2(29.667mm,15.672mm) on Top Layer(Sig/Pwr) And Track (28.886mm,13.051mm)(28.886mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R255-2(29.667mm,15.672mm) on Top Layer(Sig/Pwr) And Track (30.461mm,13.051mm)(30.461mm,16.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R256-1(48.877mm,27.28mm) on Top Layer(Sig/Pwr) And Track (46.255mm,26.486mm)(49.748mm,26.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R256-1(48.877mm,27.28mm) on Top Layer(Sig/Pwr) And Track (46.255mm,28.061mm)(49.748mm,28.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R256-1(48.877mm,27.28mm) on Top Layer(Sig/Pwr) And Track (46.255mm,28.073mm)(49.748mm,28.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R256-2(47.127mm,27.28mm) on Top Layer(Sig/Pwr) And Track (46.255mm,26.486mm)(49.748mm,26.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R256-2(47.127mm,27.28mm) on Top Layer(Sig/Pwr) And Track (46.255mm,28.061mm)(49.748mm,28.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R256-2(47.127mm,27.28mm) on Top Layer(Sig/Pwr) And Track (46.255mm,28.073mm)(49.748mm,28.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R257-1(62.71mm,67.356mm) on Top Layer(Sig/Pwr) And Track (61.916mm,64.734mm)(61.916mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R257-1(62.71mm,67.356mm) on Top Layer(Sig/Pwr) And Track (63.504mm,64.734mm)(63.504mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R257-2(62.71mm,65.606mm) on Top Layer(Sig/Pwr) And Track (61.916mm,64.734mm)(61.916mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R257-2(62.71mm,65.606mm) on Top Layer(Sig/Pwr) And Track (63.504mm,64.734mm)(63.504mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R258-1(29.915mm,5.868mm) on Top Layer(Sig/Pwr) And Track (29.122mm,4.997mm)(29.122mm,8.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R258-1(29.915mm,5.868mm) on Top Layer(Sig/Pwr) And Track (30.709mm,4.997mm)(30.709mm,8.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R258-2(29.915mm,7.618mm) on Top Layer(Sig/Pwr) And Track (29.122mm,4.997mm)(29.122mm,8.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R258-2(29.915mm,7.618mm) on Top Layer(Sig/Pwr) And Track (30.709mm,4.997mm)(30.709mm,8.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R259-1(48.856mm,58.67mm) on Top Layer(Sig/Pwr) And Track (46.234mm,57.876mm)(49.727mm,57.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R259-1(48.856mm,58.67mm) on Top Layer(Sig/Pwr) And Track (46.234mm,59.464mm)(49.727mm,59.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R259-2(47.106mm,58.67mm) on Top Layer(Sig/Pwr) And Track (46.234mm,57.876mm)(49.727mm,57.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R259-2(47.106mm,58.67mm) on Top Layer(Sig/Pwr) And Track (46.234mm,59.464mm)(49.727mm,59.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R260-1(48.921mm,67.356mm) on Top Layer(Sig/Pwr) And Track (48.127mm,64.734mm)(48.127mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R260-1(48.921mm,67.356mm) on Top Layer(Sig/Pwr) And Track (49.714mm,64.734mm)(49.714mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R260-2(48.921mm,65.606mm) on Top Layer(Sig/Pwr) And Track (48.127mm,64.734mm)(48.127mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R260-2(48.921mm,65.606mm) on Top Layer(Sig/Pwr) And Track (49.714mm,64.734mm)(49.714mm,68.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R26-1(101.655mm,9.55mm) on Top Layer(Sig/Pwr) And Track (100.861mm,8.679mm)(100.861mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R26-1(101.655mm,9.55mm) on Top Layer(Sig/Pwr) And Track (102.448mm,8.679mm)(102.448mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R261-1(48.877mm,37.592mm) on Top Layer(Sig/Pwr) And Track (46.255mm,36.798mm)(49.748mm,36.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R261-1(48.877mm,37.592mm) on Top Layer(Sig/Pwr) And Track (46.255mm,38.386mm)(49.748mm,38.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R261-2(47.127mm,37.592mm) on Top Layer(Sig/Pwr) And Track (46.255mm,36.798mm)(49.748mm,36.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R261-2(47.127mm,37.592mm) on Top Layer(Sig/Pwr) And Track (46.255mm,38.386mm)(49.748mm,38.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R26-2(101.655mm,11.3mm) on Top Layer(Sig/Pwr) And Track (100.861mm,8.679mm)(100.861mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R26-2(101.655mm,11.3mm) on Top Layer(Sig/Pwr) And Track (102.448mm,8.679mm)(102.448mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R262-1(111.518mm,35.046mm) on Top Layer(Sig/Pwr) And Track (108.896mm,34.252mm)(112.389mm,34.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R262-1(111.518mm,35.046mm) on Top Layer(Sig/Pwr) And Track (108.896mm,35.839mm)(112.389mm,35.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R262-2(109.768mm,35.046mm) on Top Layer(Sig/Pwr) And Text "C56" (108.814mm,34.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R262-2(109.768mm,35.046mm) on Top Layer(Sig/Pwr) And Track (108.896mm,34.252mm)(112.389mm,34.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R262-2(109.768mm,35.046mm) on Top Layer(Sig/Pwr) And Track (108.896mm,35.839mm)(112.389mm,35.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R263-1(48.877mm,48.164mm) on Top Layer(Sig/Pwr) And Track (46.255mm,47.371mm)(49.748mm,47.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R263-1(48.877mm,48.164mm) on Top Layer(Sig/Pwr) And Track (46.255mm,48.958mm)(49.748mm,48.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R263-2(47.127mm,48.164mm) on Top Layer(Sig/Pwr) And Track (46.255mm,47.371mm)(49.748mm,47.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R263-2(47.127mm,48.164mm) on Top Layer(Sig/Pwr) And Track (46.255mm,48.958mm)(49.748mm,48.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R264-1(72.238mm,74.408mm) on Bottom Layer(Sig/Pwr) And Track (71.444mm,71.787mm)(71.444mm,75.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R264-1(72.238mm,74.408mm) on Bottom Layer(Sig/Pwr) And Track (73.031mm,71.787mm)(73.031mm,75.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R264-2(72.238mm,72.658mm) on Bottom Layer(Sig/Pwr) And Track (71.444mm,71.787mm)(71.444mm,75.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R264-2(72.238mm,72.658mm) on Bottom Layer(Sig/Pwr) And Track (73.031mm,71.787mm)(73.031mm,75.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R265-1(70.587mm,74.408mm) on Bottom Layer(Sig/Pwr) And Track (69.793mm,71.787mm)(69.793mm,75.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R265-1(70.587mm,74.408mm) on Bottom Layer(Sig/Pwr) And Track (71.38mm,71.787mm)(71.38mm,75.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R265-2(70.587mm,72.658mm) on Bottom Layer(Sig/Pwr) And Track (69.793mm,71.787mm)(69.793mm,75.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R265-2(70.587mm,72.658mm) on Bottom Layer(Sig/Pwr) And Track (71.38mm,71.787mm)(71.38mm,75.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R27-1(93.404mm,70.472mm) on Top Layer(Sig/Pwr) And Track (92.611mm,67.851mm)(92.611mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R27-1(93.404mm,70.472mm) on Top Layer(Sig/Pwr) And Track (92.623mm,67.849mm)(92.623mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R27-1(93.404mm,70.472mm) on Top Layer(Sig/Pwr) And Track (94.198mm,67.851mm)(94.198mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R27-2(93.404mm,68.722mm) on Top Layer(Sig/Pwr) And Track (92.611mm,67.851mm)(92.611mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R27-2(93.404mm,68.722mm) on Top Layer(Sig/Pwr) And Track (92.623mm,67.849mm)(92.623mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R27-2(93.404mm,68.722mm) on Top Layer(Sig/Pwr) And Track (94.198mm,67.851mm)(94.198mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R28-1(120.233mm,13.699mm) on Top Layer(Sig/Pwr) And Track (119.439mm,11.077mm)(119.439mm,14.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R28-1(120.233mm,13.699mm) on Top Layer(Sig/Pwr) And Track (121.027mm,11.077mm)(121.027mm,14.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R28-2(120.233mm,11.949mm) on Top Layer(Sig/Pwr) And Track (119.439mm,11.077mm)(119.439mm,14.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R28-2(120.233mm,11.949mm) on Top Layer(Sig/Pwr) And Track (121.027mm,11.077mm)(121.027mm,14.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R29-1(118.617mm,11.945mm) on Top Layer(Sig/Pwr) And Track (117.823mm,11.074mm)(117.823mm,14.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R29-1(118.617mm,11.945mm) on Top Layer(Sig/Pwr) And Track (119.411mm,11.074mm)(119.411mm,14.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R29-2(118.617mm,13.695mm) on Top Layer(Sig/Pwr) And Track (117.823mm,11.074mm)(117.823mm,14.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R29-2(118.617mm,13.695mm) on Top Layer(Sig/Pwr) And Track (119.411mm,11.074mm)(119.411mm,14.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R30-1(69.778mm,11.303mm) on Top Layer(Sig/Pwr) And Track (68.984mm,8.682mm)(68.984mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R30-1(69.778mm,11.303mm) on Top Layer(Sig/Pwr) And Track (70.572mm,8.682mm)(70.572mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R30-2(69.778mm,9.553mm) on Top Layer(Sig/Pwr) And Track (68.984mm,8.682mm)(68.984mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R30-2(69.778mm,9.553mm) on Top Layer(Sig/Pwr) And Track (70.572mm,8.682mm)(70.572mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R3-1(9.673mm,57.141mm) on Top Layer(Sig/Pwr) And Track (10.467mm,54.519mm)(10.467mm,58.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R3-1(9.673mm,57.141mm) on Top Layer(Sig/Pwr) And Track (8.88mm,54.519mm)(8.88mm,58.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R31-1(103.255mm,11.303mm) on Top Layer(Sig/Pwr) And Track (102.461mm,8.682mm)(102.461mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R31-1(103.255mm,11.303mm) on Top Layer(Sig/Pwr) And Track (104.049mm,8.682mm)(104.049mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R31-2(103.255mm,9.553mm) on Top Layer(Sig/Pwr) And Track (102.461mm,8.682mm)(102.461mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R31-2(103.255mm,9.553mm) on Top Layer(Sig/Pwr) And Track (104.049mm,8.682mm)(104.049mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R3-2(9.673mm,55.391mm) on Top Layer(Sig/Pwr) And Track (10.467mm,54.519mm)(10.467mm,58.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R3-2(9.673mm,55.391mm) on Top Layer(Sig/Pwr) And Track (8.88mm,54.519mm)(8.88mm,58.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R32-1(91.829mm,68.72mm) on Top Layer(Sig/Pwr) And Track (91.035mm,67.848mm)(91.035mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R32-1(91.829mm,68.72mm) on Top Layer(Sig/Pwr) And Track (92.611mm,67.851mm)(92.611mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R32-1(91.829mm,68.72mm) on Top Layer(Sig/Pwr) And Track (92.623mm,67.849mm)(92.623mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R32-2(91.829mm,70.47mm) on Top Layer(Sig/Pwr) And Track (91.035mm,67.848mm)(91.035mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R32-2(91.829mm,70.47mm) on Top Layer(Sig/Pwr) And Track (92.611mm,67.851mm)(92.611mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R32-2(91.829mm,70.47mm) on Top Layer(Sig/Pwr) And Track (92.623mm,67.849mm)(92.623mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R33-1(71.378mm,9.553mm) on Top Layer(Sig/Pwr) And Track (70.584mm,8.682mm)(70.584mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R33-1(71.378mm,9.553mm) on Top Layer(Sig/Pwr) And Track (72.172mm,8.682mm)(72.172mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R33-2(71.378mm,11.303mm) on Top Layer(Sig/Pwr) And Track (70.584mm,8.682mm)(70.584mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R33-2(71.378mm,11.303mm) on Top Layer(Sig/Pwr) And Track (72.172mm,8.682mm)(72.172mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R34-1(104.855mm,9.553mm) on Top Layer(Sig/Pwr) And Track (104.061mm,8.682mm)(104.061mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R34-1(104.855mm,9.553mm) on Top Layer(Sig/Pwr) And Track (105.649mm,8.682mm)(105.649mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R34-2(104.855mm,11.303mm) on Top Layer(Sig/Pwr) And Track (104.061mm,8.682mm)(104.061mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R34-2(104.855mm,11.303mm) on Top Layer(Sig/Pwr) And Track (105.649mm,8.682mm)(105.649mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R35-1(90.229mm,70.47mm) on Top Layer(Sig/Pwr) And Track (89.435mm,67.848mm)(89.435mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R35-1(90.229mm,70.47mm) on Top Layer(Sig/Pwr) And Track (91.023mm,67.848mm)(91.023mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R35-2(90.229mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M9" (89.51mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R35-2(90.229mm,68.72mm) on Top Layer(Sig/Pwr) And Track (89.435mm,67.848mm)(89.435mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R35-2(90.229mm,68.72mm) on Top Layer(Sig/Pwr) And Track (91.023mm,67.848mm)(91.023mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R36-1(72.978mm,9.553mm) on Top Layer(Sig/Pwr) And Track (72.184mm,8.682mm)(72.184mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R36-1(72.978mm,9.553mm) on Top Layer(Sig/Pwr) And Track (73.772mm,8.682mm)(73.772mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R36-2(72.978mm,11.303mm) on Top Layer(Sig/Pwr) And Track (72.184mm,8.682mm)(72.184mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R36-2(72.978mm,11.303mm) on Top Layer(Sig/Pwr) And Track (73.772mm,8.682mm)(73.772mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R37-1(106.455mm,9.553mm) on Top Layer(Sig/Pwr) And Track (105.661mm,8.682mm)(105.661mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R37-1(106.455mm,9.553mm) on Top Layer(Sig/Pwr) And Track (107.211mm,8.679mm)(107.211mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R37-1(106.455mm,9.553mm) on Top Layer(Sig/Pwr) And Track (107.249mm,8.682mm)(107.249mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R37-2(106.455mm,11.303mm) on Top Layer(Sig/Pwr) And Track (105.661mm,8.682mm)(105.661mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R37-2(106.455mm,11.303mm) on Top Layer(Sig/Pwr) And Track (107.211mm,8.679mm)(107.211mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R37-2(106.455mm,11.303mm) on Top Layer(Sig/Pwr) And Track (107.249mm,8.682mm)(107.249mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R38-1(88.629mm,70.47mm) on Top Layer(Sig/Pwr) And Track (87.835mm,67.848mm)(87.835mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R38-1(88.629mm,70.47mm) on Top Layer(Sig/Pwr) And Track (87.848mm,67.849mm)(87.848mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R38-1(88.629mm,70.47mm) on Top Layer(Sig/Pwr) And Track (89.423mm,67.848mm)(89.423mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R38-2(88.629mm,68.72mm) on Top Layer(Sig/Pwr) And Track (87.835mm,67.848mm)(87.835mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R38-2(88.629mm,68.72mm) on Top Layer(Sig/Pwr) And Track (87.848mm,67.849mm)(87.848mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R38-2(88.629mm,68.72mm) on Top Layer(Sig/Pwr) And Track (89.423mm,67.848mm)(89.423mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R39-1(74.579mm,11.303mm) on Top Layer(Sig/Pwr) And Track (73.785mm,8.682mm)(73.785mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R39-1(74.579mm,11.303mm) on Top Layer(Sig/Pwr) And Track (75.372mm,8.682mm)(75.372mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R39-2(74.579mm,9.553mm) on Top Layer(Sig/Pwr) And Track (73.785mm,8.682mm)(73.785mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R39-2(74.579mm,9.553mm) on Top Layer(Sig/Pwr) And Track (75.372mm,8.682mm)(75.372mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R40-1(108.005mm,11.3mm) on Top Layer(Sig/Pwr) And Track (107.211mm,8.679mm)(107.211mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R40-1(108.005mm,11.3mm) on Top Layer(Sig/Pwr) And Track (107.249mm,8.682mm)(107.249mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R40-1(108.005mm,11.3mm) on Top Layer(Sig/Pwr) And Track (108.799mm,8.679mm)(108.799mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R40-2(108.005mm,9.55mm) on Top Layer(Sig/Pwr) And Track (107.211mm,8.679mm)(107.211mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R40-2(108.005mm,9.55mm) on Top Layer(Sig/Pwr) And Track (107.249mm,8.682mm)(107.249mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R40-2(108.005mm,9.55mm) on Top Layer(Sig/Pwr) And Track (108.799mm,8.679mm)(108.799mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R4-1(7.692mm,55.391mm) on Top Layer(Sig/Pwr) And Track (6.899mm,54.519mm)(6.899mm,58.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R4-1(7.692mm,55.391mm) on Top Layer(Sig/Pwr) And Track (8.486mm,54.52mm)(8.486mm,58.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad R41-1(87.054mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M12" (84.734mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R41-1(87.054mm,68.72mm) on Top Layer(Sig/Pwr) And Track (86.26mm,67.848mm)(86.26mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R41-1(87.054mm,68.72mm) on Top Layer(Sig/Pwr) And Track (87.835mm,67.848mm)(87.835mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R41-1(87.054mm,68.72mm) on Top Layer(Sig/Pwr) And Track (87.848mm,67.849mm)(87.848mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R41-2(87.054mm,70.47mm) on Top Layer(Sig/Pwr) And Track (86.26mm,67.848mm)(86.26mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R41-2(87.054mm,70.47mm) on Top Layer(Sig/Pwr) And Track (87.835mm,67.848mm)(87.835mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R41-2(87.054mm,70.47mm) on Top Layer(Sig/Pwr) And Track (87.848mm,67.849mm)(87.848mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R4-2(7.692mm,57.141mm) on Top Layer(Sig/Pwr) And Track (6.899mm,54.519mm)(6.899mm,58.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R4-2(7.692mm,57.141mm) on Top Layer(Sig/Pwr) And Track (8.486mm,54.52mm)(8.486mm,58.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R42-1(46.554mm,13.851mm) on Top Layer(Sig/Pwr) And Track (45.761mm,12.98mm)(45.761mm,16.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R42-1(46.554mm,13.851mm) on Top Layer(Sig/Pwr) And Track (47.348mm,12.98mm)(47.348mm,16.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R42-2(46.554mm,15.601mm) on Top Layer(Sig/Pwr) And Track (45.761mm,12.98mm)(45.761mm,16.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R42-2(46.554mm,15.601mm) on Top Layer(Sig/Pwr) And Track (47.348mm,12.98mm)(47.348mm,16.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R43-1(76.179mm,9.553mm) on Top Layer(Sig/Pwr) And Track (75.385mm,8.682mm)(75.385mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R43-1(76.179mm,9.553mm) on Top Layer(Sig/Pwr) And Track (76.972mm,8.682mm)(76.972mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R43-2(76.179mm,11.303mm) on Top Layer(Sig/Pwr) And Track (75.385mm,8.682mm)(75.385mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R43-2(76.179mm,11.303mm) on Top Layer(Sig/Pwr) And Track (76.972mm,8.682mm)(76.972mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R44-1(109.605mm,9.55mm) on Top Layer(Sig/Pwr) And Track (108.811mm,8.679mm)(108.811mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R44-1(109.605mm,9.55mm) on Top Layer(Sig/Pwr) And Track (110.399mm,8.679mm)(110.399mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R44-2(109.605mm,11.3mm) on Top Layer(Sig/Pwr) And Track (108.811mm,8.679mm)(108.811mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R44-2(109.605mm,11.3mm) on Top Layer(Sig/Pwr) And Track (110.399mm,8.679mm)(110.399mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R45-1(85.454mm,70.47mm) on Top Layer(Sig/Pwr) And Track (84.66mm,67.848mm)(84.66mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R45-1(85.454mm,70.47mm) on Top Layer(Sig/Pwr) And Track (86.248mm,67.848mm)(86.248mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R45-2(85.454mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M12" (84.734mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R45-2(85.454mm,68.72mm) on Top Layer(Sig/Pwr) And Track (84.66mm,67.848mm)(84.66mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R45-2(85.454mm,68.72mm) on Top Layer(Sig/Pwr) And Track (86.248mm,67.848mm)(86.248mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R46-1(120.625mm,73.57mm) on Top Layer(Sig/Pwr) And Track (119.831mm,70.948mm)(119.831mm,74.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R46-1(120.625mm,73.57mm) on Top Layer(Sig/Pwr) And Track (121.418mm,70.949mm)(121.418mm,74.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R46-2(120.625mm,71.82mm) on Top Layer(Sig/Pwr) And Track (119.831mm,70.948mm)(119.831mm,74.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R46-2(120.625mm,71.82mm) on Top Layer(Sig/Pwr) And Track (121.418mm,70.949mm)(121.418mm,74.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R47-1(77.779mm,9.553mm) on Top Layer(Sig/Pwr) And Track (76.985mm,8.682mm)(76.985mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.2mm) Between Pad R47-1(77.779mm,9.553mm) on Top Layer(Sig/Pwr) And Track (78.509mm,8.679mm)(78.509mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R47-1(77.779mm,9.553mm) on Top Layer(Sig/Pwr) And Track (78.572mm,8.682mm)(78.572mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R47-2(77.779mm,11.303mm) on Top Layer(Sig/Pwr) And Track (76.985mm,8.682mm)(76.985mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.2mm) Between Pad R47-2(77.779mm,11.303mm) on Top Layer(Sig/Pwr) And Track (78.509mm,8.679mm)(78.509mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R47-2(77.779mm,11.303mm) on Top Layer(Sig/Pwr) And Track (78.572mm,8.682mm)(78.572mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R48-1(111.205mm,9.55mm) on Top Layer(Sig/Pwr) And Track (110.411mm,8.679mm)(110.411mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R48-1(111.205mm,9.55mm) on Top Layer(Sig/Pwr) And Track (111.999mm,8.679mm)(111.999mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R48-2(111.205mm,11.3mm) on Top Layer(Sig/Pwr) And Track (110.411mm,8.679mm)(110.411mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R48-2(111.205mm,11.3mm) on Top Layer(Sig/Pwr) And Track (111.999mm,8.679mm)(111.999mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R49-1(83.854mm,70.47mm) on Top Layer(Sig/Pwr) And Track (83.06mm,67.848mm)(83.06mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R49-1(83.854mm,70.47mm) on Top Layer(Sig/Pwr) And Track (83.098mm,67.849mm)(83.098mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R49-1(83.854mm,70.47mm) on Top Layer(Sig/Pwr) And Track (84.648mm,67.848mm)(84.648mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R49-2(83.854mm,68.72mm) on Top Layer(Sig/Pwr) And Track (83.06mm,67.848mm)(83.06mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R49-2(83.854mm,68.72mm) on Top Layer(Sig/Pwr) And Track (83.098mm,67.849mm)(83.098mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R49-2(83.854mm,68.72mm) on Top Layer(Sig/Pwr) And Track (84.648mm,67.848mm)(84.648mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R50-1(118.948mm,71.82mm) on Top Layer(Sig/Pwr) And Track (118.154mm,70.949mm)(118.154mm,74.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R50-1(118.948mm,71.82mm) on Top Layer(Sig/Pwr) And Track (119.742mm,70.949mm)(119.742mm,74.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R50-2(118.948mm,73.57mm) on Top Layer(Sig/Pwr) And Track (118.154mm,70.949mm)(118.154mm,74.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R50-2(118.948mm,73.57mm) on Top Layer(Sig/Pwr) And Track (119.742mm,70.949mm)(119.742mm,74.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R5-1(4.837mm,33.706mm) on Top Layer(Sig/Pwr) And Track (2.216mm,32.912mm)(5.709mm,32.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R5-1(4.837mm,33.706mm) on Top Layer(Sig/Pwr) And Track (2.216mm,34.5mm)(5.708mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R51-1(79.303mm,11.3mm) on Top Layer(Sig/Pwr) And Track (78.509mm,8.679mm)(78.509mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.2mm) Between Pad R51-1(79.303mm,11.3mm) on Top Layer(Sig/Pwr) And Track (78.572mm,8.682mm)(78.572mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R51-1(79.303mm,11.3mm) on Top Layer(Sig/Pwr) And Track (80.097mm,8.679mm)(80.097mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R51-2(79.303mm,9.55mm) on Top Layer(Sig/Pwr) And Track (78.509mm,8.679mm)(78.509mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.2mm) Between Pad R51-2(79.303mm,9.55mm) on Top Layer(Sig/Pwr) And Track (78.572mm,8.682mm)(78.572mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R51-2(79.303mm,9.55mm) on Top Layer(Sig/Pwr) And Track (80.097mm,8.679mm)(80.097mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R5-2(3.087mm,33.706mm) on Top Layer(Sig/Pwr) And Track (2.216mm,32.912mm)(5.709mm,32.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R5-2(3.087mm,33.706mm) on Top Layer(Sig/Pwr) And Track (2.216mm,34.5mm)(5.708mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad R52-1(110.955mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M14" (108.636mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R52-1(110.955mm,68.72mm) on Top Layer(Sig/Pwr) And Track (110.162mm,67.848mm)(110.162mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R52-1(110.955mm,68.72mm) on Top Layer(Sig/Pwr) And Track (111.749mm,67.849mm)(111.749mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R52-2(110.955mm,70.47mm) on Top Layer(Sig/Pwr) And Track (110.162mm,67.848mm)(110.162mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R52-2(110.955mm,70.47mm) on Top Layer(Sig/Pwr) And Track (111.749mm,67.849mm)(111.749mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.2mm) Between Pad R53-1(82.304mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M15" (79.985mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R53-1(82.304mm,68.72mm) on Top Layer(Sig/Pwr) And Track (81.51mm,67.848mm)(81.51mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R53-1(82.304mm,68.72mm) on Top Layer(Sig/Pwr) And Track (83.06mm,67.848mm)(83.06mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R53-1(82.304mm,68.72mm) on Top Layer(Sig/Pwr) And Track (83.098mm,67.849mm)(83.098mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R53-2(82.304mm,70.47mm) on Top Layer(Sig/Pwr) And Track (81.51mm,67.848mm)(81.51mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R53-2(82.304mm,70.47mm) on Top Layer(Sig/Pwr) And Track (83.06mm,67.848mm)(83.06mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R53-2(82.304mm,70.47mm) on Top Layer(Sig/Pwr) And Track (83.098mm,67.849mm)(83.098mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R54-1(80.903mm,9.55mm) on Top Layer(Sig/Pwr) And Track (80.109mm,8.679mm)(80.109mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R54-1(80.903mm,9.55mm) on Top Layer(Sig/Pwr) And Track (81.697mm,8.679mm)(81.697mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R54-2(80.903mm,11.3mm) on Top Layer(Sig/Pwr) And Track (80.109mm,8.679mm)(80.109mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R54-2(80.903mm,11.3mm) on Top Layer(Sig/Pwr) And Track (81.697mm,8.679mm)(81.697mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R55-1(109.355mm,70.47mm) on Top Layer(Sig/Pwr) And Track (108.562mm,67.848mm)(108.562mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R55-1(109.355mm,70.47mm) on Top Layer(Sig/Pwr) And Track (110.149mm,67.848mm)(110.149mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R55-2(109.355mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M14" (108.636mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R55-2(109.355mm,68.72mm) on Top Layer(Sig/Pwr) And Track (108.562mm,67.848mm)(108.562mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R55-2(109.355mm,68.72mm) on Top Layer(Sig/Pwr) And Track (110.149mm,67.848mm)(110.149mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R56-1(80.704mm,70.47mm) on Top Layer(Sig/Pwr) And Track (79.91mm,67.848mm)(79.91mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R56-1(80.704mm,70.47mm) on Top Layer(Sig/Pwr) And Track (81.498mm,67.848mm)(81.498mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R56-2(80.704mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M15" (79.985mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R56-2(80.704mm,68.72mm) on Top Layer(Sig/Pwr) And Track (79.91mm,67.848mm)(79.91mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R56-2(80.704mm,68.72mm) on Top Layer(Sig/Pwr) And Track (81.498mm,67.848mm)(81.498mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R57-1(82.503mm,9.55mm) on Top Layer(Sig/Pwr) And Track (81.709mm,8.679mm)(81.709mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R57-1(82.503mm,9.55mm) on Top Layer(Sig/Pwr) And Track (83.297mm,8.679mm)(83.297mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R57-2(82.503mm,11.3mm) on Top Layer(Sig/Pwr) And Track (81.709mm,8.679mm)(81.709mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R57-2(82.503mm,11.3mm) on Top Layer(Sig/Pwr) And Track (83.297mm,8.679mm)(83.297mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R58-1(107.755mm,70.47mm) on Top Layer(Sig/Pwr) And Track (106.962mm,67.848mm)(106.962mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R58-1(107.755mm,70.47mm) on Top Layer(Sig/Pwr) And Track (108.549mm,67.848mm)(108.549mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R58-2(107.755mm,68.72mm) on Top Layer(Sig/Pwr) And Track (106.962mm,67.848mm)(106.962mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R58-2(107.755mm,68.72mm) on Top Layer(Sig/Pwr) And Track (108.549mm,67.848mm)(108.549mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R59-1(79.104mm,70.47mm) on Top Layer(Sig/Pwr) And Track (78.31mm,67.848mm)(78.31mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R59-1(79.104mm,70.47mm) on Top Layer(Sig/Pwr) And Track (78.323mm,67.851mm)(78.323mm,71.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R59-1(79.104mm,70.47mm) on Top Layer(Sig/Pwr) And Track (79.898mm,67.848mm)(79.898mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R59-2(79.104mm,68.72mm) on Top Layer(Sig/Pwr) And Track (78.31mm,67.848mm)(78.31mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R59-2(79.104mm,68.72mm) on Top Layer(Sig/Pwr) And Track (78.323mm,67.851mm)(78.323mm,71.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R59-2(79.104mm,68.72mm) on Top Layer(Sig/Pwr) And Track (79.898mm,67.848mm)(79.898mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R60-1(33.829mm,74.807mm) on Top Layer(Sig/Pwr) And Track (33.035mm,72.185mm)(33.035mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad R60-1(33.829mm,74.807mm) on Top Layer(Sig/Pwr) And Track (34.621mm,72.185mm)(34.621mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R60-1(33.829mm,74.807mm) on Top Layer(Sig/Pwr) And Track (34.623mm,72.185mm)(34.623mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R60-2(33.829mm,73.057mm) on Top Layer(Sig/Pwr) And Track (33.035mm,72.185mm)(33.035mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad R60-2(33.829mm,73.057mm) on Top Layer(Sig/Pwr) And Track (34.621mm,72.185mm)(34.621mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R60-2(33.829mm,73.057mm) on Top Layer(Sig/Pwr) And Track (34.623mm,72.185mm)(34.623mm,75.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R6-1(27.725mm,32.233mm) on Top Layer(Sig/Pwr) And Track (26.854mm,31.439mm)(30.347mm,31.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R6-1(27.725mm,32.233mm) on Top Layer(Sig/Pwr) And Track (26.854mm,33.026mm)(30.347mm,33.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R61-1(84.104mm,11.3mm) on Top Layer(Sig/Pwr) And Track (83.31mm,8.679mm)(83.31mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R61-1(84.104mm,11.3mm) on Top Layer(Sig/Pwr) And Track (84.897mm,8.679mm)(84.897mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R61-2(84.104mm,9.55mm) on Top Layer(Sig/Pwr) And Track (83.31mm,8.679mm)(83.31mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R61-2(84.104mm,9.55mm) on Top Layer(Sig/Pwr) And Track (84.897mm,8.679mm)(84.897mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R6-2(29.475mm,32.233mm) on Top Layer(Sig/Pwr) And Track (26.854mm,31.439mm)(30.347mm,31.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R6-2(29.475mm,32.233mm) on Top Layer(Sig/Pwr) And Track (26.854mm,33.026mm)(30.347mm,33.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad R62-1(106.155mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M17" (103.835mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R62-1(106.155mm,68.72mm) on Top Layer(Sig/Pwr) And Track (105.361mm,67.848mm)(105.361mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R62-1(106.155mm,68.72mm) on Top Layer(Sig/Pwr) And Track (106.948mm,67.849mm)(106.948mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R62-2(106.155mm,70.47mm) on Top Layer(Sig/Pwr) And Track (105.361mm,67.848mm)(105.361mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R62-2(106.155mm,70.47mm) on Top Layer(Sig/Pwr) And Track (106.948mm,67.849mm)(106.948mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.2mm) Between Pad R63-1(77.529mm,68.722mm) on Top Layer(Sig/Pwr) And Text "M18" (75.209mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R63-1(77.529mm,68.722mm) on Top Layer(Sig/Pwr) And Track (76.735mm,67.851mm)(76.735mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R63-1(77.529mm,68.722mm) on Top Layer(Sig/Pwr) And Track (78.31mm,67.848mm)(78.31mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R63-1(77.529mm,68.722mm) on Top Layer(Sig/Pwr) And Track (78.323mm,67.851mm)(78.323mm,71.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R63-2(77.529mm,70.472mm) on Top Layer(Sig/Pwr) And Track (76.735mm,67.851mm)(76.735mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R63-2(77.529mm,70.472mm) on Top Layer(Sig/Pwr) And Track (78.31mm,67.848mm)(78.31mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R63-2(77.529mm,70.472mm) on Top Layer(Sig/Pwr) And Track (78.323mm,67.851mm)(78.323mm,71.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R64-1(85.704mm,9.55mm) on Top Layer(Sig/Pwr) And Track (84.91mm,8.679mm)(84.91mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R64-1(85.704mm,9.55mm) on Top Layer(Sig/Pwr) And Track (86.497mm,8.679mm)(86.497mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R64-2(85.704mm,11.3mm) on Top Layer(Sig/Pwr) And Track (84.91mm,8.679mm)(84.91mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R64-2(85.704mm,11.3mm) on Top Layer(Sig/Pwr) And Track (86.497mm,8.679mm)(86.497mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R65-1(104.555mm,70.47mm) on Top Layer(Sig/Pwr) And Track (103.761mm,67.848mm)(103.761mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R65-1(104.555mm,70.47mm) on Top Layer(Sig/Pwr) And Track (105.348mm,67.848mm)(105.348mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R65-2(104.555mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M17" (103.835mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R65-2(104.555mm,68.72mm) on Top Layer(Sig/Pwr) And Track (103.761mm,67.848mm)(103.761mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R65-2(104.555mm,68.72mm) on Top Layer(Sig/Pwr) And Track (105.348mm,67.848mm)(105.348mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R66-1(75.929mm,70.472mm) on Top Layer(Sig/Pwr) And Track (75.135mm,67.851mm)(75.135mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R66-1(75.929mm,70.472mm) on Top Layer(Sig/Pwr) And Track (76.723mm,67.851mm)(76.723mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R66-2(75.929mm,68.722mm) on Top Layer(Sig/Pwr) And Text "M18" (75.209mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R66-2(75.929mm,68.722mm) on Top Layer(Sig/Pwr) And Track (75.135mm,67.851mm)(75.135mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R66-2(75.929mm,68.722mm) on Top Layer(Sig/Pwr) And Track (76.723mm,67.851mm)(76.723mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R67-1(87.304mm,9.55mm) on Top Layer(Sig/Pwr) And Track (86.51mm,8.679mm)(86.51mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R67-1(87.304mm,9.55mm) on Top Layer(Sig/Pwr) And Track (88.085mm,8.679mm)(88.085mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R67-1(87.304mm,9.55mm) on Top Layer(Sig/Pwr) And Track (88.097mm,8.679mm)(88.097mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R67-2(87.304mm,11.3mm) on Top Layer(Sig/Pwr) And Track (86.51mm,8.679mm)(86.51mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R67-2(87.304mm,11.3mm) on Top Layer(Sig/Pwr) And Track (88.085mm,8.679mm)(88.085mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R67-2(87.304mm,11.3mm) on Top Layer(Sig/Pwr) And Track (88.097mm,8.679mm)(88.097mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R68-1(102.955mm,70.47mm) on Top Layer(Sig/Pwr) And Track (102.161mm,67.848mm)(102.161mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R68-1(102.955mm,70.47mm) on Top Layer(Sig/Pwr) And Track (103.748mm,67.848mm)(103.748mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R68-2(102.955mm,68.72mm) on Top Layer(Sig/Pwr) And Track (102.161mm,67.848mm)(102.161mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R68-2(102.955mm,68.72mm) on Top Layer(Sig/Pwr) And Track (103.748mm,67.848mm)(103.748mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R69-1(74.329mm,70.472mm) on Top Layer(Sig/Pwr) And Track (73.535mm,67.851mm)(73.535mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R69-1(74.329mm,70.472mm) on Top Layer(Sig/Pwr) And Track (73.547mm,67.849mm)(73.547mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R69-1(74.329mm,70.472mm) on Top Layer(Sig/Pwr) And Track (75.123mm,67.851mm)(75.123mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R69-2(74.329mm,68.722mm) on Top Layer(Sig/Pwr) And Track (73.535mm,67.851mm)(73.535mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R69-2(74.329mm,68.722mm) on Top Layer(Sig/Pwr) And Track (73.547mm,67.849mm)(73.547mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R69-2(74.329mm,68.722mm) on Top Layer(Sig/Pwr) And Track (75.123mm,67.851mm)(75.123mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R70-1(120.472mm,42.951mm) on Bottom Layer(Sig/Pwr) And Track (119.678mm,40.33mm)(119.678mm,43.823mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R70-1(120.472mm,42.951mm) on Bottom Layer(Sig/Pwr) And Track (121.266mm,40.33mm)(121.266mm,43.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R70-2(120.472mm,41.201mm) on Bottom Layer(Sig/Pwr) And Track (119.678mm,40.33mm)(119.678mm,43.823mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R70-2(120.472mm,41.201mm) on Bottom Layer(Sig/Pwr) And Track (121.266mm,40.33mm)(121.266mm,43.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R7-1(20.345mm,52.693mm) on Top Layer(Sig/Pwr) And Text "IC2" (19.736mm,51.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R7-1(20.345mm,52.693mm) on Top Layer(Sig/Pwr) And Track (19.552mm,51.822mm)(19.552mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R7-1(20.345mm,52.693mm) on Top Layer(Sig/Pwr) And Track (21.139mm,51.822mm)(21.139mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R71-1(116.817mm,46.99mm) on Bottom Layer(Sig/Pwr) And Text "U5" (117.094mm,46.443mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R71-1(116.817mm,46.99mm) on Bottom Layer(Sig/Pwr) And Track (115.946mm,46.196mm)(119.438mm,46.196mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R71-1(116.817mm,46.99mm) on Bottom Layer(Sig/Pwr) And Track (115.946mm,47.784mm)(119.439mm,47.784mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R71-2(118.567mm,46.99mm) on Bottom Layer(Sig/Pwr) And Track (115.946mm,46.196mm)(119.438mm,46.196mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R71-2(118.567mm,46.99mm) on Bottom Layer(Sig/Pwr) And Track (115.946mm,47.784mm)(119.439mm,47.784mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R7-2(20.345mm,54.443mm) on Top Layer(Sig/Pwr) And Track (19.552mm,51.822mm)(19.552mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R7-2(20.345mm,54.443mm) on Top Layer(Sig/Pwr) And Track (21.139mm,51.822mm)(21.139mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R72-1(88.879mm,11.3mm) on Top Layer(Sig/Pwr) And Track (88.085mm,8.679mm)(88.085mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R72-1(88.879mm,11.3mm) on Top Layer(Sig/Pwr) And Track (88.097mm,8.679mm)(88.097mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R72-1(88.879mm,11.3mm) on Top Layer(Sig/Pwr) And Track (89.673mm,8.679mm)(89.673mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R72-2(88.879mm,9.55mm) on Top Layer(Sig/Pwr) And Track (88.085mm,8.679mm)(88.085mm,12.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R72-2(88.879mm,9.55mm) on Top Layer(Sig/Pwr) And Track (88.097mm,8.679mm)(88.097mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R72-2(88.879mm,9.55mm) on Top Layer(Sig/Pwr) And Track (89.673mm,8.679mm)(89.673mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad R73-1(101.354mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M20" (99.035mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R73-1(101.354mm,68.72mm) on Top Layer(Sig/Pwr) And Track (100.56mm,67.848mm)(100.56mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R73-1(101.354mm,68.72mm) on Top Layer(Sig/Pwr) And Track (102.148mm,67.849mm)(102.148mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R73-2(101.354mm,70.47mm) on Top Layer(Sig/Pwr) And Track (100.56mm,67.848mm)(100.56mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R73-2(101.354mm,70.47mm) on Top Layer(Sig/Pwr) And Track (102.148mm,67.849mm)(102.148mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R74-1(72.754mm,68.72mm) on Top Layer(Sig/Pwr) And Track (71.96mm,67.848mm)(71.96mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R74-1(72.754mm,68.72mm) on Top Layer(Sig/Pwr) And Track (73.535mm,67.851mm)(73.535mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R74-1(72.754mm,68.72mm) on Top Layer(Sig/Pwr) And Track (73.547mm,67.849mm)(73.547mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R74-2(72.754mm,70.47mm) on Top Layer(Sig/Pwr) And Track (71.96mm,67.848mm)(71.96mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R74-2(72.754mm,70.47mm) on Top Layer(Sig/Pwr) And Track (73.535mm,67.851mm)(73.535mm,71.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R74-2(72.754mm,70.47mm) on Top Layer(Sig/Pwr) And Track (73.547mm,67.849mm)(73.547mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R75-1(90.479mm,9.55mm) on Top Layer(Sig/Pwr) And Track (89.685mm,8.679mm)(89.685mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R75-1(90.479mm,9.55mm) on Top Layer(Sig/Pwr) And Track (91.273mm,8.679mm)(91.273mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R75-2(90.479mm,11.3mm) on Top Layer(Sig/Pwr) And Track (89.685mm,8.679mm)(89.685mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R75-2(90.479mm,11.3mm) on Top Layer(Sig/Pwr) And Track (91.273mm,8.679mm)(91.273mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R76-1(99.754mm,70.47mm) on Top Layer(Sig/Pwr) And Track (100.548mm,67.848mm)(100.548mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R76-1(99.754mm,70.47mm) on Top Layer(Sig/Pwr) And Track (98.96mm,67.848mm)(98.96mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R76-2(99.754mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M20" (99.035mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R76-2(99.754mm,68.72mm) on Top Layer(Sig/Pwr) And Track (100.548mm,67.848mm)(100.548mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R76-2(99.754mm,68.72mm) on Top Layer(Sig/Pwr) And Track (98.96mm,67.848mm)(98.96mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R77-1(71.154mm,70.47mm) on Top Layer(Sig/Pwr) And Track (70.36mm,67.848mm)(70.36mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R77-1(71.154mm,70.47mm) on Top Layer(Sig/Pwr) And Track (71.947mm,67.848mm)(71.947mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R77-2(71.154mm,68.72mm) on Top Layer(Sig/Pwr) And Text "M21" (70.434mm,68.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R77-2(71.154mm,68.72mm) on Top Layer(Sig/Pwr) And Track (70.36mm,67.848mm)(70.36mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R77-2(71.154mm,68.72mm) on Top Layer(Sig/Pwr) And Track (71.947mm,67.848mm)(71.947mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R78-1(92.079mm,9.55mm) on Top Layer(Sig/Pwr) And Track (91.285mm,8.679mm)(91.285mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R78-1(92.079mm,9.55mm) on Top Layer(Sig/Pwr) And Track (92.86mm,8.682mm)(92.86mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R78-1(92.079mm,9.55mm) on Top Layer(Sig/Pwr) And Track (92.873mm,8.679mm)(92.873mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R78-2(92.079mm,11.3mm) on Top Layer(Sig/Pwr) And Track (91.285mm,8.679mm)(91.285mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R78-2(92.079mm,11.3mm) on Top Layer(Sig/Pwr) And Track (92.86mm,8.682mm)(92.86mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R78-2(92.079mm,11.3mm) on Top Layer(Sig/Pwr) And Track (92.873mm,8.679mm)(92.873mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R79-1(98.154mm,70.47mm) on Top Layer(Sig/Pwr) And Track (97.36mm,67.848mm)(97.36mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R79-1(98.154mm,70.47mm) on Top Layer(Sig/Pwr) And Track (97.398mm,67.851mm)(97.398mm,71.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R79-1(98.154mm,70.47mm) on Top Layer(Sig/Pwr) And Track (98.948mm,67.848mm)(98.948mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R79-2(98.154mm,68.72mm) on Top Layer(Sig/Pwr) And Track (97.36mm,67.848mm)(97.36mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R79-2(98.154mm,68.72mm) on Top Layer(Sig/Pwr) And Track (97.398mm,67.851mm)(97.398mm,71.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R79-2(98.154mm,68.72mm) on Top Layer(Sig/Pwr) And Track (98.948mm,67.848mm)(98.948mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R80-1(69.554mm,70.47mm) on Top Layer(Sig/Pwr) And Track (68.76mm,67.848mm)(68.76mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R80-1(69.554mm,70.47mm) on Top Layer(Sig/Pwr) And Track (70.347mm,67.848mm)(70.347mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R80-2(69.554mm,68.72mm) on Top Layer(Sig/Pwr) And Track (68.76mm,67.848mm)(68.76mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R80-2(69.554mm,68.72mm) on Top Layer(Sig/Pwr) And Track (70.347mm,67.848mm)(70.347mm,71.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R8-1(17.018mm,54.444mm) on Top Layer(Sig/Pwr) And Track (16.224mm,51.822mm)(16.224mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R8-1(17.018mm,54.444mm) on Top Layer(Sig/Pwr) And Track (17.812mm,51.822mm)(17.812mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R81-1(34.011mm,66.898mm) on Top Layer(Sig/Pwr) And Track (33.217mm,64.277mm)(33.217mm,67.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad R81-1(34.011mm,66.898mm) on Top Layer(Sig/Pwr) And Track (34.803mm,64.277mm)(34.803mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R81-1(34.011mm,66.898mm) on Top Layer(Sig/Pwr) And Track (34.805mm,64.277mm)(34.805mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R81-2(34.011mm,65.148mm) on Top Layer(Sig/Pwr) And Track (33.217mm,64.277mm)(33.217mm,67.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad R81-2(34.011mm,65.148mm) on Top Layer(Sig/Pwr) And Track (34.803mm,64.277mm)(34.803mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R81-2(34.011mm,65.148mm) on Top Layer(Sig/Pwr) And Track (34.805mm,64.277mm)(34.805mm,67.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R8-2(17.018mm,52.694mm) on Top Layer(Sig/Pwr) And Track (16.224mm,51.822mm)(16.224mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R8-2(17.018mm,52.694mm) on Top Layer(Sig/Pwr) And Track (17.812mm,51.822mm)(17.812mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R82-1(93.654mm,11.303mm) on Top Layer(Sig/Pwr) And Track (92.86mm,8.682mm)(92.86mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R82-1(93.654mm,11.303mm) on Top Layer(Sig/Pwr) And Track (92.873mm,8.679mm)(92.873mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R82-1(93.654mm,11.303mm) on Top Layer(Sig/Pwr) And Track (94.448mm,8.682mm)(94.448mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R82-2(93.654mm,9.553mm) on Top Layer(Sig/Pwr) And Track (92.86mm,8.682mm)(92.86mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R82-2(93.654mm,9.553mm) on Top Layer(Sig/Pwr) And Track (92.873mm,8.679mm)(92.873mm,12.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R82-2(93.654mm,9.553mm) on Top Layer(Sig/Pwr) And Track (94.448mm,8.682mm)(94.448mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R83-1(95.254mm,9.553mm) on Top Layer(Sig/Pwr) And Track (94.46mm,8.682mm)(94.46mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R83-1(95.254mm,9.553mm) on Top Layer(Sig/Pwr) And Track (96.048mm,8.682mm)(96.048mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R83-2(95.254mm,11.303mm) on Top Layer(Sig/Pwr) And Track (94.46mm,8.682mm)(94.46mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R83-2(95.254mm,11.303mm) on Top Layer(Sig/Pwr) And Track (96.048mm,8.682mm)(96.048mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R84-1(96.854mm,9.553mm) on Top Layer(Sig/Pwr) And Track (96.06mm,8.682mm)(96.06mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R84-1(96.854mm,9.553mm) on Top Layer(Sig/Pwr) And Track (97.648mm,8.682mm)(97.648mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R84-2(96.854mm,11.303mm) on Top Layer(Sig/Pwr) And Track (96.06mm,8.682mm)(96.06mm,12.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R84-2(96.854mm,11.303mm) on Top Layer(Sig/Pwr) And Track (97.648mm,8.682mm)(97.648mm,12.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R85-1(77.549mm,29.302mm) on Top Layer(Sig/Pwr) And Track (76.755mm,26.681mm)(76.755mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R85-1(77.549mm,29.302mm) on Top Layer(Sig/Pwr) And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R85-1(77.549mm,29.302mm) on Top Layer(Sig/Pwr) And Track (78.33mm,26.681mm)(78.33mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R85-1(77.549mm,29.302mm) on Top Layer(Sig/Pwr) And Track (78.343mm,26.681mm)(78.343mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R85-2(77.549mm,27.552mm) on Top Layer(Sig/Pwr) And Track (76.755mm,26.681mm)(76.755mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R85-2(77.549mm,27.552mm) on Top Layer(Sig/Pwr) And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R85-2(77.549mm,27.552mm) on Top Layer(Sig/Pwr) And Track (78.33mm,26.681mm)(78.33mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R85-2(77.549mm,27.552mm) on Top Layer(Sig/Pwr) And Track (78.343mm,26.681mm)(78.343mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R86-1(80.724mm,29.302mm) on Top Layer(Sig/Pwr) And Track (79.93mm,26.681mm)(79.93mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R86-1(80.724mm,29.302mm) on Top Layer(Sig/Pwr) And Track (81.505mm,26.681mm)(81.505mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R86-1(80.724mm,29.302mm) on Top Layer(Sig/Pwr) And Track (81.518mm,26.681mm)(81.518mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R86-2(80.724mm,27.552mm) on Top Layer(Sig/Pwr) And Track (79.93mm,26.681mm)(79.93mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R86-2(80.724mm,27.552mm) on Top Layer(Sig/Pwr) And Track (81.505mm,26.681mm)(81.505mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R86-2(80.724mm,27.552mm) on Top Layer(Sig/Pwr) And Track (81.518mm,26.681mm)(81.518mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R87-1(83.899mm,29.302mm) on Top Layer(Sig/Pwr) And Track (83.105mm,26.681mm)(83.105mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R87-1(83.899mm,29.302mm) on Top Layer(Sig/Pwr) And Track (84.68mm,26.681mm)(84.68mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R87-1(83.899mm,29.302mm) on Top Layer(Sig/Pwr) And Track (84.693mm,26.681mm)(84.693mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R87-2(83.899mm,27.552mm) on Top Layer(Sig/Pwr) And Track (83.105mm,26.681mm)(83.105mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R87-2(83.899mm,27.552mm) on Top Layer(Sig/Pwr) And Track (84.68mm,26.681mm)(84.68mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R87-2(83.899mm,27.552mm) on Top Layer(Sig/Pwr) And Track (84.693mm,26.681mm)(84.693mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R88-1(87.074mm,29.302mm) on Top Layer(Sig/Pwr) And Track (86.28mm,26.681mm)(86.28mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R88-1(87.074mm,29.302mm) on Top Layer(Sig/Pwr) And Track (87.855mm,26.681mm)(87.855mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R88-1(87.074mm,29.302mm) on Top Layer(Sig/Pwr) And Track (87.868mm,26.681mm)(87.868mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R88-2(87.074mm,27.552mm) on Top Layer(Sig/Pwr) And Track (86.28mm,26.681mm)(86.28mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R88-2(87.074mm,27.552mm) on Top Layer(Sig/Pwr) And Track (87.855mm,26.681mm)(87.855mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R88-2(87.074mm,27.552mm) on Top Layer(Sig/Pwr) And Track (87.868mm,26.681mm)(87.868mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R89-1(90.223mm,29.302mm) on Top Layer(Sig/Pwr) And Track (89.43mm,26.681mm)(89.43mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R89-1(90.223mm,29.302mm) on Top Layer(Sig/Pwr) And Track (89.443mm,26.681mm)(89.443mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R89-1(90.223mm,29.302mm) on Top Layer(Sig/Pwr) And Track (91.005mm,26.681mm)(91.005mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R89-1(90.223mm,29.302mm) on Top Layer(Sig/Pwr) And Track (91.017mm,26.681mm)(91.017mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R89-2(90.223mm,27.552mm) on Top Layer(Sig/Pwr) And Track (89.43mm,26.681mm)(89.43mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R89-2(90.223mm,27.552mm) on Top Layer(Sig/Pwr) And Track (89.443mm,26.681mm)(89.443mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R89-2(90.223mm,27.552mm) on Top Layer(Sig/Pwr) And Track (91.005mm,26.681mm)(91.005mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R89-2(90.223mm,27.552mm) on Top Layer(Sig/Pwr) And Track (91.017mm,26.681mm)(91.017mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R90-1(93.399mm,29.314mm) on Top Layer(Sig/Pwr) And Track (92.605mm,26.692mm)(92.605mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R90-1(93.399mm,29.314mm) on Top Layer(Sig/Pwr) And Track (94.18mm,26.692mm)(94.18mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R90-1(93.399mm,29.314mm) on Top Layer(Sig/Pwr) And Track (94.192mm,26.692mm)(94.192mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R90-2(93.399mm,27.564mm) on Top Layer(Sig/Pwr) And Track (92.605mm,26.692mm)(92.605mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R90-2(93.399mm,27.564mm) on Top Layer(Sig/Pwr) And Track (94.18mm,26.692mm)(94.18mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R90-2(93.399mm,27.564mm) on Top Layer(Sig/Pwr) And Track (94.192mm,26.692mm)(94.192mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R9-1(15.418mm,54.444mm) on Top Layer(Sig/Pwr) And Track (14.624mm,51.822mm)(14.624mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R9-1(15.418mm,54.444mm) on Top Layer(Sig/Pwr) And Track (16.212mm,51.822mm)(16.212mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R91-1(96.599mm,29.314mm) on Top Layer(Sig/Pwr) And Track (95.805mm,26.692mm)(95.805mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R91-1(96.599mm,29.314mm) on Top Layer(Sig/Pwr) And Track (97.38mm,26.692mm)(97.38mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R91-1(96.599mm,29.314mm) on Top Layer(Sig/Pwr) And Track (97.393mm,26.692mm)(97.393mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R91-2(96.599mm,27.564mm) on Top Layer(Sig/Pwr) And Track (95.805mm,26.692mm)(95.805mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R91-2(96.599mm,27.564mm) on Top Layer(Sig/Pwr) And Track (97.38mm,26.692mm)(97.38mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R91-2(96.599mm,27.564mm) on Top Layer(Sig/Pwr) And Track (97.393mm,26.692mm)(97.393mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R9-2(15.418mm,52.694mm) on Top Layer(Sig/Pwr) And Track (14.624mm,51.822mm)(14.624mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R9-2(15.418mm,52.694mm) on Top Layer(Sig/Pwr) And Track (16.212mm,51.822mm)(16.212mm,55.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R92-1(99.774mm,29.314mm) on Top Layer(Sig/Pwr) And Track (100.555mm,26.692mm)(100.555mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R92-1(99.774mm,29.314mm) on Top Layer(Sig/Pwr) And Track (100.568mm,26.692mm)(100.568mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R92-1(99.774mm,29.314mm) on Top Layer(Sig/Pwr) And Track (98.98mm,26.692mm)(98.98mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R92-2(99.774mm,27.564mm) on Top Layer(Sig/Pwr) And Track (100.555mm,26.692mm)(100.555mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R92-2(99.774mm,27.564mm) on Top Layer(Sig/Pwr) And Track (100.568mm,26.692mm)(100.568mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R92-2(99.774mm,27.564mm) on Top Layer(Sig/Pwr) And Track (98.98mm,26.692mm)(98.98mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R93-1(102.974mm,29.314mm) on Top Layer(Sig/Pwr) And Track (102.181mm,26.692mm)(102.181mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R93-1(102.974mm,29.314mm) on Top Layer(Sig/Pwr) And Track (103.756mm,26.692mm)(103.756mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R93-1(102.974mm,29.314mm) on Top Layer(Sig/Pwr) And Track (103.768mm,26.692mm)(103.768mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R93-2(102.974mm,27.564mm) on Top Layer(Sig/Pwr) And Track (102.181mm,26.692mm)(102.181mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R93-2(102.974mm,27.564mm) on Top Layer(Sig/Pwr) And Track (103.756mm,26.692mm)(103.756mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R93-2(102.974mm,27.564mm) on Top Layer(Sig/Pwr) And Track (103.768mm,26.692mm)(103.768mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R94-1(106.175mm,29.314mm) on Top Layer(Sig/Pwr) And Track (105.381mm,26.692mm)(105.381mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R94-1(106.175mm,29.314mm) on Top Layer(Sig/Pwr) And Track (106.956mm,26.692mm)(106.956mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R94-1(106.175mm,29.314mm) on Top Layer(Sig/Pwr) And Track (106.969mm,26.692mm)(106.969mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R94-2(106.175mm,27.564mm) on Top Layer(Sig/Pwr) And Track (105.381mm,26.692mm)(105.381mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R94-2(106.175mm,27.564mm) on Top Layer(Sig/Pwr) And Track (106.956mm,26.692mm)(106.956mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R94-2(106.175mm,27.564mm) on Top Layer(Sig/Pwr) And Track (106.969mm,26.692mm)(106.969mm,30.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R95-1(79.124mm,27.552mm) on Top Layer(Sig/Pwr) And Track (78.33mm,26.681mm)(78.33mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R95-1(79.124mm,27.552mm) on Top Layer(Sig/Pwr) And Track (78.343mm,26.681mm)(78.343mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R95-1(79.124mm,27.552mm) on Top Layer(Sig/Pwr) And Track (79.918mm,26.681mm)(79.918mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R95-2(79.124mm,29.302mm) on Top Layer(Sig/Pwr) And Track (78.33mm,26.681mm)(78.33mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R95-2(79.124mm,29.302mm) on Top Layer(Sig/Pwr) And Track (78.343mm,26.681mm)(78.343mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R95-2(79.124mm,29.302mm) on Top Layer(Sig/Pwr) And Track (79.918mm,26.681mm)(79.918mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R96-1(82.299mm,27.552mm) on Top Layer(Sig/Pwr) And Track (81.505mm,26.681mm)(81.505mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R96-1(82.299mm,27.552mm) on Top Layer(Sig/Pwr) And Track (81.518mm,26.681mm)(81.518mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R96-1(82.299mm,27.552mm) on Top Layer(Sig/Pwr) And Track (83.093mm,26.681mm)(83.093mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R96-2(82.299mm,29.302mm) on Top Layer(Sig/Pwr) And Track (81.505mm,26.681mm)(81.505mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R96-2(82.299mm,29.302mm) on Top Layer(Sig/Pwr) And Track (81.518mm,26.681mm)(81.518mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R96-2(82.299mm,29.302mm) on Top Layer(Sig/Pwr) And Track (83.093mm,26.681mm)(83.093mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R97-1(85.474mm,27.552mm) on Top Layer(Sig/Pwr) And Track (84.68mm,26.681mm)(84.68mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R97-1(85.474mm,27.552mm) on Top Layer(Sig/Pwr) And Track (84.693mm,26.681mm)(84.693mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R97-1(85.474mm,27.552mm) on Top Layer(Sig/Pwr) And Track (86.268mm,26.681mm)(86.268mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R97-2(85.474mm,29.302mm) on Top Layer(Sig/Pwr) And Track (84.68mm,26.681mm)(84.68mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R97-2(85.474mm,29.302mm) on Top Layer(Sig/Pwr) And Track (84.693mm,26.681mm)(84.693mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R97-2(85.474mm,29.302mm) on Top Layer(Sig/Pwr) And Track (86.268mm,26.681mm)(86.268mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R98-1(88.649mm,27.552mm) on Top Layer(Sig/Pwr) And Track (87.855mm,26.681mm)(87.855mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R98-1(88.649mm,27.552mm) on Top Layer(Sig/Pwr) And Track (87.868mm,26.681mm)(87.868mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R98-1(88.649mm,27.552mm) on Top Layer(Sig/Pwr) And Track (89.43mm,26.681mm)(89.43mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R98-1(88.649mm,27.552mm) on Top Layer(Sig/Pwr) And Track (89.443mm,26.681mm)(89.443mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R98-2(88.649mm,29.302mm) on Top Layer(Sig/Pwr) And Track (87.855mm,26.681mm)(87.855mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R98-2(88.649mm,29.302mm) on Top Layer(Sig/Pwr) And Track (87.868mm,26.681mm)(87.868mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R98-2(88.649mm,29.302mm) on Top Layer(Sig/Pwr) And Track (89.43mm,26.681mm)(89.43mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R98-2(88.649mm,29.302mm) on Top Layer(Sig/Pwr) And Track (89.443mm,26.681mm)(89.443mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R99-1(91.798mm,27.552mm) on Top Layer(Sig/Pwr) And Track (91.005mm,26.681mm)(91.005mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R99-1(91.798mm,27.552mm) on Top Layer(Sig/Pwr) And Track (91.017mm,26.681mm)(91.017mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R99-1(91.798mm,27.552mm) on Top Layer(Sig/Pwr) And Track (92.592mm,26.681mm)(92.592mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R99-2(91.798mm,29.302mm) on Top Layer(Sig/Pwr) And Track (91.005mm,26.681mm)(91.005mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad R99-2(91.798mm,29.302mm) on Top Layer(Sig/Pwr) And Track (91.017mm,26.681mm)(91.017mm,30.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad R99-2(91.798mm,29.302mm) on Top Layer(Sig/Pwr) And Track (92.592mm,26.681mm)(92.592mm,30.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad S2-1(1.256mm,30.759mm) on Top Layer(Sig/Pwr) And Text "J1" (0.154mm,29.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U-1(116.967mm,13.74mm) on Top Layer(Sig/Pwr) And Track (117.512mm,9.315mm)(117.512mm,13.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U10-9(52.438mm,73.205mm) on Top Layer(Sig/Pwr) And Text "U20" (51.486mm,72.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U11-10(39.421mm,73.334mm) on Top Layer(Sig/Pwr) And Text "U24" (37.643mm,72.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U11-9(38.151mm,73.334mm) on Top Layer(Sig/Pwr) And Text "U24" (37.643mm,72.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U13-10(63.587mm,24.308mm) on Top Layer(Sig/Pwr) And Text "R193" (64.644mm,23.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.2mm) Between Pad U13-11(63.587mm,25.578mm) on Top Layer(Sig/Pwr) And Text "R193" (64.644mm,23.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U13-9(63.587mm,23.038mm) on Top Layer(Sig/Pwr) And Text "R193" (64.644mm,23.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U14-1(71.46mm,40.217mm) on Bottom Layer(Sig/Pwr) And Text "C38" (71.323mm,39.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U14-2(70.96mm,40.217mm) on Bottom Layer(Sig/Pwr) And Text "C38" (71.323mm,39.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U14-3(70.46mm,40.217mm) on Bottom Layer(Sig/Pwr) And Text "C38" (71.323mm,39.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U14-4(69.96mm,40.217mm) on Bottom Layer(Sig/Pwr) And Text "C38" (71.323mm,39.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad U14-5(69.46mm,40.217mm) on Bottom Layer(Sig/Pwr) And Text "C38" (71.323mm,39.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.2mm) Between Pad U15-9(63.587mm,35.158mm) on Top Layer(Sig/Pwr) And Text "C37" (60.884mm,34.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad U16-9(63.587mm,47.299mm) on Top Layer(Sig/Pwr) And Text "C40" (60.858mm,47.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U19-1(31.42mm,10.569mm) on Top Layer(Sig/Pwr) And Text "U22" (30.811mm,8.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.2mm) Between Pad U19-2(32.69mm,10.569mm) on Top Layer(Sig/Pwr) And Text "U22" (30.811mm,8.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U2-1(48.22mm,10.653mm) on Top Layer(Sig/Pwr) And Text "U9" (47.498mm,9.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U21-10(46.289mm,51.249mm) on Top Layer(Sig/Pwr) And Text "C57" (46.152mm,51.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U21-9(46.289mm,51.899mm) on Top Layer(Sig/Pwr) And Text "C57" (46.152mm,51.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U23-10(46.289mm,30.247mm) on Top Layer(Sig/Pwr) And Text "C46" (46.152mm,30.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U23-9(46.289mm,30.897mm) on Top Layer(Sig/Pwr) And Text "C46" (46.152mm,30.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U25-16(109.784mm,36.702mm) on Top Layer(Sig/Pwr) And Text "R262" (108.788mm,36.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.2mm) Between Pad U25-9(109.784mm,45.592mm) on Top Layer(Sig/Pwr) And Text "D25" (107.262mm,45.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U26-10(46.289mm,40.773mm) on Top Layer(Sig/Pwr) And Text "C53" (46.152mm,40.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U26-9(46.289mm,41.423mm) on Top Layer(Sig/Pwr) And Text "C53" (46.152mm,40.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad U27-10(66.843mm,71.916mm) on Bottom Layer(Sig/Pwr) And Text "FL4" (68.123mm,69.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U27-3(67.843mm,76.216mm) on Bottom Layer(Sig/Pwr) And Text "R265" (71.607mm,76.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U27-4(68.343mm,76.216mm) on Bottom Layer(Sig/Pwr) And Text "R265" (71.607mm,76.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U27-5(68.843mm,76.216mm) on Bottom Layer(Sig/Pwr) And Text "R265" (71.607mm,76.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.2mm) Between Pad U27-7(68.343mm,71.916mm) on Bottom Layer(Sig/Pwr) And Text "FL4" (68.123mm,69.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.2mm) Between Pad U27-8(67.843mm,71.916mm) on Bottom Layer(Sig/Pwr) And Text "FL4" (68.123mm,69.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.2mm) Between Pad U27-9(67.343mm,71.916mm) on Bottom Layer(Sig/Pwr) And Text "FL4" (68.123mm,69.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U3-1(117.145mm,73.595mm) on Top Layer(Sig/Pwr) And Track (117.69mm,69.17mm)(117.69mm,73.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U3-4(113.335mm,73.595mm) on Top Layer(Sig/Pwr) And Track (112.79mm,69.17mm)(112.79mm,73.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U3-5(113.335mm,68.645mm) on Top Layer(Sig/Pwr) And Track (112.79mm,69.17mm)(112.79mm,73.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U3-6(114.605mm,68.645mm) on Top Layer(Sig/Pwr) And Text "C24" (114.427mm,67.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U3-7(115.875mm,68.645mm) on Top Layer(Sig/Pwr) And Text "C24" (114.427mm,67.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U3-8(117.145mm,68.645mm) on Top Layer(Sig/Pwr) And Track (117.69mm,69.17mm)(117.69mm,73.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U-4(113.157mm,13.74mm) on Top Layer(Sig/Pwr) And Track (112.612mm,9.315mm)(112.612mm,13.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U4-9(23.262mm,73.057mm) on Top Layer(Sig/Pwr) And Text "U6" (22.682mm,72.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U-5(113.157mm,8.79mm) on Top Layer(Sig/Pwr) And Track (112.612mm,9.315mm)(112.612mm,13.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.2mm) Between Pad U5-6(118.831mm,40.065mm) on Bottom Layer(Sig/Pwr) And Text "C27" (120.574mm,39.179mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U-8(116.967mm,8.79mm) on Top Layer(Sig/Pwr) And Track (117.512mm,9.315mm)(117.512mm,13.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.2mm) Between Pad U8-10(61.103mm,4.835mm) on Bottom Layer(Sig/Pwr) And Text "C31" (60.782mm,4.355mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
Rule Violations :3254

Processing Rule : Silk to Silk (Clearance=0.2mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.2mm) Between Arc (12.271mm,17.501mm) on Top Overlay And Text "C3" (11.049mm,16.903mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.2mm) Between Arc (12.271mm,17.501mm) on Top Overlay And Text "C3" (11.049mm,16.903mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.2mm) Between Arc (12.271mm,17.501mm) on Top Overlay And Text "C3" (11.049mm,16.903mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.2mm) Between Arc (12.271mm,17.501mm) on Top Overlay And Text "C3" (11.049mm,16.903mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.2mm) Between Arc (12.271mm,17.501mm) on Top Overlay And Text "C3" (11.049mm,16.903mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.2mm) Between Arc (12.271mm,17.501mm) on Top Overlay And Text "C3" (11.049mm,16.903mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.2mm) Between Arc (12.271mm,17.501mm) on Top Overlay And Text "C3" (11.049mm,16.903mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.2mm) Between Arc (12.271mm,17.501mm) on Top Overlay And Text "C3" (11.049mm,16.903mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (30.92mm,8.899mm) on Top Overlay And Text "U22" (30.811mm,8.981mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (47.72mm,8.983mm) on Top Overlay And Text "R146" (45.72mm,8.902mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (47.72mm,8.983mm) on Top Overlay And Text "U9" (47.498mm,9.181mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.2mm) Between Arc (47.82mm,72.226mm) on Top Overlay And Text "C55" (48.032mm,72.376mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.2mm) Between Text "C11" (42.301mm,49.89mm) on Top Overlay And Track (38.64mm,48.317mm)(42.132mm,48.317mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "C11" (42.301mm,49.89mm) on Top Overlay And Track (38.64mm,48.33mm)(42.132mm,48.33mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.2mm) Between Text "C11" (42.301mm,49.89mm) on Top Overlay And Track (38.64mm,49.917mm)(42.132mm,49.917mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.2mm) Between Text "C11" (42.301mm,49.89mm) on Top Overlay And Track (42.132mm,46.73mm)(42.132mm,48.317mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.2mm) Between Text "C11" (42.301mm,49.89mm) on Top Overlay And Track (42.132mm,48.33mm)(42.132mm,49.917mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "C12" (17.105mm,38.747mm) on Top Overlay And Track (16.923mm,36.354mm)(16.923mm,39.846mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.2mm) Between Text "C13" (17.805mm,55.943mm) on Top Overlay And Text "R7" (19.456mm,55.917mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.2mm) Between Text "C15" (13.444mm,47.508mm) on Top Overlay And Track (13.329mm,43.884mm)(13.329mm,47.376mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.2mm) Between Text "C15" (13.444mm,47.508mm) on Top Overlay And Track (13.329mm,47.376mm)(14.916mm,47.376mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.2mm) Between Text "C15" (13.444mm,47.508mm) on Top Overlay And Track (14.916mm,43.884mm)(14.916mm,47.376mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "C16" (13.345mm,42.022mm) on Top Overlay And Track (13.354mm,38.4mm)(13.354mm,41.892mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.2mm) Between Text "C16" (13.345mm,42.022mm) on Top Overlay And Track (13.354mm,41.892mm)(14.942mm,41.892mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.2mm) Between Text "C16" (13.345mm,42.022mm) on Top Overlay And Track (14.942mm,38.4mm)(14.942mm,41.892mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.2mm) Between Text "C16" (13.345mm,42.022mm) on Top Overlay And Track (15.089mm,42.176mm)(15.089mm,43.676mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C17" (36.093mm,33.489mm) on Top Overlay And Track (36.201mm,32.81mm)(36.201mm,34.398mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.2mm) Between Text "C17" (36.093mm,33.489mm) on Top Overlay And Track (36.201mm,34.398mm)(39.694mm,34.398mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.095mm < 0.2mm) Between Text "C18" (42.301mm,48.251mm) on Top Overlay And Track (38.64mm,46.73mm)(42.132mm,46.73mm) on Top Overlay Silk Text to Silk Clearance [0.095mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.2mm) Between Text "C18" (42.301mm,48.251mm) on Top Overlay And Track (38.64mm,48.317mm)(42.132mm,48.317mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.2mm) Between Text "C18" (42.301mm,48.251mm) on Top Overlay And Track (38.64mm,48.33mm)(42.132mm,48.33mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.2mm) Between Text "C18" (42.301mm,48.251mm) on Top Overlay And Track (42.132mm,46.73mm)(42.132mm,48.317mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.2mm) Between Text "C18" (42.301mm,48.251mm) on Top Overlay And Track (42.132mm,48.33mm)(42.132mm,49.917mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C19" (5.613mm,35.115mm) on Top Overlay And Track (5.334mm,35.827mm)(5.81mm,35.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C19" (5.613mm,35.115mm) on Top Overlay And Track (5.81mm,35.35mm)(6.128mm,35.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C19" (5.613mm,35.115mm) on Top Overlay And Track (7.08mm,35.35mm)(7.398mm,35.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.2mm) Between Text "C19" (5.613mm,35.115mm) on Top Overlay And Track (7.398mm,35.35mm)(7.874mm,35.827mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.2mm) Between Text "C21" (32.995mm,59.118mm) on Top Overlay And Text "R24" (34.569mm,59.092mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.2mm) Between Text "C21" (32.995mm,59.118mm) on Top Overlay And Track (34.665mm,58.481mm)(34.665mm,61.973mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.2mm) Between Text "C23" (117.704mm,10.248mm) on Top Overlay And Track (117.512mm,9.315mm)(117.512mm,13.215mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.2mm) Between Text "C23" (117.704mm,10.248mm) on Top Overlay And Track (117.823mm,11.074mm)(117.823mm,14.566mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.2mm) Between Text "C23" (117.704mm,10.248mm) on Top Overlay And Track (117.823mm,11.074mm)(119.411mm,11.074mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.2mm) Between Text "C25" (45.143mm,16.641mm) on Top Overlay And Track (44.139mm,16.473mm)(45.726mm,16.473mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.2mm) Between Text "C26" (34.519mm,76.288mm) on Top Overlay And Text "R60" (32.944mm,76.288mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.2mm) Between Text "C28" (34.696mm,68.389mm) on Top Overlay And Text "R81" (33.122mm,68.389mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "C29" (21.895mm,58.965mm) on Top Overlay And Text "R131" (23.52mm,58.965mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.2mm) Between Text "C29" (21.895mm,58.965mm) on Top Overlay And Track (23.612mm,58.362mm)(23.612mm,61.854mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.2mm) Between Text "C3" (11.049mm,16.903mm) on Top Overlay And Track (10.8mm,6.96mm)(10.8mm,17.628mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.2mm) Between Text "C32" (44.12mm,8.902mm) on Top Overlay And Text "R146" (45.72mm,8.902mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.2mm) Between Text "C33" (64.992mm,75.991mm) on Top Overlay And Track (63.828mm,75.827mm)(65.415mm,75.827mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.2mm) Between Text "C34" (50.692mm,76.07mm) on Top Overlay And Track (49.502mm,75.955mm)(51.09mm,75.955mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.2mm) Between Text "C35" (40.945mm,24.447mm) on Top Overlay And Track (40.876mm,22.214mm)(40.876mm,26.614mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C35" (40.945mm,24.447mm) on Top Overlay And Track (41.04mm,23.832mm)(41.04mm,27.324mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.2mm) Between Text "C35" (40.945mm,24.447mm) on Top Overlay And Track (42.615mm,23.832mm)(42.615mm,27.324mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.2mm) Between Text "C35" (40.945mm,24.447mm) on Top Overlay And Track (42.628mm,23.832mm)(42.628mm,27.324mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C36" (42.52mm,27.952mm) on Top Overlay And Text "R171" (40.945mm,27.926mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.2mm) Between Text "C43" (68.58mm,45.351mm) on Bottom Overlay And Track (66.538mm,45.627mm)(66.913mm,45.627mm) on Bottom Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.2mm) Between Text "C43" (68.58mm,45.351mm) on Bottom Overlay And Track (66.913mm,42.502mm)(66.913mm,45.627mm) on Bottom Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C44" (31.902mm,27.786mm) on Top Overlay And Text "R254" (30.378mm,27.774mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.2mm) Between Text "C45" (30.378mm,24.269mm) on Top Overlay And Track (30.218mm,22.214mm)(30.218mm,26.614mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C45" (30.378mm,24.269mm) on Top Overlay And Track (30.474mm,23.665mm)(30.474mm,27.158mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C45" (30.378mm,24.269mm) on Top Overlay And Track (31.998mm,23.665mm)(31.998mm,27.158mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.2mm) Between Text "C45" (30.378mm,24.269mm) on Top Overlay And Track (32.061mm,23.665mm)(32.061mm,27.158mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C47" (49.632mm,28.688mm) on Top Overlay And Track (49.748mm,28.061mm)(49.748mm,29.648mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.2mm) Between Text "C48" (28.463mm,16.711mm) on Top Overlay And Track (27.299mm,16.543mm)(28.886mm,16.543mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C49" (63.424mm,68.846mm) on Top Overlay And Text "R257" (61.824mm,68.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.2mm) Between Text "C5" (15.367mm,25.031mm) on Top Overlay And Track (13.146mm,25.046mm)(15.146mm,25.046mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.2mm) Between Text "C5" (15.367mm,25.031mm) on Top Overlay And Track (15.146mm,25.046mm)(15.146mm,28.446mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C51" (49.632mm,60.083mm) on Top Overlay And Track (49.727mm,59.48mm)(49.727mm,61.068mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.2mm) Between Text "C52" (28.514mm,8.649mm) on Top Overlay And Track (27.517mm,8.489mm)(29.105mm,8.489mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C54" (49.632mm,39.001mm) on Top Overlay And Track (49.748mm,38.424mm)(49.748mm,40.011mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.2mm) Between Text "C55" (48.032mm,72.376mm) on Top Overlay And Track (47.873mm,72.463mm)(47.873mm,75.955mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C55" (48.032mm,72.376mm) on Top Overlay And Track (47.873mm,72.463mm)(49.46mm,72.463mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C55" (48.032mm,72.376mm) on Top Overlay And Track (49.46mm,72.463mm)(49.46mm,75.955mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C55" (48.032mm,72.376mm) on Top Overlay And Track (49.502mm,72.463mm)(49.502mm,75.955mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C55" (48.032mm,72.376mm) on Top Overlay And Track (49.502mm,72.463mm)(51.09mm,72.463mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C56" (108.814mm,34.861mm) on Top Overlay And Track (108.896mm,34.252mm)(108.896mm,35.839mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C58" (49.632mm,49.567mm) on Top Overlay And Track (49.748mm,48.971mm)(49.748mm,50.558mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C6" (15.367mm,23.405mm) on Top Overlay And Track (15.475mm,22.826mm)(15.475mm,24.413mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "C8" (19.38mm,23.407mm) on Top Overlay And Track (19.477mm,22.826mm)(19.477mm,24.413mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.2mm) Between Text "D1" (11.074mm,22.364mm) on Top Overlay And Track (10.8mm,17.911mm)(10.8mm,28.579mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.2mm) Between Text "D1" (11.074mm,22.364mm) on Top Overlay And Track (8.031mm,22.229mm)(10.8mm,22.229mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.2mm) Between Text "D10" (92.558mm,33.445mm) on Top Overlay And Text "D18" (90.982mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.2mm) Between Text "D10" (92.558mm,33.445mm) on Top Overlay And Text "D19" (94.183mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.2mm) Between Text "D11" (95.896mm,33.445mm) on Top Overlay And Text "D19" (94.183mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.2mm) Between Text "D11" (95.896mm,33.445mm) on Top Overlay And Text "D21" (97.471mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.2mm) Between Text "D12" (99.012mm,33.445mm) on Top Overlay And Text "D21" (97.471mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.2mm) Between Text "D12" (99.012mm,33.445mm) on Top Overlay And Text "D22" (100.612mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.2mm) Between Text "D13" (102.209mm,33.445mm) on Top Overlay And Text "D22" (100.612mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (0.095mm < 0.2mm) Between Text "D13" (102.209mm,33.445mm) on Top Overlay And Text "D23" (103.835mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.095mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.2mm) Between Text "D14" (105.411mm,33.445mm) on Top Overlay And Text "D23" (103.835mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.2mm) Between Text "D14" (105.411mm,33.445mm) on Top Overlay And Text "D24" (107.088mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.2mm) Between Text "D2" (11.024mm,10.553mm) on Top Overlay And Track (10.8mm,6.96mm)(10.8mm,17.628mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "D2" (11.024mm,10.553mm) on Top Overlay And Track (8.031mm,11.278mm)(10.8mm,11.278mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.192mm < 0.2mm) Between Text "D20" (87.987mm,33.445mm) on Top Overlay And Text "D9" (89.707mm,33.445mm) on Top Overlay Silk Text to Silk Clearance [0.192mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D24" (107.088mm,33.445mm) on Top Overlay And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.2mm) Between Text "D24" (107.088mm,33.445mm) on Top Overlay And Track (108.905mm,32.652mm)(108.905mm,34.24mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.2mm) Between Text "D25" (107.262mm,45.575mm) on Top Overlay And Text "D36" (105.588mm,45.575mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D25" (107.262mm,45.575mm) on Top Overlay And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D26" (104.064mm,45.575mm) on Top Overlay And Text "D36" (105.588mm,45.575mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.2mm) Between Text "D26" (104.064mm,45.575mm) on Top Overlay And Text "D37" (102.387mm,45.575mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.2mm) Between Text "D27" (100.864mm,45.566mm) on Top Overlay And Text "D35" (99.184mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D27" (100.864mm,45.566mm) on Top Overlay And Text "D37" (102.387mm,45.575mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D28" (97.688mm,45.571mm) on Top Overlay And Text "D35" (99.184mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.2mm) Between Text "D28" (97.688mm,45.571mm) on Top Overlay And Text "D38" (96.011mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D29" (94.513mm,45.571mm) on Top Overlay And Text "D38" (96.011mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.2mm) Between Text "D29" (94.513mm,45.571mm) on Top Overlay And Text "D39" (92.836mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D30" (91.34mm,45.571mm) on Top Overlay And Text "D39" (92.836mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.2mm) Between Text "D30" (91.34mm,45.571mm) on Top Overlay And Text "D40" (89.663mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.2mm) Between Text "D31" (88.251mm,45.583mm) on Top Overlay And Text "D40" (89.663mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.008mm < 0.2mm) Between Text "D32" (85.043mm,45.583mm) on Top Overlay And Text "D41" (86.574mm,45.577mm) on Top Overlay Silk Text to Silk Clearance [0.008mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.2mm) Between Text "D32" (85.043mm,45.583mm) on Top Overlay And Text "D42" (83.366mm,45.577mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D33" (81.864mm,45.583mm) on Top Overlay And Text "D42" (83.366mm,45.577mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.2mm) Between Text "D33" (81.864mm,45.583mm) on Top Overlay And Text "D43" (80.187mm,45.583mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D34" (78.691mm,45.583mm) on Top Overlay And Text "D43" (80.187mm,45.583mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.2mm) Between Text "D34" (78.691mm,45.583mm) on Top Overlay And Text "D44" (77.014mm,45.579mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D44" (77.014mm,45.579mm) on Top Overlay And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.2mm) Between Text "D45" (70.404mm,36.824mm) on Bottom Overlay And Track (69.869mm,38.525mm)(71.457mm,38.525mm) on Bottom Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "D46" (66.644mm,36.824mm) on Bottom Overlay And Track (66.135mm,38.525mm)(67.723mm,38.525mm) on Bottom Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "D5" (77.03mm,33.448mm) on Top Overlay And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "FL1" (120.447mm,37.324mm) on Bottom Overlay And Track (120.466mm,36.976mm)(120.466mm,38.564mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "FL2" (60.858mm,2.704mm) on Bottom Overlay And Track (59.442mm,2.153mm)(59.442mm,3.74mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.022mm < 0.2mm) Between Text "FL4" (68.123mm,69.963mm) on Bottom Overlay And Track (65.208mm,69.158mm)(65.208mm,70.745mm) on Bottom Overlay Silk Text to Silk Clearance [0.022mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "FL4" (68.123mm,69.963mm) on Bottom Overlay And Track (65.208mm,70.745mm)(68.701mm,70.745mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "IC1" (16.332mm,21.246mm) on Top Overlay And Track (15.475mm,21.204mm)(18.967mm,21.204mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.2mm) Between Text "IC2" (19.736mm,51.599mm) on Top Overlay And Track (17.901mm,51.822mm)(19.488mm,51.822mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.2mm) Between Text "IC2" (19.736mm,51.599mm) on Top Overlay And Track (19.488mm,51.822mm)(19.488mm,55.315mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.2mm) Between Text "IC2" (19.736mm,51.599mm) on Top Overlay And Track (19.552mm,51.822mm)(19.552mm,55.315mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "IC2" (19.736mm,51.599mm) on Top Overlay And Track (19.552mm,51.822mm)(21.139mm,51.822mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.2mm) Between Text "IC2" (19.736mm,51.599mm) on Top Overlay And Track (21.139mm,51.822mm)(21.139mm,55.315mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.2mm) Between Text "IC3" (9.931mm,69.862mm) on Top Overlay And Track (10.357mm,69.59mm)(10.674mm,69.59mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "IC3" (9.931mm,69.862mm) on Top Overlay And Track (10.674mm,69.59mm)(11.151mm,70.066mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "IC3" (9.931mm,69.862mm) on Top Overlay And Track (11.151mm,70.066mm)(11.151mm,71.018mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "J2" (0.152mm,18.274mm) on Top Overlay And Track (0.284mm,17.911mm)(0.284mm,28.579mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M12" (84.734mm,68.262mm) on Top Overlay And Track (84.648mm,67.848mm)(84.648mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M12" (84.734mm,68.262mm) on Top Overlay And Track (84.66mm,67.848mm)(84.66mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M12" (84.734mm,68.262mm) on Top Overlay And Track (86.248mm,67.848mm)(86.248mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M12" (84.734mm,68.262mm) on Top Overlay And Track (86.26mm,67.848mm)(86.26mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M14" (108.636mm,68.262mm) on Top Overlay And Track (108.549mm,67.848mm)(108.549mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M14" (108.636mm,68.262mm) on Top Overlay And Track (108.562mm,67.848mm)(108.562mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M14" (108.636mm,68.262mm) on Top Overlay And Track (110.149mm,67.848mm)(110.149mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M14" (108.636mm,68.262mm) on Top Overlay And Track (110.162mm,67.848mm)(110.162mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M15" (79.985mm,68.262mm) on Top Overlay And Track (79.898mm,67.848mm)(79.898mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M15" (79.985mm,68.262mm) on Top Overlay And Track (79.91mm,67.848mm)(79.91mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M15" (79.985mm,68.262mm) on Top Overlay And Track (81.498mm,67.848mm)(81.498mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M15" (79.985mm,68.262mm) on Top Overlay And Track (81.51mm,67.848mm)(81.51mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M17" (103.835mm,68.262mm) on Top Overlay And Track (103.748mm,67.848mm)(103.748mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M17" (103.835mm,68.262mm) on Top Overlay And Track (103.761mm,67.848mm)(103.761mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M17" (103.835mm,68.262mm) on Top Overlay And Track (105.348mm,67.848mm)(105.348mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M17" (103.835mm,68.262mm) on Top Overlay And Track (105.361mm,67.848mm)(105.361mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M18" (75.209mm,68.262mm) on Top Overlay And Track (75.123mm,67.851mm)(75.123mm,71.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M18" (75.209mm,68.262mm) on Top Overlay And Track (75.135mm,67.851mm)(75.135mm,71.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M18" (75.209mm,68.262mm) on Top Overlay And Track (76.723mm,67.851mm)(76.723mm,71.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M18" (75.209mm,68.262mm) on Top Overlay And Track (76.735mm,67.851mm)(76.735mm,71.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M20" (99.035mm,68.262mm) on Top Overlay And Track (100.548mm,67.848mm)(100.548mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M20" (99.035mm,68.262mm) on Top Overlay And Track (100.56mm,67.848mm)(100.56mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M20" (99.035mm,68.262mm) on Top Overlay And Track (98.948mm,67.848mm)(98.948mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M20" (99.035mm,68.262mm) on Top Overlay And Track (98.96mm,67.848mm)(98.96mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M21" (70.434mm,68.262mm) on Top Overlay And Track (70.347mm,67.848mm)(70.347mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M21" (70.434mm,68.262mm) on Top Overlay And Track (70.36mm,67.848mm)(70.36mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M21" (70.434mm,68.262mm) on Top Overlay And Track (71.947mm,67.848mm)(71.947mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M21" (70.434mm,68.262mm) on Top Overlay And Track (71.96mm,67.848mm)(71.96mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "M23" (77.686mm,3.135mm) on Top Overlay And Track (76.406mm,3.898mm)(76.906mm,3.898mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.2mm) Between Text "M23" (77.686mm,3.135mm) on Top Overlay And Track (76.506mm,4.598mm)(76.906mm,4.598mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.2mm) Between Text "M23" (77.686mm,3.135mm) on Top Overlay And Track (76.906mm,3.898mm)(76.906mm,4.598mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M23" (77.686mm,3.135mm) on Top Overlay And Track (77.658mm,3.899mm)(77.658mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M23" (77.686mm,3.135mm) on Top Overlay And Track (77.658mm,3.899mm)(79.858mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M23" (77.686mm,3.135mm) on Top Overlay And Track (77.658mm,4.599mm)(77.802mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.2mm) Between Text "M23" (77.686mm,3.135mm) on Top Overlay And Track (77.802mm,4.599mm)(78.283mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.2mm) Between Text "M24" (108.68mm,75.206mm) on Top Overlay And Track (105.706mm,76.422mm)(107.906mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.2mm) Between Text "M24" (108.68mm,75.206mm) on Top Overlay And Track (107.281mm,75.722mm)(107.762mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "M24" (108.68mm,75.206mm) on Top Overlay And Track (107.762mm,75.722mm)(107.906mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.032mm < 0.2mm) Between Text "M24" (108.68mm,75.206mm) on Top Overlay And Track (107.906mm,75.722mm)(107.906mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.032mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.2mm) Between Text "M25" (81.214mm,3.228mm) on Top Overlay And Track (79.858mm,3.899mm)(80.358mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.2mm) Between Text "M25" (81.214mm,3.228mm) on Top Overlay And Track (79.958mm,4.599mm)(80.358mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "M25" (81.214mm,3.228mm) on Top Overlay And Track (80.358mm,3.899mm)(80.358mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M25" (81.214mm,3.228mm) on Top Overlay And Track (81.113mm,3.899mm)(81.113mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M25" (81.214mm,3.228mm) on Top Overlay And Track (81.113mm,3.899mm)(83.313mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M25" (81.214mm,3.228mm) on Top Overlay And Track (81.113mm,4.599mm)(81.256mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M25" (81.214mm,3.228mm) on Top Overlay And Track (81.256mm,4.599mm)(81.738mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.2mm) Between Text "M26" (105.183mm,75.205mm) on Top Overlay And Track (102.215mm,76.422mm)(104.414mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.2mm) Between Text "M26" (105.183mm,75.205mm) on Top Overlay And Track (103.789mm,75.722mm)(104.271mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.029mm < 0.2mm) Between Text "M26" (105.183mm,75.205mm) on Top Overlay And Track (104.271mm,75.722mm)(104.414mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.029mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.2mm) Between Text "M26" (105.183mm,75.205mm) on Top Overlay And Track (104.414mm,75.722mm)(104.414mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M26" (105.183mm,75.205mm) on Top Overlay And Track (105.206mm,75.722mm)(105.206mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M26" (105.183mm,75.205mm) on Top Overlay And Track (105.206mm,75.722mm)(105.606mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M26" (105.183mm,75.205mm) on Top Overlay And Track (105.206mm,76.422mm)(105.706mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.2mm) Between Text "M27" (84.597mm,3.135mm) on Top Overlay And Track (83.313mm,3.899mm)(83.813mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.2mm) Between Text "M27" (84.597mm,3.135mm) on Top Overlay And Track (83.413mm,4.599mm)(83.813mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.2mm) Between Text "M27" (84.597mm,3.135mm) on Top Overlay And Track (83.813mm,3.899mm)(83.813mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M27" (84.597mm,3.135mm) on Top Overlay And Track (84.593mm,3.899mm)(84.593mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M27" (84.597mm,3.135mm) on Top Overlay And Track (84.593mm,3.899mm)(86.792mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M27" (84.597mm,3.135mm) on Top Overlay And Track (84.593mm,4.599mm)(84.736mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.2mm) Between Text "M27" (84.597mm,3.135mm) on Top Overlay And Track (84.736mm,4.599mm)(85.218mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.2mm) Between Text "M28" (101.664mm,75.128mm) on Top Overlay And Track (100.284mm,75.722mm)(100.766mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.2mm) Between Text "M28" (101.664mm,75.128mm) on Top Overlay And Track (100.766mm,75.722mm)(100.909mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.2mm) Between Text "M28" (101.664mm,75.128mm) on Top Overlay And Track (100.909mm,75.722mm)(100.909mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M28" (101.664mm,75.128mm) on Top Overlay And Track (101.714mm,75.722mm)(101.714mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M28" (101.664mm,75.128mm) on Top Overlay And Track (101.714mm,75.722mm)(102.114mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M28" (101.664mm,75.128mm) on Top Overlay And Track (101.714mm,76.422mm)(102.215mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "M28" (101.664mm,75.128mm) on Top Overlay And Track (98.709mm,76.422mm)(100.909mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.2mm) Between Text "M29" (88.071mm,3.135mm) on Top Overlay And Track (86.792mm,3.899mm)(87.293mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.2mm) Between Text "M29" (88.071mm,3.135mm) on Top Overlay And Track (86.893mm,4.599mm)(87.293mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "M29" (88.071mm,3.135mm) on Top Overlay And Track (87.293mm,3.899mm)(87.293mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M29" (88.071mm,3.135mm) on Top Overlay And Track (88.082mm,3.772mm)(88.082mm,4.472mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M29" (88.071mm,3.135mm) on Top Overlay And Track (88.082mm,3.772mm)(90.282mm,3.772mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M29" (88.071mm,3.135mm) on Top Overlay And Track (88.082mm,4.472mm)(88.226mm,4.472mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.2mm) Between Text "M29" (88.071mm,3.135mm) on Top Overlay And Track (88.226mm,4.472mm)(88.707mm,4.472mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.2mm) Between Text "M30" (98.199mm,75.163mm) on Top Overlay And Track (95.204mm,76.422mm)(97.404mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.2mm) Between Text "M30" (98.199mm,75.163mm) on Top Overlay And Track (96.779mm,75.722mm)(97.26mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.2mm) Between Text "M30" (98.199mm,75.163mm) on Top Overlay And Track (97.26mm,75.722mm)(97.404mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.2mm) Between Text "M30" (98.199mm,75.163mm) on Top Overlay And Track (97.404mm,75.722mm)(97.404mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M30" (98.199mm,75.163mm) on Top Overlay And Track (98.209mm,75.722mm)(98.209mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M30" (98.199mm,75.163mm) on Top Overlay And Track (98.209mm,75.722mm)(98.609mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M30" (98.199mm,75.163mm) on Top Overlay And Track (98.209mm,76.422mm)(98.709mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.2mm) Between Text "M31" (91.561mm,3.07mm) on Top Overlay And Track (90.282mm,3.772mm)(90.782mm,3.772mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.048mm < 0.2mm) Between Text "M31" (91.561mm,3.07mm) on Top Overlay And Track (90.382mm,4.472mm)(90.782mm,4.472mm) on Top Overlay Silk Text to Silk Clearance [0.048mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "M31" (91.561mm,3.07mm) on Top Overlay And Track (90.782mm,3.772mm)(90.782mm,4.472mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M31" (91.561mm,3.07mm) on Top Overlay And Track (91.603mm,3.899mm)(91.603mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M31" (91.561mm,3.07mm) on Top Overlay And Track (91.603mm,3.899mm)(93.803mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M31" (91.561mm,3.07mm) on Top Overlay And Track (91.603mm,4.599mm)(91.747mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.2mm) Between Text "M31" (91.561mm,3.07mm) on Top Overlay And Track (91.747mm,4.599mm)(92.228mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.2mm) Between Text "M32" (94.77mm,75.267mm) on Top Overlay And Track (91.699mm,76.422mm)(93.899mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.2mm) Between Text "M32" (94.77mm,75.267mm) on Top Overlay And Track (93.755mm,75.722mm)(93.899mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.2mm) Between Text "M32" (94.77mm,75.267mm) on Top Overlay And Track (93.899mm,75.722mm)(93.899mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M32" (94.77mm,75.267mm) on Top Overlay And Track (94.704mm,75.722mm)(94.704mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M32" (94.77mm,75.267mm) on Top Overlay And Track (94.704mm,75.722mm)(95.104mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M32" (94.77mm,75.267mm) on Top Overlay And Track (94.704mm,76.422mm)(95.204mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.2mm) Between Text "M32" (94.77mm,75.267mm) on Top Overlay And Track (95.054mm,75.722mm)(95.754mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.2mm) Between Text "M33" (95.082mm,3.135mm) on Top Overlay And Track (93.803mm,3.899mm)(94.303mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.2mm) Between Text "M33" (95.082mm,3.135mm) on Top Overlay And Track (93.903mm,4.599mm)(94.303mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "M33" (95.082mm,3.135mm) on Top Overlay And Track (94.303mm,3.899mm)(94.303mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M33" (95.082mm,3.135mm) on Top Overlay And Track (95.108mm,3.899mm)(95.108mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M33" (95.082mm,3.135mm) on Top Overlay And Track (95.108mm,3.899mm)(97.308mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M33" (95.082mm,3.135mm) on Top Overlay And Track (95.108mm,4.599mm)(95.252mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.2mm) Between Text "M33" (95.082mm,3.135mm) on Top Overlay And Track (95.252mm,4.599mm)(95.733mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M34" (88.226mm,72.048mm) on Top Overlay And Text "R35" (89.332mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M34" (88.226mm,72.048mm) on Top Overlay And Text "R38" (87.732mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "M34" (88.226mm,72.048mm) on Top Overlay And Track (87.346mm,72.815mm)(90.838mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.2mm) Between Text "M35" (98.587mm,3.133mm) on Top Overlay And Track (97.308mm,3.899mm)(97.808mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.2mm) Between Text "M35" (98.587mm,3.133mm) on Top Overlay And Track (97.408mm,4.599mm)(97.808mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "M35" (98.587mm,3.133mm) on Top Overlay And Track (97.808mm,3.899mm)(97.808mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M35" (98.587mm,3.133mm) on Top Overlay And Track (98.613mm,3.899mm)(100.813mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M35" (98.587mm,3.133mm) on Top Overlay And Track (98.613mm,3.899mm)(98.613mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M35" (98.587mm,3.133mm) on Top Overlay And Track (98.613mm,4.599mm)(98.757mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.2mm) Between Text "M35" (98.587mm,3.133mm) on Top Overlay And Track (98.757mm,4.599mm)(99.238mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.2mm) Between Text "M36" (84.722mm,79.49mm) on Top Overlay And Track (83.868mm,79.355mm)(87.361mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.2mm) Between Text "M37" (102.092mm,3.135mm) on Top Overlay And Track (100.813mm,3.899mm)(101.313mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.2mm) Between Text "M37" (102.092mm,3.135mm) on Top Overlay And Track (100.913mm,4.599mm)(101.313mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "M37" (102.092mm,3.135mm) on Top Overlay And Track (101.313mm,3.899mm)(101.313mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M37" (102.092mm,3.135mm) on Top Overlay And Track (102.119mm,3.899mm)(102.119mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M37" (102.092mm,3.135mm) on Top Overlay And Track (102.119mm,3.899mm)(104.318mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M37" (102.092mm,3.135mm) on Top Overlay And Track (102.119mm,4.599mm)(102.262mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.2mm) Between Text "M37" (102.092mm,3.135mm) on Top Overlay And Track (102.262mm,4.599mm)(102.744mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.083mm < 0.2mm) Between Text "M38" (84.254mm,75.204mm) on Top Overlay And Track (81.285mm,76.422mm)(83.485mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.083mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.2mm) Between Text "M38" (84.254mm,75.204mm) on Top Overlay And Track (82.86mm,75.722mm)(83.341mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.029mm < 0.2mm) Between Text "M38" (84.254mm,75.204mm) on Top Overlay And Track (83.341mm,75.722mm)(83.485mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.029mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.2mm) Between Text "M38" (84.254mm,75.204mm) on Top Overlay And Track (83.485mm,75.722mm)(83.485mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M38" (84.254mm,75.204mm) on Top Overlay And Track (84.265mm,75.722mm)(84.265mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M38" (84.254mm,75.204mm) on Top Overlay And Track (84.265mm,75.722mm)(84.665mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M38" (84.254mm,75.204mm) on Top Overlay And Track (84.265mm,76.422mm)(84.765mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.2mm) Between Text "M39" (105.597mm,3.135mm) on Top Overlay And Track (104.318mm,3.899mm)(104.819mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.2mm) Between Text "M39" (105.597mm,3.135mm) on Top Overlay And Track (104.419mm,4.599mm)(104.819mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "M39" (105.597mm,3.135mm) on Top Overlay And Track (104.819mm,3.899mm)(104.819mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M39" (105.597mm,3.135mm) on Top Overlay And Track (105.624mm,3.899mm)(105.624mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M39" (105.597mm,3.135mm) on Top Overlay And Track (105.624mm,3.899mm)(107.824mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M39" (105.597mm,3.135mm) on Top Overlay And Track (105.624mm,4.599mm)(105.767mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.2mm) Between Text "M39" (105.597mm,3.135mm) on Top Overlay And Track (105.767mm,4.599mm)(106.249mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.2mm) Between Text "M40" (77.713mm,79.49mm) on Top Overlay And Track (76.858mm,79.355mm)(80.351mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "M41" (109.108mm,3.197mm) on Top Overlay And Track (107.824mm,3.899mm)(108.324mm,3.899mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.2mm) Between Text "M41" (109.108mm,3.197mm) on Top Overlay And Track (107.924mm,4.599mm)(108.324mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.2mm) Between Text "M41" (109.108mm,3.197mm) on Top Overlay And Track (108.324mm,3.899mm)(108.324mm,4.599mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (0.029mm < 0.2mm) Between Text "M42" (74.21mm,79.484mm) on Top Overlay And Track (73.353mm,79.355mm)(76.845mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.029mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M43" (85.93mm,20.696mm) on Top Overlay And Text "M60" (86.199mm,22.112mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M43" (85.93mm,20.696mm) on Top Overlay And Text "R206" (85.885mm,20.231mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M43" (85.93mm,20.696mm) on Top Overlay And Track (82.217mm,21.34mm)(85.71mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M43" (85.93mm,20.696mm) on Top Overlay And Track (85.71mm,19.753mm)(85.71mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.2mm) Between Text "M43" (85.93mm,20.696mm) on Top Overlay And Track (86.119mm,21.086mm)(86.119mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (0.095mm < 0.2mm) Between Text "M43" (85.93mm,20.696mm) on Top Overlay And Track (86.119mm,21.086mm)(86.519mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.095mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.2mm) Between Text "M43" (85.93mm,20.696mm) on Top Overlay And Track (86.119mm,21.786mm)(86.619mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M44" (115.799mm,31.025mm) on Top Overlay And Text "R192" (114.046mm,31.66mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M44" (115.799mm,31.025mm) on Top Overlay And Track (114.141mm,31.03mm)(115.728mm,31.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M44" (115.799mm,31.025mm) on Top Overlay And Track (115.423mm,31.287mm)(116.123mm,31.287mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M44" (115.799mm,31.025mm) on Top Overlay And Track (115.473mm,31.687mm)(116.123mm,31.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M44" (115.799mm,31.025mm) on Top Overlay And Track (115.728mm,27.537mm)(115.728mm,31.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M44" (115.799mm,31.025mm) on Top Overlay And Track (116.123mm,31.287mm)(116.123mm,31.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.2mm) Between Text "M44" (115.799mm,31.025mm) on Top Overlay And Track (116.123mm,31.637mm)(116.123mm,32.337mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.2mm) Between Text "M44" (115.799mm,31.025mm) on Top Overlay And Track (117.596mm,30.814mm)(117.596mm,34.307mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.2mm) Between Text "M45" (69.822mm,32.111mm) on Top Overlay And Track (69.119mm,30.689mm)(69.619mm,30.689mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.2mm) Between Text "M45" (69.822mm,32.111mm) on Top Overlay And Track (69.219mm,31.389mm)(69.619mm,31.389mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.2mm) Between Text "M45" (69.822mm,32.111mm) on Top Overlay And Track (69.619mm,30.689mm)(69.619mm,31.389mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M45" (69.822mm,32.111mm) on Top Overlay And Track (70.041mm,29.064mm)(70.041mm,32.556mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.2mm) Between Text "M46" (64.912mm,20.357mm) on Top Overlay And Track (65.113mm,21.078mm)(65.113mm,21.778mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.2mm) Between Text "M46" (64.912mm,20.357mm) on Top Overlay And Track (65.113mm,21.078mm)(65.513mm,21.078mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.2mm) Between Text "M46" (64.912mm,20.357mm) on Top Overlay And Track (65.113mm,21.778mm)(65.613mm,21.778mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M47" (71.926mm,20.365mm) on Top Overlay And Text "R205" (71.888mm,20.223mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M47" (71.926mm,20.365mm) on Top Overlay And Track (68.222mm,21.332mm)(71.714mm,21.332mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M47" (71.926mm,20.365mm) on Top Overlay And Track (71.714mm,19.745mm)(71.714mm,21.332mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.2mm) Between Text "M47" (71.926mm,20.365mm) on Top Overlay And Track (72.124mm,21.086mm)(72.124mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.2mm) Between Text "M47" (71.926mm,20.365mm) on Top Overlay And Track (72.124mm,21.086mm)(72.524mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.2mm) Between Text "M47" (71.926mm,20.365mm) on Top Overlay And Track (72.124mm,21.786mm)(72.624mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.2mm) Between Text "M48" (78.907mm,20.365mm) on Top Overlay And Text "M59" (79.214mm,22.111mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M48" (78.907mm,20.365mm) on Top Overlay And Text "R208" (78.9mm,20.231mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M48" (78.907mm,20.365mm) on Top Overlay And Track (75.232mm,21.34mm)(78.725mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M48" (78.907mm,20.365mm) on Top Overlay And Track (78.725mm,19.753mm)(78.725mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.2mm) Between Text "M48" (78.907mm,20.365mm) on Top Overlay And Track (79.109mm,21.086mm)(79.109mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.2mm) Between Text "M48" (78.907mm,20.365mm) on Top Overlay And Track (79.109mm,21.086mm)(79.509mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.2mm) Between Text "M48" (78.907mm,20.365mm) on Top Overlay And Track (79.109mm,21.786mm)(79.609mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.2mm) Between Text "M49" (93.017mm,23.646mm) on Top Overlay And Text "M55" (92.793mm,23.601mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M49" (93.017mm,23.646mm) on Top Overlay And Track (92.961mm,23.208mm)(92.961mm,24.796mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M50" (106.987mm,23.646mm) on Top Overlay And Track (106.917mm,23.208mm)(106.917mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M51" (100.002mm,23.646mm) on Top Overlay And Track (99.946mm,23.208mm)(99.946mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M52" (114.023mm,23.646mm) on Top Overlay And Track (113.967mm,23.208mm)(113.967mm,24.796mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.2mm) Between Text "M53" (68.943mm,25.298mm) on Top Overlay And Track (69.646mm,26.107mm)(69.646mm,26.251mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.2mm) Between Text "M53" (68.943mm,25.298mm) on Top Overlay And Track (69.646mm,26.107mm)(70.346mm,26.107mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.2mm) Between Text "M53" (68.943mm,25.298mm) on Top Overlay And Track (70.346mm,26.107mm)(70.346mm,28.307mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M54" (72.203mm,22.105mm) on Top Overlay And Text "R185" (71.654mm,23.097mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.2mm) Between Text "M54" (72.203mm,22.105mm) on Top Overlay And Track (69.194mm,23.506mm)(71.394mm,23.506mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.2mm) Between Text "M54" (72.203mm,22.105mm) on Top Overlay And Track (71.25mm,22.806mm)(71.394mm,22.806mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.2mm) Between Text "M54" (72.203mm,22.105mm) on Top Overlay And Track (71.394mm,22.806mm)(71.394mm,23.506mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M54" (72.203mm,22.105mm) on Top Overlay And Track (71.955mm,23.208mm)(71.955mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M54" (72.203mm,22.105mm) on Top Overlay And Track (71.955mm,23.208mm)(75.448mm,23.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M55" (92.793mm,23.601mm) on Top Overlay And Track (92.961mm,23.208mm)(92.961mm,24.796mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M55" (92.793mm,23.601mm) on Top Overlay And Track (92.961mm,23.208mm)(96.454mm,23.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.2mm) Between Text "M55" (92.793mm,23.601mm) on Top Overlay And Track (93.129mm,21.086mm)(93.129mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.2mm) Between Text "M55" (92.793mm,23.601mm) on Top Overlay And Track (93.129mm,21.786mm)(93.629mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.2mm) Between Text "M55" (92.793mm,23.601mm) on Top Overlay And Track (93.529mm,21.086mm)(93.529mm,21.736mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.192mm < 0.2mm) Between Text "M55" (92.793mm,23.601mm) on Top Overlay And Track (93.629mm,21.786mm)(95.829mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.192mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M59" (79.214mm,22.111mm) on Top Overlay And Text "R186" (78.639mm,23.097mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.2mm) Between Text "M59" (79.214mm,22.111mm) on Top Overlay And Track (76.205mm,23.514mm)(78.405mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.2mm) Between Text "M59" (79.214mm,22.111mm) on Top Overlay And Track (78.261mm,22.814mm)(78.405mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.2mm) Between Text "M59" (79.214mm,22.111mm) on Top Overlay And Track (78.405mm,22.814mm)(78.405mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M59" (79.214mm,22.111mm) on Top Overlay And Track (78.94mm,23.208mm)(78.94mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M59" (79.214mm,22.111mm) on Top Overlay And Track (78.94mm,23.208mm)(82.433mm,23.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M6" (94.285mm,68.262mm) on Top Overlay And Track (94.198mm,67.851mm)(94.198mm,71.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M6" (94.285mm,68.262mm) on Top Overlay And Track (94.211mm,67.851mm)(94.211mm,71.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M60" (86.199mm,22.112mm) on Top Overlay And Text "R187" (85.727mm,22.937mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.2mm) Between Text "M60" (86.199mm,22.112mm) on Top Overlay And Track (83.19mm,23.514mm)(85.39mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.2mm) Between Text "M60" (86.199mm,22.112mm) on Top Overlay And Track (85.246mm,22.814mm)(85.39mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.2mm) Between Text "M60" (86.199mm,22.112mm) on Top Overlay And Track (85.39mm,22.814mm)(85.39mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M60" (86.199mm,22.112mm) on Top Overlay And Track (85.951mm,23.208mm)(85.951mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M60" (86.199mm,22.112mm) on Top Overlay And Track (85.951mm,23.208mm)(89.443mm,23.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M61" (96.599mm,25.373mm) on Top Overlay And Text "R101" (98.21mm,24.592mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.2mm) Between Text "M61" (96.599mm,25.373mm) on Top Overlay And Text "R91" (96.534mm,24.592mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M61" (96.599mm,25.373mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M62" (103.584mm,25.373mm) on Top Overlay And Text "R103" (104.662mm,24.592mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M62" (103.584mm,25.373mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M63" (115.799mm,51.117mm) on Top Overlay And Text "R224" (114.046mm,51.726mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M63" (115.799mm,51.117mm) on Top Overlay And Track (114.14mm,51.123mm)(115.728mm,51.123mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M63" (115.799mm,51.117mm) on Top Overlay And Track (115.422mm,51.38mm)(116.122mm,51.38mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M63" (115.799mm,51.117mm) on Top Overlay And Track (115.472mm,51.78mm)(116.122mm,51.78mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M63" (115.799mm,51.117mm) on Top Overlay And Track (115.728mm,47.631mm)(115.728mm,51.123mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M63" (115.799mm,51.117mm) on Top Overlay And Track (116.122mm,51.38mm)(116.122mm,51.78mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.2mm) Between Text "M63" (115.799mm,51.117mm) on Top Overlay And Track (116.122mm,51.73mm)(116.122mm,52.43mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.2mm) Between Text "M63" (115.799mm,51.117mm) on Top Overlay And Track (117.595mm,50.908mm)(117.595mm,54.4mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.2mm) Between Text "M65" (110.844mm,61.255mm) on Top Overlay And Track (110.549mm,60.741mm)(110.549mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.2mm) Between Text "M65" (110.844mm,61.255mm) on Top Overlay And Track (110.56mm,60.741mm)(110.56mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.2mm) Between Text "M66" (103.885mm,61.255mm) on Top Overlay And Track (103.59mm,60.741mm)(103.59mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.2mm) Between Text "M66" (103.885mm,61.255mm) on Top Overlay And Track (103.6mm,60.741mm)(103.6mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.2mm) Between Text "M67" (96.874mm,61.255mm) on Top Overlay And Track (96.576mm,60.741mm)(96.576mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.2mm) Between Text "M69" (75.868mm,61.255mm) on Top Overlay And Track (75.57mm,60.741mm)(75.57mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M70" (67.056mm,54.749mm) on Top Overlay And Text "R223" (65.126mm,54.876mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.2mm) Between Text "M70" (67.056mm,54.749mm) on Top Overlay And Track (68.348mm,55.685mm)(71.84mm,55.685mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.2mm) Between Text "M71" (82.828mm,61.255mm) on Top Overlay And Track (82.533mm,60.741mm)(82.533mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.2mm) Between Text "M71" (82.828mm,61.255mm) on Top Overlay And Track (82.544mm,60.741mm)(82.544mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.2mm) Between Text "M72" (68.858mm,61.255mm) on Top Overlay And Track (68.563mm,60.741mm)(68.563mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.2mm) Between Text "M72" (68.858mm,61.255mm) on Top Overlay And Track (68.574mm,60.741mm)(68.574mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.2mm) Between Text "M74" (114.222mm,59.527mm) on Top Overlay And Track (114mm,59.14mm)(114mm,60.728mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.2mm) Between Text "M75" (100.303mm,59.527mm) on Top Overlay And Track (100.097mm,59.14mm)(100.097mm,60.728mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.2mm) Between Text "M76" (93.293mm,59.527mm) on Top Overlay And Track (93.073mm,59.14mm)(93.073mm,60.728mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.2mm) Between Text "M77" (86.257mm,59.527mm) on Top Overlay And Track (86.035mm,59.141mm)(86.035mm,60.728mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.2mm) Between Text "M78" (79.247mm,59.527mm) on Top Overlay And Track (79.041mm,59.14mm)(79.041mm,60.728mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.2mm) Between Text "M79" (72.287mm,59.527mm) on Top Overlay And Track (72.067mm,59.14mm)(72.067mm,60.728mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.2mm) Between Text "M80" (65.277mm,59.527mm) on Top Overlay And Track (65.071mm,59.14mm)(65.071mm,60.728mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M81" (68.529mm,50.913mm) on Top Overlay And Text "R253" (66.726mm,51.371mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.2mm) Between Text "M81" (68.529mm,50.913mm) on Top Overlay And Track (66.821mm,50.759mm)(68.409mm,50.759mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.2mm) Between Text "M81" (68.529mm,50.913mm) on Top Overlay And Track (68.409mm,47.267mm)(68.409mm,50.759mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.2mm) Between Text "M81" (68.529mm,50.913mm) on Top Overlay And Track (70.276mm,50.544mm)(70.276mm,54.036mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.2mm) Between Text "M82" (107.263mm,59.527mm) on Top Overlay And Track (107.057mm,59.14mm)(107.057mm,60.728mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M9" (89.51mm,68.262mm) on Top Overlay And Track (89.423mm,67.848mm)(89.423mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "M9" (89.51mm,68.262mm) on Top Overlay And Track (89.435mm,67.848mm)(89.435mm,71.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.2mm) Between Text "O1" (16.207mm,45.779mm) on Top Overlay And Track (16.008mm,46.298mm)(16.008mm,47.885mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "O1" (16.207mm,45.779mm) on Top Overlay And Track (16.008mm,46.298mm)(19.501mm,46.298mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R10" (17.475mm,69.989mm) on Top Overlay And Track (17.14mm,70.003mm)(17.84mm,70.003mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R10" (17.475mm,69.989mm) on Top Overlay And Track (17.19mm,70.403mm)(17.84mm,70.403mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R10" (17.475mm,69.989mm) on Top Overlay And Track (17.84mm,70.003mm)(17.84mm,70.403mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R10" (17.475mm,69.989mm) on Top Overlay And Track (17.84mm,70.353mm)(17.84mm,71.053mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R100" (95.137mm,24.592mm) on Top Overlay And Text "R188" (92.865mm,25.424mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R100" (95.137mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R100" (95.137mm,24.592mm) on Top Overlay And Track (92.961mm,24.796mm)(96.453mm,24.796mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R100" (95.137mm,24.592mm) on Top Overlay And Track (94.18mm,26.692mm)(95.767mm,26.692mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R101" (98.21mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.2mm) Between Text "R101" (98.21mm,24.592mm) on Top Overlay And Track (95.805mm,26.692mm)(97.393mm,26.692mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.2mm) Between Text "R101" (98.21mm,24.592mm) on Top Overlay And Track (97.38mm,26.692mm)(97.38mm,30.185mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R101" (98.21mm,24.592mm) on Top Overlay And Track (97.38mm,26.692mm)(98.968mm,26.692mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.2mm) Between Text "R101" (98.21mm,24.592mm) on Top Overlay And Track (97.393mm,26.692mm)(97.393mm,30.185mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R102" (101.487mm,24.592mm) on Top Overlay And Text "R189" (99.85mm,25.424mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R102" (101.487mm,24.592mm) on Top Overlay And Track (100.555mm,26.692mm)(102.143mm,26.692mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R102" (101.487mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R102" (101.487mm,24.592mm) on Top Overlay And Track (99.946mm,24.795mm)(103.438mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R103" (104.662mm,24.592mm) on Top Overlay And Track (103.756mm,26.692mm)(105.343mm,26.692mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R103" (104.662mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R104" (107.913mm,24.592mm) on Top Overlay And Text "R190" (106.81mm,25.424mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R104" (107.913mm,24.592mm) on Top Overlay And Track (106.917mm,24.795mm)(110.409mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R104" (107.913mm,24.592mm) on Top Overlay And Track (106.956mm,26.692mm)(108.544mm,26.692mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R104" (107.913mm,24.592mm) on Top Overlay And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R104" (107.913mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.034mm < 0.2mm) Between Text "R105" (107.663mm,55.097mm) on Top Overlay And Track (107.134mm,52.932mm)(108.721mm,52.932mm) on Top Overlay Silk Text to Silk Clearance [0.034mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R105" (107.663mm,55.097mm) on Top Overlay And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R105" (107.663mm,55.097mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R106" (104.462mm,55.094mm) on Top Overlay And Track (103.933mm,52.932mm)(105.521mm,52.932mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R106" (104.462mm,55.094mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R107" (101.262mm,55.09mm) on Top Overlay And Track (100.733mm,52.928mm)(102.321mm,52.928mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R107" (101.262mm,55.09mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R108" (98.087mm,55.091mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R108" (98.087mm,55.091mm) on Top Overlay And Track (97.558mm,52.928mm)(99.146mm,52.928mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R109" (94.912mm,55.091mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R109" (94.912mm,55.091mm) on Top Overlay And Track (94.383mm,52.928mm)(95.971mm,52.928mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R110" (91.737mm,55.09mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "R110" (91.737mm,55.09mm) on Top Overlay And Track (91.208mm,52.928mm)(92.795mm,52.928mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R111" (88.582mm,55.04mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.2mm) Between Text "R111" (88.582mm,55.04mm) on Top Overlay And Track (88.058mm,52.94mm)(89.646mm,52.94mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R112" (85.432mm,55.099mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.2mm) Between Text "R112" (85.432mm,55.099mm) on Top Overlay And Track (84.909mm,52.94mm)(86.496mm,52.94mm) on Top Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R113" (82.263mm,55.102mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R113" (82.263mm,55.102mm) on Top Overlay And Track (81.734mm,52.94mm)(83.321mm,52.94mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R114" (79.082mm,55.1mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.2mm) Between Text "R114" (79.082mm,55.1mm) on Top Overlay And Track (78.559mm,52.94mm)(80.146mm,52.94mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (0.034mm < 0.2mm) Between Text "R115" (106.012mm,55.097mm) on Top Overlay And Track (105.559mm,52.932mm)(107.146mm,52.932mm) on Top Overlay Silk Text to Silk Clearance [0.034mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R115" (106.012mm,55.097mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R116" (102.811mm,55.094mm) on Top Overlay And Track (102.358mm,52.932mm)(103.946mm,52.932mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R116" (102.811mm,55.094mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R117" (99.606mm,55.09mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R117" (99.606mm,55.09mm) on Top Overlay And Track (99.158mm,52.928mm)(100.746mm,52.928mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R118" (96.436mm,55.091mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R118" (96.436mm,55.091mm) on Top Overlay And Track (95.983mm,52.928mm)(97.571mm,52.928mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R119" (93.261mm,55.091mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R119" (93.261mm,55.091mm) on Top Overlay And Track (92.808mm,52.928mm)(94.396mm,52.928mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R120" (90.086mm,55.09mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "R120" (90.086mm,55.09mm) on Top Overlay And Track (89.633mm,52.928mm)(91.22mm,52.928mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R121" (86.931mm,55.04mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.2mm) Between Text "R121" (86.931mm,55.04mm) on Top Overlay And Track (86.483mm,52.94mm)(88.071mm,52.94mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R122" (83.781mm,55.099mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.2mm) Between Text "R122" (83.781mm,55.099mm) on Top Overlay And Track (83.334mm,52.94mm)(84.921mm,52.94mm) on Top Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R123" (80.612mm,55.102mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R123" (80.612mm,55.102mm) on Top Overlay And Track (80.159mm,52.94mm)(81.746mm,52.94mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R124" (77.431mm,55.1mm) on Top Overlay And Text "S1" (77.597mm,54.342mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.2mm) Between Text "R124" (77.431mm,55.1mm) on Top Overlay And Track (76.984mm,52.94mm)(78.571mm,52.94mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R124" (77.431mm,55.1mm) on Top Overlay And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R124" (77.431mm,55.1mm) on Top Overlay And Track (77.744mm,53.679mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R125" (74.576mm,7.674mm) on Top Overlay And Track (73.81mm,7.556mm)(77.303mm,7.556mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R126" (105.492mm,72.048mm) on Top Overlay And Text "R58" (106.858mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R126" (105.492mm,72.048mm) on Top Overlay And Text "R62" (105.258mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R126" (105.492mm,72.048mm) on Top Overlay And Track (104.81mm,72.815mm)(108.302mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.03mm < 0.2mm) Between Text "R127" (74.695mm,0.176mm) on Top Overlay And Track (73.81mm,0.948mm)(77.303mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.03mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R128" (105.466mm,79.49mm) on Top Overlay And Track (104.809mm,79.355mm)(108.302mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.2mm) Between Text "R129" (78.03mm,7.668mm) on Top Overlay And Track (77.262mm,7.556mm)(80.754mm,7.556mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.2mm) Between Text "R13" (6.085mm,69.303mm) on Top Overlay And Track (6.071mm,70.066mm)(6.071mm,70.86mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R13" (6.085mm,69.303mm) on Top Overlay And Track (6.071mm,70.066mm)(6.547mm,69.59mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R13" (6.085mm,69.303mm) on Top Overlay And Track (6.547mm,69.59mm)(6.864mm,69.59mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.2mm) Between Text "R13" (6.085mm,69.303mm) on Top Overlay And Track (7.817mm,69.59mm)(8.134mm,69.59mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R130" (102.001mm,72.048mm) on Top Overlay And Text "R65" (103.657mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R130" (102.001mm,72.048mm) on Top Overlay And Text "R68" (102.057mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.2mm) Between Text "R130" (102.001mm,72.048mm) on Top Overlay And Text "R73" (100.457mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R130" (102.001mm,72.048mm) on Top Overlay And Track (101.318mm,72.815mm)(104.811mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R131" (23.52mm,58.965mm) on Top Overlay And Track (23.612mm,58.362mm)(23.612mm,61.854mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R131" (23.52mm,58.965mm) on Top Overlay And Track (25.199mm,58.362mm)(25.199mm,61.854mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R131" (23.52mm,58.965mm) on Top Overlay And Track (25.451mm,55.767mm)(25.451mm,60.167mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.2mm) Between Text "R132" (78.161mm,0.2mm) on Top Overlay And Track (77.262mm,0.948mm)(80.755mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R133" (101.974mm,79.491mm) on Top Overlay And Track (101.318mm,79.355mm)(104.811mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R134" (81.486mm,7.674mm) on Top Overlay And Track (80.716mm,7.556mm)(84.209mm,7.556mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R135" (98.631mm,72.073mm) on Top Overlay And Text "R73" (100.457mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R135" (98.631mm,72.073mm) on Top Overlay And Text "R76" (98.857mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R135" (98.631mm,72.073mm) on Top Overlay And Text "R79" (97.257mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R135" (98.631mm,72.073mm) on Top Overlay And Track (97.813mm,72.815mm)(101.306mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R136" (81.601mm,0.181mm) on Top Overlay And Track (80.717mm,0.948mm)(84.209mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R137" (98.481mm,79.49mm) on Top Overlay And Track (97.813mm,79.355mm)(101.306mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R138" (84.964mm,7.674mm) on Top Overlay And Track (84.196mm,7.556mm)(87.689mm,7.556mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R139" (94.989mm,72.048mm) on Top Overlay And Text "R20" (95.707mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R139" (94.989mm,72.048mm) on Top Overlay And Text "R23" (94.107mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R139" (94.989mm,72.048mm) on Top Overlay And Track (94.308mm,72.815mm)(97.801mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R14" (6.096mm,64.96mm) on Top Overlay And Track (6.189mm,64.565mm)(6.189mm,66.152mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R140" (85.082mm,0.181mm) on Top Overlay And Track (84.197mm,0.948mm)(87.689mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.029mm < 0.2mm) Between Text "R141" (95.027mm,79.484mm) on Top Overlay And Track (94.308mm,79.355mm)(97.8mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.029mm]
   Violation between Silk To Silk Clearance Constraint: (0.012mm < 0.2mm) Between Text "R142" (90.448mm,5.857mm) on Top Overlay And Track (87.701mm,5.969mm)(91.194mm,5.969mm) on Top Overlay Silk Text to Silk Clearance [0.012mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R143" (91.51mm,72.081mm) on Top Overlay And Text "R27" (92.507mm,71.945mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R143" (91.51mm,72.081mm) on Top Overlay And Text "R32" (90.932mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R143" (91.51mm,72.081mm) on Top Overlay And Track (90.803mm,72.815mm)(94.295mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R144" (67.081mm,7.733mm) on Bottom Overlay And Text "R145" (65.684mm,7.759mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R145" (65.684mm,7.759mm) on Bottom Overlay And Track (63.603mm,5.485mm)(63.603mm,8.485mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R146" (45.72mm,8.902mm) on Top Overlay And Text "U9" (47.498mm,9.181mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.03mm < 0.2mm) Between Text "R147" (88.546mm,0.176mm) on Top Overlay And Track (87.701mm,0.948mm)(91.194mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.03mm]
   Violation between Silk To Silk Clearance Constraint: (0.032mm < 0.2mm) Between Text "R148" (91.459mm,79.498mm) on Top Overlay And Track (90.803mm,79.355mm)(94.295mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.032mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R149" (91.974mm,7.674mm) on Top Overlay And Track (91.206mm,7.556mm)(94.699mm,7.556mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R15" (6.096mm,66.763mm) on Top Overlay And Track (6.189mm,67.105mm)(6.189mm,68.692mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R15" (6.096mm,66.763mm) on Top Overlay And Track (6.189mm,67.105mm)(9.681mm,67.105mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.2mm) Between Text "R150" (91.211mm,75.009mm) on Top Overlay And Track (88.242mm,76.422mm)(90.442mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.2mm) Between Text "R150" (91.211mm,75.009mm) on Top Overlay And Track (90.298mm,75.722mm)(90.442mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.2mm) Between Text "R150" (91.211mm,75.009mm) on Top Overlay And Track (90.442mm,75.722mm)(90.442mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R150" (91.211mm,75.009mm) on Top Overlay And Track (91.199mm,75.722mm)(91.199mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.2mm) Between Text "R150" (91.211mm,75.009mm) on Top Overlay And Track (91.199mm,75.722mm)(91.599mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R150" (91.211mm,75.009mm) on Top Overlay And Track (91.199mm,76.422mm)(91.699mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R151" (92.154mm,0.181mm) on Top Overlay And Track (91.207mm,0.948mm)(94.699mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.2mm) Between Text "R152" (88.006mm,79.49mm) on Top Overlay And Track (87.346mm,79.355mm)(90.838mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R153" (95.48mm,7.674mm) on Top Overlay And Track (94.712mm,7.556mm)(98.204mm,7.556mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R154" (84.552mm,72.048mm) on Top Overlay And Text "R41" (86.157mm,71.945mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R154" (84.552mm,72.048mm) on Top Overlay And Text "R45" (84.557mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.2mm) Between Text "R154" (84.552mm,72.048mm) on Top Overlay And Text "R49" (82.956mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R154" (84.552mm,72.048mm) on Top Overlay And Track (83.869mm,72.815mm)(87.361mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.2mm) Between Text "R155" (63.388mm,76.057mm) on Top Overlay And Track (62.274mm,75.827mm)(63.862mm,75.827mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R156" (95.597mm,0.181mm) on Top Overlay And Track (94.712mm,0.948mm)(98.205mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.038mm < 0.2mm) Between Text "R157" (87.734mm,75.016mm) on Top Overlay And Track (84.765mm,76.422mm)(86.965mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.038mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.2mm) Between Text "R157" (87.734mm,75.016mm) on Top Overlay And Track (86.821mm,75.722mm)(86.965mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.2mm) Between Text "R157" (87.734mm,75.016mm) on Top Overlay And Track (86.965mm,75.722mm)(86.965mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R157" (87.734mm,75.016mm) on Top Overlay And Track (87.742mm,75.722mm)(87.742mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.2mm) Between Text "R157" (87.734mm,75.016mm) on Top Overlay And Track (87.742mm,75.722mm)(88.142mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R157" (87.734mm,75.016mm) on Top Overlay And Track (87.742mm,76.422mm)(88.242mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R158" (98.985mm,7.674mm) on Top Overlay And Track (98.217mm,7.556mm)(101.709mm,7.556mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R159" (81.07mm,72.048mm) on Top Overlay And Text "R49" (82.956mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R159" (81.07mm,72.048mm) on Top Overlay And Text "R53" (81.407mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R159" (81.07mm,72.048mm) on Top Overlay And Text "R56" (79.807mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R159" (81.07mm,72.048mm) on Top Overlay And Track (80.389mm,72.815mm)(83.881mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R160" (99.103mm,0.181mm) on Top Overlay And Track (98.217mm,0.948mm)(101.71mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.2mm) Between Text "R161" (81.108mm,79.49mm) on Top Overlay And Track (80.389mm,79.355mm)(83.881mm,79.355mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.2mm) Between Text "R162" (49.037mm,76.09mm) on Top Overlay And Track (47.873mm,75.955mm)(49.46mm,75.955mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R163" (102.607mm,0.181mm) on Top Overlay And Track (101.723mm,0.948mm)(105.215mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "R164" (80.723mm,75.009mm) on Top Overlay And Track (77.754mm,76.422mm)(79.954mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.2mm) Between Text "R164" (80.723mm,75.009mm) on Top Overlay And Track (79.811mm,75.722mm)(79.954mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.2mm) Between Text "R164" (80.723mm,75.009mm) on Top Overlay And Track (79.954mm,75.722mm)(79.954mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R164" (80.723mm,75.009mm) on Top Overlay And Track (80.785mm,75.722mm)(80.785mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.032mm < 0.2mm) Between Text "R164" (80.723mm,75.009mm) on Top Overlay And Track (80.785mm,75.722mm)(81.185mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.032mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R164" (80.723mm,75.009mm) on Top Overlay And Track (80.785mm,76.422mm)(81.285mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R165" (102.488mm,7.674mm) on Top Overlay And Track (101.722mm,7.556mm)(105.215mm,7.556mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R166" (77.54mm,72.048mm) on Top Overlay And Text "R59" (78.207mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R166" (77.54mm,72.048mm) on Top Overlay And Text "R63" (76.632mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R166" (77.54mm,72.048mm) on Top Overlay And Track (76.858mm,72.815mm)(80.351mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R167" (106.112mm,0.181mm) on Top Overlay And Track (105.228mm,0.948mm)(108.72mm,0.948mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.2mm) Between Text "R168" (77.218mm,75.008mm) on Top Overlay And Track (74.249mm,76.422mm)(76.449mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.2mm) Between Text "R168" (77.218mm,75.008mm) on Top Overlay And Track (76.305mm,75.722mm)(76.449mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.2mm) Between Text "R168" (77.218mm,75.008mm) on Top Overlay And Track (76.449mm,75.722mm)(76.449mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R168" (77.218mm,75.008mm) on Top Overlay And Track (77.254mm,75.722mm)(77.254mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.2mm) Between Text "R168" (77.218mm,75.008mm) on Top Overlay And Track (77.254mm,75.722mm)(77.654mm,75.722mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R168" (77.218mm,75.008mm) on Top Overlay And Track (77.254mm,76.422mm)(77.754mm,76.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R169" (105.995mm,7.674mm) on Top Overlay And Track (105.227mm,7.556mm)(108.72mm,7.556mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.2mm) Between Text "R17" (19.329mm,64.375mm) on Top Overlay And Track (21.058mm,63.981mm)(21.058mm,65.568mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R170" (74.036mm,72.048mm) on Top Overlay And Text "R66" (75.032mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R170" (74.036mm,72.048mm) on Top Overlay And Text "R69" (73.431mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R170" (74.036mm,72.048mm) on Top Overlay And Track (73.353mm,72.815mm)(76.846mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R172" (76.352mm,41.922mm) on Bottom Overlay And Text "R173" (74.701mm,41.922mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.2mm) Between Text "R174" (64.511mm,17.91mm) on Top Overlay And Track (64.719mm,18.153mm)(64.719mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.2mm) Between Text "R174" (64.511mm,17.91mm) on Top Overlay And Track (64.719mm,18.153mm)(68.212mm,18.153mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.2mm) Between Text "R174" (64.511mm,17.91mm) on Top Overlay And Track (64.719mm,19.74mm)(68.211mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R175" (71.516mm,17.906mm) on Top Overlay And Track (68.222mm,18.153mm)(71.715mm,18.153mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R175" (71.516mm,17.906mm) on Top Overlay And Track (68.222mm,19.745mm)(71.714mm,19.745mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R175" (71.516mm,17.906mm) on Top Overlay And Track (68.222mm,19.74mm)(71.714mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.2mm) Between Text "R175" (71.516mm,17.906mm) on Top Overlay And Track (71.714mm,18.153mm)(71.714mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.2mm) Between Text "R175" (71.516mm,17.906mm) on Top Overlay And Track (71.714mm,19.745mm)(71.714mm,21.332mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R175" (71.516mm,17.906mm) on Top Overlay And Track (71.729mm,18.153mm)(71.729mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.2mm) Between Text "R175" (71.516mm,17.906mm) on Top Overlay And Track (71.729mm,19.74mm)(75.222mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.2mm) Between Text "R175" (71.516mm,17.906mm) on Top Overlay And Track (71.73mm,18.153mm)(75.222mm,18.153mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R176" (66.825mm,29.077mm) on Top Overlay And Track (64.992mm,25.787mm)(64.992mm,29.28mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.2mm) Between Text "R176" (66.825mm,29.077mm) on Top Overlay And Track (64.992mm,29.28mm)(66.58mm,29.28mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R176" (66.825mm,29.077mm) on Top Overlay And Track (64.992mm,29.29mm)(64.992mm,32.782mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R176" (66.825mm,29.077mm) on Top Overlay And Track (64.992mm,29.29mm)(66.58mm,29.29mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R176" (66.825mm,29.077mm) on Top Overlay And Track (66.586mm,25.787mm)(66.586mm,29.28mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.2mm) Between Text "R176" (66.825mm,29.077mm) on Top Overlay And Track (66.586mm,29.28mm)(68.174mm,29.28mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R176" (66.825mm,29.077mm) on Top Overlay And Track (66.58mm,25.787mm)(66.58mm,29.28mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.2mm) Between Text "R176" (66.825mm,29.077mm) on Top Overlay And Track (66.58mm,29.29mm)(66.58mm,32.783mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R177" (78.507mm,17.908mm) on Top Overlay And Track (75.232mm,19.74mm)(78.725mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R177" (78.507mm,17.908mm) on Top Overlay And Track (75.232mm,19.753mm)(78.725mm,19.753mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R177" (78.507mm,17.908mm) on Top Overlay And Track (75.233mm,18.153mm)(78.725mm,18.153mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.2mm) Between Text "R177" (78.507mm,17.908mm) on Top Overlay And Track (78.714mm,18.153mm)(78.714mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "R177" (78.507mm,17.908mm) on Top Overlay And Track (78.714mm,19.74mm)(82.207mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.2mm) Between Text "R177" (78.507mm,17.908mm) on Top Overlay And Track (78.715mm,18.153mm)(82.207mm,18.153mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.2mm) Between Text "R177" (78.507mm,17.908mm) on Top Overlay And Track (78.725mm,18.153mm)(78.725mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R177" (78.507mm,17.908mm) on Top Overlay And Track (78.725mm,19.753mm)(78.725mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.048mm < 0.2mm) Between Text "R178" (83.534mm,18.606mm) on Top Overlay And Track (85.71mm,18.153mm)(85.71mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.048mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.2mm) Between Text "R178" (83.534mm,18.606mm) on Top Overlay And Track (85.725mm,18.153mm)(85.725mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R179" (92.636mm,20.369mm) on Top Overlay And Text "R207" (92.831mm,20.231mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R179" (92.636mm,20.369mm) on Top Overlay And Track (92.72mm,19.753mm)(92.72mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.2mm) Between Text "R179" (92.636mm,20.369mm) on Top Overlay And Track (93.129mm,21.086mm)(93.129mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R179" (92.636mm,20.369mm) on Top Overlay And Track (93.129mm,21.086mm)(93.529mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R179" (92.636mm,20.369mm) on Top Overlay And Track (93.479mm,21.086mm)(94.179mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R179" (92.636mm,20.369mm) on Top Overlay And Track (93.529mm,21.086mm)(93.529mm,21.736mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R179" (92.636mm,20.369mm) on Top Overlay And Track (94.154mm,21.086mm)(95.204mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.2mm) Between Text "R18" (64.238mm,7.812mm) on Top Overlay And Text "R21" (65.86mm,7.807mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.2mm) Between Text "R18" (64.238mm,7.812mm) on Top Overlay And Track (64.158mm,8.682mm)(64.158mm,12.174mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R18" (64.238mm,7.812mm) on Top Overlay And Track (64.158mm,8.682mm)(65.746mm,8.682mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.2mm) Between Text "R18" (64.238mm,7.812mm) on Top Overlay And Track (65.746mm,8.682mm)(65.746mm,12.174mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.2mm) Between Text "R18" (64.238mm,7.812mm) on Top Overlay And Track (65.758mm,8.682mm)(65.758mm,12.174mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.2mm) Between Text "R18" (64.238mm,7.812mm) on Top Overlay And Track (65.758mm,8.682mm)(67.346mm,8.682mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.2mm) Between Text "R180" (99.621mm,20.369mm) on Top Overlay And Track (100.114mm,21.086mm)(100.114mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R180" (99.621mm,20.369mm) on Top Overlay And Track (100.114mm,21.086mm)(100.514mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R180" (99.621mm,20.369mm) on Top Overlay And Track (100.464mm,21.086mm)(101.164mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R180" (99.621mm,20.369mm) on Top Overlay And Track (100.514mm,21.086mm)(100.514mm,21.736mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R180" (99.621mm,20.369mm) on Top Overlay And Track (101.139mm,21.086mm)(102.189mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R180" (99.621mm,20.369mm) on Top Overlay And Track (99.731mm,19.753mm)(99.731mm,21.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R181" (113.642mm,20.369mm) on Top Overlay And Track (113.687mm,19.753mm)(113.687mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.2mm) Between Text "R181" (113.642mm,20.369mm) on Top Overlay And Track (114.135mm,21.086mm)(114.135mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R181" (113.642mm,20.369mm) on Top Overlay And Track (114.135mm,21.086mm)(114.535mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R181" (113.642mm,20.369mm) on Top Overlay And Track (114.485mm,21.086mm)(115.185mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R181" (113.642mm,20.369mm) on Top Overlay And Track (114.535mm,21.086mm)(114.535mm,21.736mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R181" (113.642mm,20.369mm) on Top Overlay And Track (115.16mm,21.086mm)(116.21mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R182" (106.581mm,20.369mm) on Top Overlay And Track (106.716mm,19.753mm)(106.716mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.2mm) Between Text "R182" (106.581mm,20.369mm) on Top Overlay And Track (107.085mm,21.086mm)(107.085mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R182" (106.581mm,20.369mm) on Top Overlay And Track (107.085mm,21.086mm)(107.485mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R182" (106.581mm,20.369mm) on Top Overlay And Track (107.435mm,21.086mm)(108.135mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R182" (106.581mm,20.369mm) on Top Overlay And Track (107.485mm,21.086mm)(107.485mm,21.736mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R182" (106.581mm,20.369mm) on Top Overlay And Track (108.11mm,21.086mm)(109.16mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R183" (119.101mm,31.432mm) on Top Overlay And Track (119.183mm,30.814mm)(119.183mm,34.307mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R183" (119.101mm,31.432mm) on Top Overlay And Track (119.196mm,30.814mm)(119.196mm,34.307mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R183" (119.101mm,31.432mm) on Top Overlay And Track (120.783mm,30.815mm)(120.783mm,34.307mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.2mm) Between Text "R184" (69.908mm,32.857mm) on Top Overlay And Track (70.041mm,32.556mm)(71.628mm,32.556mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R185" (71.654mm,23.097mm) on Top Overlay And Track (69.194mm,23.506mm)(71.394mm,23.506mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.192mm < 0.2mm) Between Text "R185" (71.654mm,23.097mm) on Top Overlay And Track (70.769mm,22.806mm)(71.25mm,22.806mm) on Top Overlay Silk Text to Silk Clearance [0.192mm]
   Violation between Silk To Silk Clearance Constraint: (0.192mm < 0.2mm) Between Text "R185" (71.654mm,23.097mm) on Top Overlay And Track (71.25mm,22.806mm)(71.394mm,22.806mm) on Top Overlay Silk Text to Silk Clearance [0.192mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R185" (71.654mm,23.097mm) on Top Overlay And Track (71.394mm,22.806mm)(71.394mm,23.506mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.2mm) Between Text "R185" (71.654mm,23.097mm) on Top Overlay And Track (71.955mm,23.208mm)(71.955mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R186" (78.639mm,23.097mm) on Top Overlay And Text "R95" (79.186mm,24.592mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R186" (78.639mm,23.097mm) on Top Overlay And Track (76.205mm,23.514mm)(78.405mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.2mm) Between Text "R186" (78.639mm,23.097mm) on Top Overlay And Track (77.78mm,22.814mm)(78.261mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.2mm) Between Text "R186" (78.639mm,23.097mm) on Top Overlay And Track (78.261mm,22.814mm)(78.405mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R186" (78.639mm,23.097mm) on Top Overlay And Track (78.405mm,22.814mm)(78.405mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.2mm) Between Text "R186" (78.639mm,23.097mm) on Top Overlay And Track (78.94mm,23.208mm)(78.94mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R187" (85.727mm,22.937mm) on Top Overlay And Text "R97" (85.434mm,24.592mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R187" (85.727mm,22.937mm) on Top Overlay And Track (83.19mm,23.514mm)(85.39mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R187" (85.727mm,22.937mm) on Top Overlay And Track (84.765mm,22.814mm)(85.246mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R187" (85.727mm,22.937mm) on Top Overlay And Track (85.246mm,22.814mm)(85.39mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R187" (85.727mm,22.937mm) on Top Overlay And Track (85.39mm,22.814mm)(85.39mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "R187" (85.727mm,22.937mm) on Top Overlay And Track (85.951mm,23.208mm)(85.951mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.2mm) Between Text "R187" (85.727mm,22.937mm) on Top Overlay And Track (85.951mm,23.208mm)(89.443mm,23.208mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.2mm) Between Text "R187" (85.727mm,22.937mm) on Top Overlay And Track (85.951mm,24.795mm)(89.443mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R188" (92.865mm,25.424mm) on Top Overlay And Text "R90" (93.359mm,24.592mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R188" (92.865mm,25.424mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.2mm) Between Text "R189" (99.85mm,25.424mm) on Top Overlay And Text "R92" (99.76mm,24.592mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R189" (99.85mm,25.424mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R19" (97.566mm,12.802mm) on Top Overlay And Text "R22" (99.166mm,12.776mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.2mm) Between Text "R19" (97.566mm,12.802mm) on Top Overlay And Text "R84" (95.965mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R19" (97.566mm,12.802mm) on Top Overlay And Track (98.968mm,12.388mm)(98.968mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R19" (97.566mm,12.802mm) on Top Overlay And Track (98.968mm,12.889mm)(98.968mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R19" (97.566mm,12.802mm) on Top Overlay And Track (99.018mm,12.788mm)(99.668mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R190" (106.81mm,25.424mm) on Top Overlay And Track (107.744mm,25.879mm)(107.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R190" (106.81mm,25.424mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R192" (114.046mm,31.66mm) on Top Overlay And Track (115.423mm,31.287mm)(115.423mm,31.787mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R192" (114.046mm,31.66mm) on Top Overlay And Track (115.423mm,31.787mm)(115.423mm,33.987mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R192" (114.046mm,31.66mm) on Top Overlay And Track (115.473mm,31.687mm)(116.123mm,31.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R192" (114.046mm,31.66mm) on Top Overlay And Track (116.123mm,31.287mm)(116.123mm,31.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R192" (114.046mm,31.66mm) on Top Overlay And Track (116.123mm,31.637mm)(116.123mm,32.337mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R192" (114.046mm,31.66mm) on Top Overlay And Track (116.123mm,32.312mm)(116.123mm,33.362mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.2mm) Between Text "R193" (64.644mm,23.089mm) on Top Overlay And Track (64.945mm,23.2mm)(64.945mm,24.787mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R194" (65.546mm,25.611mm) on Top Overlay And Track (64.945mm,24.787mm)(68.437mm,24.787mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.2mm) Between Text "R194" (65.546mm,25.611mm) on Top Overlay And Track (64.992mm,25.787mm)(66.58mm,25.787mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R195" (119.101mm,34.937mm) on Top Overlay And Text "R213" (117.5mm,34.937mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.2mm) Between Text "R196" (71.89mm,18.708mm) on Top Overlay And Track (71.714mm,18.153mm)(71.714mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.2mm) Between Text "R196" (71.89mm,18.708mm) on Top Overlay And Track (71.729mm,18.153mm)(71.729mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.2mm) Between Text "R197" (85.885mm,18.708mm) on Top Overlay And Track (85.71mm,18.153mm)(85.71mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.2mm) Between Text "R197" (85.885mm,18.708mm) on Top Overlay And Track (85.725mm,18.153mm)(85.725mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.2mm) Between Text "R198" (92.83mm,18.555mm) on Top Overlay And Track (92.72mm,18.153mm)(92.72mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R198" (92.83mm,18.555mm) on Top Overlay And Track (92.735mm,18.153mm)(92.735mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.2mm) Between Text "R199" (78.9mm,18.708mm) on Top Overlay And Track (78.714mm,18.153mm)(78.714mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.2mm) Between Text "R199" (78.9mm,18.708mm) on Top Overlay And Track (78.725mm,18.153mm)(78.725mm,19.74mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R20" (95.707mm,71.97mm) on Top Overlay And Text "R23" (94.107mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.022mm < 0.2mm) Between Text "R20" (95.707mm,71.97mm) on Top Overlay And Text "R79" (97.257mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.022mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R20" (95.707mm,71.97mm) on Top Overlay And Track (94.308mm,72.815mm)(97.801mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R200" (96.142mm,20.369mm) on Top Overlay And Track (96.238mm,19.753mm)(96.238mm,21.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R201" (103.127mm,20.369mm) on Top Overlay And Track (103.223mm,19.753mm)(103.223mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R202" (110.086mm,20.369mm) on Top Overlay And Track (110.194mm,19.753mm)(110.194mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R203" (117.147mm,20.369mm) on Top Overlay And Track (117.244mm,19.753mm)(117.244mm,21.341mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R204" (67.064mm,25.611mm) on Top Overlay And Track (64.945mm,24.787mm)(68.437mm,24.787mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.2mm) Between Text "R204" (67.064mm,25.611mm) on Top Overlay And Track (66.586mm,25.787mm)(68.174mm,25.787mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.2mm) Between Text "R205" (71.888mm,20.223mm) on Top Overlay And Track (71.714mm,19.745mm)(71.714mm,21.332mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.2mm) Between Text "R205" (71.888mm,20.223mm) on Top Overlay And Track (72.124mm,21.086mm)(72.124mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.2mm) Between Text "R205" (71.888mm,20.223mm) on Top Overlay And Track (72.124mm,21.086mm)(72.524mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.2mm) Between Text "R205" (71.888mm,20.223mm) on Top Overlay And Track (72.474mm,21.086mm)(73.174mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.2mm) Between Text "R205" (71.888mm,20.223mm) on Top Overlay And Track (72.524mm,21.086mm)(72.524mm,21.736mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.2mm) Between Text "R205" (71.888mm,20.223mm) on Top Overlay And Track (73.149mm,21.086mm)(74.199mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.2mm) Between Text "R206" (85.885mm,20.231mm) on Top Overlay And Track (85.71mm,19.753mm)(85.71mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.2mm) Between Text "R206" (85.885mm,20.231mm) on Top Overlay And Track (86.119mm,21.086mm)(86.119mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.2mm) Between Text "R206" (85.885mm,20.231mm) on Top Overlay And Track (86.119mm,21.086mm)(86.519mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.2mm) Between Text "R206" (85.885mm,20.231mm) on Top Overlay And Track (86.469mm,21.086mm)(87.169mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.2mm) Between Text "R206" (85.885mm,20.231mm) on Top Overlay And Track (86.519mm,21.086mm)(86.519mm,21.736mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.2mm) Between Text "R206" (85.885mm,20.231mm) on Top Overlay And Track (87.144mm,21.086mm)(88.194mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.2mm) Between Text "R207" (92.831mm,20.231mm) on Top Overlay And Track (92.72mm,19.753mm)(92.72mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.2mm) Between Text "R207" (92.831mm,20.231mm) on Top Overlay And Track (93.129mm,21.086mm)(93.129mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.2mm) Between Text "R207" (92.831mm,20.231mm) on Top Overlay And Track (93.129mm,21.086mm)(93.529mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.2mm) Between Text "R207" (92.831mm,20.231mm) on Top Overlay And Track (93.479mm,21.086mm)(94.179mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.2mm) Between Text "R207" (92.831mm,20.231mm) on Top Overlay And Track (93.529mm,21.086mm)(93.529mm,21.736mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.2mm) Between Text "R207" (92.831mm,20.231mm) on Top Overlay And Track (94.154mm,21.086mm)(95.204mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.2mm) Between Text "R208" (78.9mm,20.231mm) on Top Overlay And Track (78.725mm,19.753mm)(78.725mm,21.34mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.2mm) Between Text "R208" (78.9mm,20.231mm) on Top Overlay And Track (79.109mm,21.086mm)(79.109mm,21.786mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.2mm) Between Text "R208" (78.9mm,20.231mm) on Top Overlay And Track (79.109mm,21.086mm)(79.509mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.2mm) Between Text "R208" (78.9mm,20.231mm) on Top Overlay And Track (79.459mm,21.086mm)(80.159mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.2mm) Between Text "R208" (78.9mm,20.231mm) on Top Overlay And Track (79.509mm,21.086mm)(79.509mm,21.736mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.2mm) Between Text "R208" (78.9mm,20.231mm) on Top Overlay And Track (80.134mm,21.086mm)(81.184mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.2mm) Between Text "R209" (96.142mm,21.969mm) on Top Overlay And Track (96.71mm,22.814mm)(96.71mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R209" (96.142mm,21.969mm) on Top Overlay And Track (96.71mm,22.814mm)(97.11mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R209" (96.142mm,21.969mm) on Top Overlay And Track (97.06mm,22.814mm)(97.76mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.2mm) Between Text "R209" (96.142mm,21.969mm) on Top Overlay And Track (97.11mm,22.814mm)(97.11mm,23.464mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R209" (96.142mm,21.969mm) on Top Overlay And Track (97.735mm,22.814mm)(98.785mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.2mm) Between Text "R21" (65.86mm,7.807mm) on Top Overlay And Text "R25" (67.324mm,7.812mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.2mm) Between Text "R21" (65.86mm,7.807mm) on Top Overlay And Track (64.158mm,8.682mm)(65.746mm,8.682mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.2mm) Between Text "R21" (65.86mm,7.807mm) on Top Overlay And Track (65.746mm,8.682mm)(65.746mm,12.174mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.2mm) Between Text "R21" (65.86mm,7.807mm) on Top Overlay And Track (65.758mm,8.682mm)(65.758mm,12.174mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.2mm) Between Text "R21" (65.86mm,7.807mm) on Top Overlay And Track (65.758mm,8.682mm)(67.346mm,8.682mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.2mm) Between Text "R21" (65.86mm,7.807mm) on Top Overlay And Track (67.346mm,8.682mm)(67.346mm,12.175mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.2mm) Between Text "R21" (65.86mm,7.807mm) on Top Overlay And Track (67.359mm,8.682mm)(67.359mm,12.174mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.2mm) Between Text "R21" (65.86mm,7.807mm) on Top Overlay And Track (67.359mm,8.682mm)(68.946mm,8.682mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.2mm) Between Text "R210" (103.127mm,21.969mm) on Top Overlay And Track (103.695mm,22.814mm)(103.695mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R210" (103.127mm,21.969mm) on Top Overlay And Track (103.695mm,22.814mm)(104.095mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R210" (103.127mm,21.969mm) on Top Overlay And Track (104.045mm,22.814mm)(104.745mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.2mm) Between Text "R210" (103.127mm,21.969mm) on Top Overlay And Track (104.095mm,22.814mm)(104.095mm,23.464mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R210" (103.127mm,21.969mm) on Top Overlay And Track (104.72mm,22.814mm)(105.77mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.2mm) Between Text "R211" (110.086mm,21.944mm) on Top Overlay And Track (110.666mm,22.814mm)(110.666mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R211" (110.086mm,21.944mm) on Top Overlay And Track (110.666mm,22.814mm)(111.066mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R211" (110.086mm,21.944mm) on Top Overlay And Track (111.016mm,22.814mm)(111.716mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.2mm) Between Text "R211" (110.086mm,21.944mm) on Top Overlay And Track (111.066mm,22.814mm)(111.066mm,23.464mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R211" (110.086mm,21.944mm) on Top Overlay And Track (111.691mm,22.814mm)(112.741mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.2mm) Between Text "R212" (117.147mm,21.944mm) on Top Overlay And Track (117.716mm,22.814mm)(117.716mm,23.514mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R212" (117.147mm,21.944mm) on Top Overlay And Track (117.716mm,22.814mm)(118.116mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R212" (117.147mm,21.944mm) on Top Overlay And Track (118.066mm,22.814mm)(118.766mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.2mm) Between Text "R212" (117.147mm,21.944mm) on Top Overlay And Track (118.116mm,22.814mm)(118.116mm,23.464mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R212" (117.147mm,21.944mm) on Top Overlay And Track (118.741mm,22.814mm)(119.791mm,22.814mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R217" (119.101mm,51.498mm) on Top Overlay And Track (119.183mm,50.908mm)(119.183mm,54.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R217" (119.101mm,51.498mm) on Top Overlay And Track (119.196mm,50.908mm)(119.196mm,54.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R217" (119.101mm,51.498mm) on Top Overlay And Track (120.783mm,50.908mm)(120.783mm,54.401mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.2mm) Between Text "R22" (99.166mm,12.776mm) on Top Overlay And Text "R26" (100.766mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R22" (99.166mm,12.776mm) on Top Overlay And Track (98.968mm,12.388mm)(98.968mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R22" (99.166mm,12.776mm) on Top Overlay And Track (98.968mm,12.889mm)(98.968mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R22" (99.166mm,12.776mm) on Top Overlay And Track (99.018mm,12.788mm)(99.668mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R22" (99.166mm,12.776mm) on Top Overlay And Track (99.668mm,12.388mm)(99.668mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R22" (99.166mm,12.776mm) on Top Overlay And Track (99.668mm,12.738mm)(99.668mm,13.438mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R22" (99.166mm,12.776mm) on Top Overlay And Track (99.668mm,13.414mm)(99.668mm,14.463mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R224" (114.046mm,51.726mm) on Top Overlay And Track (115.422mm,51.38mm)(115.422mm,51.88mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R224" (114.046mm,51.726mm) on Top Overlay And Track (115.422mm,51.88mm)(115.422mm,54.08mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R224" (114.046mm,51.726mm) on Top Overlay And Track (115.472mm,51.78mm)(116.122mm,51.78mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.012mm < 0.2mm) Between Text "R224" (114.046mm,51.726mm) on Top Overlay And Track (116.122mm,51.38mm)(116.122mm,51.78mm) on Top Overlay Silk Text to Silk Clearance [0.012mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R224" (114.046mm,51.726mm) on Top Overlay And Track (116.122mm,51.73mm)(116.122mm,52.43mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.2mm) Between Text "R224" (114.046mm,51.726mm) on Top Overlay And Track (116.122mm,52.405mm)(116.122mm,53.455mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.2mm) Between Text "R225" (110.235mm,57.902mm) on Top Overlay And Track (109.677mm,57.667mm)(110.077mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.2mm) Between Text "R225" (110.235mm,57.902mm) on Top Overlay And Track (110.077mm,56.967mm)(110.077mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.2mm) Between Text "R225" (110.235mm,57.902mm) on Top Overlay And Track (110.958mm,58.695mm)(110.958mm,59.395mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.2mm) Between Text "R225" (110.235mm,57.902mm) on Top Overlay And Track (110.958mm,58.695mm)(113.158mm,58.695mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.2mm) Between Text "R226" (103.275mm,57.902mm) on Top Overlay And Track (102.717mm,57.667mm)(103.117mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.2mm) Between Text "R226" (103.275mm,57.902mm) on Top Overlay And Track (103.117mm,56.967mm)(103.117mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.2mm) Between Text "R226" (103.275mm,57.902mm) on Top Overlay And Track (103.998mm,58.695mm)(103.998mm,59.395mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.2mm) Between Text "R226" (103.275mm,57.902mm) on Top Overlay And Track (103.998mm,58.695mm)(106.198mm,58.695mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.2mm) Between Text "R227" (96.239mm,57.876mm) on Top Overlay And Track (95.693mm,57.667mm)(96.093mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.2mm) Between Text "R227" (96.239mm,57.876mm) on Top Overlay And Track (96.093mm,56.967mm)(96.093mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.2mm) Between Text "R227" (96.239mm,57.876mm) on Top Overlay And Track (96.974mm,58.695mm)(96.974mm,59.395mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.2mm) Between Text "R227" (96.239mm,57.876mm) on Top Overlay And Track (96.974mm,58.695mm)(99.174mm,58.695mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.2mm) Between Text "R228" (89.203mm,57.902mm) on Top Overlay And Track (88.655mm,57.668mm)(89.055mm,57.668mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.2mm) Between Text "R228" (89.203mm,57.902mm) on Top Overlay And Track (89.055mm,56.968mm)(89.055mm,57.668mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.2mm) Between Text "R228" (89.203mm,57.902mm) on Top Overlay And Track (89.936mm,58.696mm)(89.936mm,59.396mm) on Top Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.2mm) Between Text "R228" (89.203mm,57.902mm) on Top Overlay And Track (89.936mm,58.696mm)(92.136mm,58.696mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.2mm) Between Text "R229" (82.218mm,57.902mm) on Top Overlay And Track (81.661mm,57.667mm)(82.061mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.2mm) Between Text "R229" (82.218mm,57.902mm) on Top Overlay And Track (82.061mm,56.967mm)(82.061mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.2mm) Between Text "R229" (82.218mm,57.902mm) on Top Overlay And Track (82.942mm,58.695mm)(82.942mm,59.395mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.2mm) Between Text "R229" (82.218mm,57.902mm) on Top Overlay And Track (82.942mm,58.695mm)(85.142mm,58.695mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R23" (94.107mm,71.97mm) on Top Overlay And Text "R27" (92.507mm,71.945mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R23" (94.107mm,71.97mm) on Top Overlay And Track (90.803mm,72.815mm)(94.295mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R23" (94.107mm,71.97mm) on Top Overlay And Track (94.295mm,72.815mm)(94.295mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R23" (94.107mm,71.97mm) on Top Overlay And Track (94.308mm,72.815mm)(94.308mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R23" (94.107mm,71.97mm) on Top Overlay And Track (94.308mm,72.815mm)(97.801mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.2mm) Between Text "R230" (75.233mm,57.902mm) on Top Overlay And Track (74.687mm,57.667mm)(75.087mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.2mm) Between Text "R230" (75.233mm,57.902mm) on Top Overlay And Track (75.087mm,56.967mm)(75.087mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.2mm) Between Text "R230" (75.233mm,57.902mm) on Top Overlay And Track (75.968mm,58.695mm)(75.968mm,59.395mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.2mm) Between Text "R230" (75.233mm,57.902mm) on Top Overlay And Track (75.968mm,58.695mm)(78.168mm,58.695mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.2mm) Between Text "R231" (68.248mm,57.902mm) on Top Overlay And Track (67.691mm,57.667mm)(68.091mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.2mm) Between Text "R231" (68.248mm,57.902mm) on Top Overlay And Track (68.091mm,56.967mm)(68.091mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.2mm) Between Text "R231" (68.248mm,57.902mm) on Top Overlay And Track (68.972mm,58.695mm)(68.972mm,59.395mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.2mm) Between Text "R231" (68.248mm,57.902mm) on Top Overlay And Track (68.972mm,58.695mm)(71.172mm,58.695mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.2mm) Between Text "R233" (117.169mm,57.902mm) on Top Overlay And Track (116.62mm,57.667mm)(117.02mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.2mm) Between Text "R233" (117.169mm,57.902mm) on Top Overlay And Track (117.02mm,56.967mm)(117.02mm,57.667mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.2mm) Between Text "R233" (117.169mm,57.902mm) on Top Overlay And Track (117.901mm,58.695mm)(117.901mm,59.395mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.2mm) Between Text "R233" (117.169mm,57.902mm) on Top Overlay And Track (117.901mm,58.695mm)(120.101mm,58.695mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R234" (119.101mm,55.028mm) on Top Overlay And Text "R244" (117.5mm,55.003mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R234" (119.101mm,55.028mm) on Top Overlay And Track (117.277mm,55.685mm)(120.77mm,55.685mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.2mm) Between Text "R234" (119.101mm,55.028mm) on Top Overlay And Track (120.77mm,55.685mm)(120.77mm,57.273mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R24" (34.569mm,59.092mm) on Top Overlay And Track (34.665mm,58.481mm)(34.665mm,61.973mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.056mm < 0.2mm) Between Text "R24" (34.569mm,59.092mm) on Top Overlay And Track (36.252mm,58.481mm)(36.252mm,61.973mm) on Top Overlay Silk Text to Silk Clearance [0.056mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R242" (65.126mm,51.371mm) on Top Overlay And Text "R253" (66.726mm,51.371mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R242" (65.126mm,51.371mm) on Top Overlay And Track (65.221mm,50.77mm)(65.221mm,54.262mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R242" (65.126mm,51.371mm) on Top Overlay And Track (66.808mm,50.77mm)(66.808mm,54.262mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.2mm) Between Text "R242" (65.126mm,51.371mm) on Top Overlay And Track (67.154mm,52.168mm)(67.154mm,52.868mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.2mm) Between Text "R242" (65.126mm,51.371mm) on Top Overlay And Track (67.154mm,52.168mm)(69.354mm,52.168mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R244" (117.5mm,55.003mm) on Top Overlay And Track (117.277mm,55.685mm)(117.277mm,57.273mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R244" (117.5mm,55.003mm) on Top Overlay And Track (117.277mm,55.685mm)(120.77mm,55.685mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R245" (113.892mm,61.356mm) on Top Overlay And Track (114.052mm,60.741mm)(114.052mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R245" (113.892mm,61.356mm) on Top Overlay And Track (114mm,60.741mm)(114mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R246" (99.998mm,61.356mm) on Top Overlay And Track (100.068mm,60.741mm)(100.068mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R246" (99.998mm,61.356mm) on Top Overlay And Track (100.097mm,60.741mm)(100.097mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R247" (92.963mm,61.331mm) on Top Overlay And Track (93.03mm,60.741mm)(93.03mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R247" (92.963mm,61.331mm) on Top Overlay And Track (93.073mm,60.741mm)(93.073mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R248" (106.958mm,61.356mm) on Top Overlay And Track (107.057mm,60.741mm)(107.057mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R248" (106.958mm,61.356mm) on Top Overlay And Track (107.093mm,60.741mm)(107.093mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R249" (85.927mm,61.356mm) on Top Overlay And Track (86.035mm,60.741mm)(86.035mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R249" (85.927mm,61.356mm) on Top Overlay And Track (86.036mm,60.741mm)(86.036mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.2mm) Between Text "R25" (67.324mm,7.812mm) on Top Overlay And Track (65.758mm,8.682mm)(67.346mm,8.682mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.2mm) Between Text "R25" (67.324mm,7.812mm) on Top Overlay And Track (67.346mm,8.682mm)(67.346mm,12.175mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.2mm) Between Text "R25" (67.324mm,7.812mm) on Top Overlay And Track (67.359mm,8.682mm)(67.359mm,12.174mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R25" (67.324mm,7.812mm) on Top Overlay And Track (67.359mm,8.682mm)(68.946mm,8.682mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.2mm) Between Text "R25" (67.324mm,7.812mm) on Top Overlay And Track (68.946mm,8.682mm)(68.946mm,12.175mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.2mm) Between Text "R25" (67.324mm,7.812mm) on Top Overlay And Track (68.984mm,8.682mm)(68.984mm,12.174mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.2mm) Between Text "R25" (67.324mm,7.812mm) on Top Overlay And Track (68.984mm,8.682mm)(70.572mm,8.682mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R250" (78.942mm,61.356mm) on Top Overlay And Track (79.041mm,60.741mm)(79.041mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R250" (78.942mm,61.356mm) on Top Overlay And Track (79.063mm,60.741mm)(79.063mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R251" (71.957mm,61.356mm) on Top Overlay And Track (72.066mm,60.741mm)(72.066mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R251" (71.957mm,61.356mm) on Top Overlay And Track (72.067mm,60.741mm)(72.067mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R252" (64.972mm,61.356mm) on Top Overlay And Track (65.071mm,60.741mm)(65.071mm,62.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R253" (66.726mm,51.371mm) on Top Overlay And Track (66.808mm,50.77mm)(66.808mm,54.262mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.2mm) Between Text "R253" (66.726mm,51.371mm) on Top Overlay And Track (67.154mm,52.168mm)(67.154mm,52.868mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.2mm) Between Text "R253" (66.726mm,51.371mm) on Top Overlay And Track (67.154mm,52.168mm)(69.354mm,52.168mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.2mm) Between Text "R255" (30.106mm,16.707mm) on Top Overlay And Track (28.873mm,16.543mm)(30.461mm,16.543mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R256" (46.152mm,28.688mm) on Top Overlay And Track (46.255mm,28.061mm)(46.255mm,29.648mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R257" (61.824mm,68.846mm) on Top Overlay And Track (61.779mm,66.131mm)(61.779mm,70.031mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R258" (30.339mm,8.613mm) on Top Overlay And Track (29.122mm,8.489mm)(30.709mm,8.489mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R259" (46.126mm,60.079mm) on Top Overlay And Track (46.234mm,59.48mm)(46.234mm,61.068mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R26" (100.766mm,12.802mm) on Top Overlay And Text "R31" (102.366mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.2mm) Between Text "R260" (48.031mm,68.846mm) on Top Overlay And Track (47.94mm,66.131mm)(47.94mm,70.031mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R260" (48.031mm,68.846mm) on Top Overlay And Track (48.127mm,68.256mm)(48.127mm,71.749mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R260" (48.031mm,68.846mm) on Top Overlay And Track (49.714mm,68.256mm)(49.714mm,71.749mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R261" (46.152mm,39.001mm) on Top Overlay And Track (46.255mm,38.424mm)(46.255mm,40.011mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R263" (46.152mm,49.567mm) on Top Overlay And Track (46.255mm,48.971mm)(46.255mm,50.558mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.2mm) Between Text "R27" (92.507mm,71.945mm) on Top Overlay And Text "R32" (90.932mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R27" (92.507mm,71.945mm) on Top Overlay And Track (90.803mm,72.815mm)(94.295mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R28" (119.329mm,15.201mm) on Top Overlay And Text "R29" (117.729mm,15.176mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.2mm) Between Text "R30" (68.889mm,12.802mm) on Top Overlay And Text "R33" (70.489mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R30" (68.889mm,12.802mm) on Top Overlay And Track (70.291mm,12.391mm)(70.291mm,12.891mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R30" (68.889mm,12.802mm) on Top Overlay And Track (70.291mm,12.891mm)(70.291mm,15.091mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R30" (68.889mm,12.802mm) on Top Overlay And Track (70.341mm,12.791mm)(70.991mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.2mm) Between Text "R31" (102.366mm,12.802mm) on Top Overlay And Text "R34" (103.966mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R31" (102.366mm,12.802mm) on Top Overlay And Track (103.768mm,12.391mm)(103.768mm,12.891mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R31" (102.366mm,12.802mm) on Top Overlay And Track (103.768mm,12.891mm)(103.768mm,15.091mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R31" (102.366mm,12.802mm) on Top Overlay And Track (103.818mm,12.791mm)(104.468mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.2mm) Between Text "R32" (90.932mm,71.97mm) on Top Overlay And Text "R35" (89.332mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.2mm) Between Text "R32" (90.932mm,71.97mm) on Top Overlay And Track (87.346mm,72.815mm)(90.838mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.2mm) Between Text "R32" (90.932mm,71.97mm) on Top Overlay And Track (90.803mm,72.815mm)(90.803mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R32" (90.932mm,71.97mm) on Top Overlay And Track (90.803mm,72.815mm)(94.295mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.2mm) Between Text "R32" (90.932mm,71.97mm) on Top Overlay And Track (90.838mm,72.815mm)(90.838mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R33" (70.489mm,12.802mm) on Top Overlay And Text "R36" (72.089mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R33" (70.489mm,12.802mm) on Top Overlay And Track (70.291mm,12.391mm)(70.291mm,12.891mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R33" (70.489mm,12.802mm) on Top Overlay And Track (70.291mm,12.891mm)(70.291mm,15.091mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R33" (70.489mm,12.802mm) on Top Overlay And Track (70.341mm,12.791mm)(70.991mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R33" (70.489mm,12.802mm) on Top Overlay And Track (70.991mm,12.391mm)(70.991mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R33" (70.489mm,12.802mm) on Top Overlay And Track (70.991mm,12.741mm)(70.991mm,13.441mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R33" (70.489mm,12.802mm) on Top Overlay And Track (70.991mm,13.416mm)(70.991mm,14.466mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.2mm) Between Text "R34" (103.966mm,12.802mm) on Top Overlay And Text "R37" (105.567mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R34" (103.966mm,12.802mm) on Top Overlay And Track (103.768mm,12.391mm)(103.768mm,12.891mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R34" (103.966mm,12.802mm) on Top Overlay And Track (103.768mm,12.891mm)(103.768mm,15.091mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R34" (103.966mm,12.802mm) on Top Overlay And Track (103.818mm,12.791mm)(104.468mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R34" (103.966mm,12.802mm) on Top Overlay And Track (104.468mm,12.391mm)(104.468mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R34" (103.966mm,12.802mm) on Top Overlay And Track (104.468mm,12.741mm)(104.468mm,13.441mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R34" (103.966mm,12.802mm) on Top Overlay And Track (104.468mm,13.416mm)(104.468mm,14.466mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R35" (89.332mm,71.97mm) on Top Overlay And Text "R38" (87.732mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R35" (89.332mm,71.97mm) on Top Overlay And Track (87.346mm,72.815mm)(90.838mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "R35" (89.332mm,71.97mm) on Top Overlay And Track (90.803mm,72.815mm)(90.803mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "R35" (89.332mm,71.97mm) on Top Overlay And Track (90.803mm,72.815mm)(94.295mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "R35" (89.332mm,71.97mm) on Top Overlay And Track (90.838mm,72.815mm)(90.838mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R36" (72.089mm,12.802mm) on Top Overlay And Text "R39" (73.69mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.2mm) Between Text "R37" (105.567mm,12.802mm) on Top Overlay And Text "R40" (107.116mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.2mm) Between Text "R38" (87.732mm,71.97mm) on Top Overlay And Text "R41" (86.157mm,71.945mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R38" (87.732mm,71.97mm) on Top Overlay And Track (87.346mm,72.815mm)(90.838mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R39" (73.69mm,12.802mm) on Top Overlay And Text "R43" (75.29mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R39" (73.69mm,12.802mm) on Top Overlay And Track (75.092mm,12.391mm)(75.092mm,12.891mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R39" (73.69mm,12.802mm) on Top Overlay And Track (75.092mm,12.891mm)(75.092mm,15.091mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R39" (73.69mm,12.802mm) on Top Overlay And Track (75.142mm,12.791mm)(75.792mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.2mm) Between Text "R40" (107.116mm,12.802mm) on Top Overlay And Text "R44" (108.716mm,12.776mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R40" (107.116mm,12.802mm) on Top Overlay And Track (108.518mm,12.388mm)(108.518mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R40" (107.116mm,12.802mm) on Top Overlay And Track (108.518mm,12.889mm)(108.518mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R40" (107.116mm,12.802mm) on Top Overlay And Track (108.568mm,12.788mm)(109.218mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.2mm) Between Text "R41" (86.157mm,71.945mm) on Top Overlay And Text "R45" (84.557mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.2mm) Between Text "R41" (86.157mm,71.945mm) on Top Overlay And Track (83.869mm,72.815mm)(87.361mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.2mm) Between Text "R41" (86.157mm,71.945mm) on Top Overlay And Track (87.346mm,72.815mm)(87.346mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.2mm) Between Text "R41" (86.157mm,71.945mm) on Top Overlay And Track (87.346mm,72.815mm)(90.838mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.2mm) Between Text "R41" (86.157mm,71.945mm) on Top Overlay And Track (87.361mm,72.815mm)(87.361mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.2mm) Between Text "R42" (46.752mm,16.641mm) on Top Overlay And Track (45.761mm,16.473mm)(47.348mm,16.473mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R43" (75.29mm,12.802mm) on Top Overlay And Text "R47" (76.89mm,12.776mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R43" (75.29mm,12.802mm) on Top Overlay And Track (75.092mm,12.391mm)(75.092mm,12.891mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R43" (75.29mm,12.802mm) on Top Overlay And Track (75.092mm,12.891mm)(75.092mm,15.091mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R43" (75.29mm,12.802mm) on Top Overlay And Track (75.142mm,12.791mm)(75.792mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R43" (75.29mm,12.802mm) on Top Overlay And Track (75.792mm,12.391mm)(75.792mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R43" (75.29mm,12.802mm) on Top Overlay And Track (75.792mm,12.741mm)(75.792mm,13.441mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R43" (75.29mm,12.802mm) on Top Overlay And Track (75.792mm,13.416mm)(75.792mm,14.466mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.2mm) Between Text "R44" (108.716mm,12.776mm) on Top Overlay And Text "R48" (110.316mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R44" (108.716mm,12.776mm) on Top Overlay And Track (108.518mm,12.388mm)(108.518mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R44" (108.716mm,12.776mm) on Top Overlay And Track (108.518mm,12.889mm)(108.518mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R44" (108.716mm,12.776mm) on Top Overlay And Track (108.568mm,12.788mm)(109.218mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R44" (108.716mm,12.776mm) on Top Overlay And Track (109.218mm,12.388mm)(109.218mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R44" (108.716mm,12.776mm) on Top Overlay And Track (109.218mm,12.738mm)(109.218mm,13.438mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R44" (108.716mm,12.776mm) on Top Overlay And Track (109.218mm,13.414mm)(109.218mm,14.463mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R45" (84.557mm,71.97mm) on Top Overlay And Text "R49" (82.956mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R45" (84.557mm,71.97mm) on Top Overlay And Track (83.869mm,72.815mm)(87.361mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.2mm) Between Text "R46" (119.736mm,75.069mm) on Top Overlay And Text "R50" (118.059mm,75.069mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R47" (76.89mm,12.776mm) on Top Overlay And Text "R51" (78.414mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.2mm) Between Text "R49" (82.956mm,71.97mm) on Top Overlay And Text "R53" (81.407mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R49" (82.956mm,71.97mm) on Top Overlay And Track (80.389mm,72.815mm)(83.881mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R49" (82.956mm,71.97mm) on Top Overlay And Track (83.868mm,72.815mm)(83.868mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R49" (82.956mm,71.97mm) on Top Overlay And Track (83.869mm,72.815mm)(87.361mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R49" (82.956mm,71.97mm) on Top Overlay And Track (83.881mm,72.815mm)(83.881mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R5" (2.108mm,35.115mm) on Top Overlay And Track (2.318mm,35.35mm)(2.794mm,35.827mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R5" (2.108mm,35.115mm) on Top Overlay And Track (2.794mm,35.827mm)(2.794mm,36.779mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.2mm) Between Text "R5" (2.108mm,35.115mm) on Top Overlay And Track (2.794mm,35.827mm)(2.794mm,36.938mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R5" (2.108mm,35.115mm) on Top Overlay And Track (2.794mm,35.827mm)(3.27mm,35.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R5" (2.108mm,35.115mm) on Top Overlay And Track (2mm,35.35mm)(2.318mm,35.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.2mm) Between Text "R5" (2.108mm,35.115mm) on Top Overlay And Track (3.27mm,35.35mm)(3.588mm,35.35mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.2mm) Between Text "R51" (78.414mm,12.802mm) on Top Overlay And Text "R54" (80.014mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R51" (78.414mm,12.802mm) on Top Overlay And Track (79.816mm,12.388mm)(79.816mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R51" (78.414mm,12.802mm) on Top Overlay And Track (79.816mm,12.889mm)(79.816mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R51" (78.414mm,12.802mm) on Top Overlay And Track (79.866mm,12.788mm)(80.516mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.2mm) Between Text "R52" (110.058mm,71.97mm) on Top Overlay And Text "R55" (108.458mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R53" (81.407mm,71.97mm) on Top Overlay And Text "R56" (79.807mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R53" (81.407mm,71.97mm) on Top Overlay And Track (80.389mm,72.815mm)(83.881mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.2mm) Between Text "R54" (80.014mm,12.802mm) on Top Overlay And Text "R57" (81.614mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R54" (80.014mm,12.802mm) on Top Overlay And Track (79.816mm,12.388mm)(79.816mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R54" (80.014mm,12.802mm) on Top Overlay And Track (79.816mm,12.889mm)(79.816mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R54" (80.014mm,12.802mm) on Top Overlay And Track (79.866mm,12.788mm)(80.516mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R54" (80.014mm,12.802mm) on Top Overlay And Track (80.516mm,12.388mm)(80.516mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R54" (80.014mm,12.802mm) on Top Overlay And Track (80.516mm,12.738mm)(80.516mm,13.438mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R54" (80.014mm,12.802mm) on Top Overlay And Track (80.516mm,13.414mm)(80.516mm,14.463mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R55" (108.458mm,71.97mm) on Top Overlay And Text "R58" (106.858mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.2mm) Between Text "R55" (108.458mm,71.97mm) on Top Overlay And Track (104.81mm,72.815mm)(108.302mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.2mm) Between Text "R55" (108.458mm,71.97mm) on Top Overlay And Track (108.302mm,72.815mm)(108.302mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R56" (79.807mm,71.97mm) on Top Overlay And Text "R59" (78.207mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R56" (79.807mm,71.97mm) on Top Overlay And Track (76.858mm,72.815mm)(80.351mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.2mm) Between Text "R56" (79.807mm,71.97mm) on Top Overlay And Track (80.351mm,72.815mm)(80.351mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.2mm) Between Text "R56" (79.807mm,71.97mm) on Top Overlay And Track (80.389mm,72.815mm)(80.389mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R56" (79.807mm,71.97mm) on Top Overlay And Track (80.389mm,72.815mm)(83.881mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R57" (81.614mm,12.802mm) on Top Overlay And Text "R61" (83.215mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.2mm) Between Text "R58" (106.858mm,71.97mm) on Top Overlay And Text "R62" (105.258mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R58" (106.858mm,71.97mm) on Top Overlay And Track (104.81mm,72.815mm)(108.302mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.2mm) Between Text "R58" (106.858mm,71.97mm) on Top Overlay And Track (108.302mm,72.815mm)(108.302mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.2mm) Between Text "R59" (78.207mm,71.97mm) on Top Overlay And Text "R63" (76.632mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R59" (78.207mm,71.97mm) on Top Overlay And Track (76.858mm,72.815mm)(80.351mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.2mm) Between Text "R60" (32.944mm,76.288mm) on Top Overlay And Track (32.772mm,73.582mm)(32.772mm,77.482mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.2mm) Between Text "R61" (83.215mm,12.802mm) on Top Overlay And Text "R64" (84.815mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R61" (83.215mm,12.802mm) on Top Overlay And Track (84.617mm,12.388mm)(84.617mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R61" (83.215mm,12.802mm) on Top Overlay And Track (84.617mm,12.889mm)(84.617mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R61" (83.215mm,12.802mm) on Top Overlay And Track (84.667mm,12.788mm)(85.317mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.2mm) Between Text "R62" (105.258mm,71.97mm) on Top Overlay And Text "R65" (103.657mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R62" (105.258mm,71.97mm) on Top Overlay And Track (104.81mm,72.815mm)(108.302mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R63" (76.632mm,71.97mm) on Top Overlay And Text "R66" (75.032mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R63" (76.632mm,71.97mm) on Top Overlay And Track (73.353mm,72.815mm)(76.846mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R63" (76.632mm,71.97mm) on Top Overlay And Track (76.845mm,72.815mm)(76.845mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R63" (76.632mm,71.97mm) on Top Overlay And Track (76.858mm,72.815mm)(76.858mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R63" (76.632mm,71.97mm) on Top Overlay And Track (76.858mm,72.815mm)(80.351mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.2mm) Between Text "R64" (84.815mm,12.802mm) on Top Overlay And Text "R67" (86.415mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R64" (84.815mm,12.802mm) on Top Overlay And Track (84.617mm,12.388mm)(84.617mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R64" (84.815mm,12.802mm) on Top Overlay And Track (84.617mm,12.889mm)(84.617mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R64" (84.815mm,12.802mm) on Top Overlay And Track (84.667mm,12.788mm)(85.317mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R64" (84.815mm,12.802mm) on Top Overlay And Track (85.317mm,12.388mm)(85.317mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R64" (84.815mm,12.802mm) on Top Overlay And Track (85.317mm,12.738mm)(85.317mm,13.438mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R64" (84.815mm,12.802mm) on Top Overlay And Track (85.317mm,13.414mm)(85.317mm,14.463mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R65" (103.657mm,71.97mm) on Top Overlay And Text "R68" (102.057mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R65" (103.657mm,71.97mm) on Top Overlay And Track (101.318mm,72.815mm)(104.811mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.116mm < 0.2mm) Between Text "R65" (103.657mm,71.97mm) on Top Overlay And Track (104.809mm,72.815mm)(104.809mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.116mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.2mm) Between Text "R65" (103.657mm,71.97mm) on Top Overlay And Track (104.811mm,72.815mm)(104.811mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "R65" (103.657mm,71.97mm) on Top Overlay And Track (104.81mm,72.815mm)(108.302mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R66" (75.032mm,71.97mm) on Top Overlay And Text "R69" (73.431mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R66" (75.032mm,71.97mm) on Top Overlay And Track (73.353mm,72.815mm)(76.846mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.2mm) Between Text "R67" (86.415mm,12.802mm) on Top Overlay And Text "R72" (87.99mm,12.776mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R68" (102.057mm,71.97mm) on Top Overlay And Text "R73" (100.457mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R68" (102.057mm,71.97mm) on Top Overlay And Track (101.318mm,72.815mm)(104.811mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.048mm < 0.2mm) Between Text "R69" (73.431mm,71.97mm) on Top Overlay And Text "R74" (71.857mm,71.945mm) on Top Overlay Silk Text to Silk Clearance [0.048mm]
   Violation between Silk To Silk Clearance Constraint: (0.119mm < 0.2mm) Between Text "R69" (73.431mm,71.97mm) on Top Overlay And Track (73.353mm,72.815mm)(73.353mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.119mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R69" (73.431mm,71.97mm) on Top Overlay And Track (73.353mm,72.815mm)(76.846mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.2mm) Between Text "R72" (87.99mm,12.776mm) on Top Overlay And Text "R75" (89.59mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R72" (87.99mm,12.776mm) on Top Overlay And Track (89.392mm,12.388mm)(89.392mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R72" (87.99mm,12.776mm) on Top Overlay And Track (89.392mm,12.889mm)(89.392mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R72" (87.99mm,12.776mm) on Top Overlay And Track (89.442mm,12.788mm)(90.092mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R73" (100.457mm,71.97mm) on Top Overlay And Text "R76" (98.857mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "R73" (100.457mm,71.97mm) on Top Overlay And Track (101.306mm,72.815mm)(101.306mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.2mm) Between Text "R73" (100.457mm,71.97mm) on Top Overlay And Track (101.318mm,72.815mm)(101.318mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R73" (100.457mm,71.97mm) on Top Overlay And Track (101.318mm,72.815mm)(104.811mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R73" (100.457mm,71.97mm) on Top Overlay And Track (97.813mm,72.815mm)(101.306mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R74" (71.857mm,71.945mm) on Top Overlay And Text "R77" (70.256mm,71.945mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.2mm) Between Text "R74" (71.857mm,71.945mm) on Top Overlay And Track (73.353mm,72.815mm)(73.353mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.2mm) Between Text "R74" (71.857mm,71.945mm) on Top Overlay And Track (73.353mm,72.815mm)(76.846mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.2mm) Between Text "R75" (89.59mm,12.802mm) on Top Overlay And Text "R78" (91.19mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R75" (89.59mm,12.802mm) on Top Overlay And Track (89.392mm,12.388mm)(89.392mm,12.889mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R75" (89.59mm,12.802mm) on Top Overlay And Track (89.392mm,12.889mm)(89.392mm,15.089mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R75" (89.59mm,12.802mm) on Top Overlay And Track (89.442mm,12.788mm)(90.092mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R75" (89.59mm,12.802mm) on Top Overlay And Track (90.092mm,12.388mm)(90.092mm,12.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R75" (89.59mm,12.802mm) on Top Overlay And Track (90.092mm,12.738mm)(90.092mm,13.438mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R75" (89.59mm,12.802mm) on Top Overlay And Track (90.092mm,13.414mm)(90.092mm,14.463mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.2mm) Between Text "R76" (98.857mm,71.97mm) on Top Overlay And Text "R79" (97.257mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R76" (98.857mm,71.97mm) on Top Overlay And Track (97.813mm,72.815mm)(101.306mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.2mm) Between Text "R77" (70.256mm,71.945mm) on Top Overlay And Text "R80" (68.656mm,71.97mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.2mm) Between Text "R78" (91.19mm,12.802mm) on Top Overlay And Text "R82" (92.765mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "R79" (97.257mm,71.97mm) on Top Overlay And Track (94.308mm,72.815mm)(97.801mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R79" (97.257mm,71.97mm) on Top Overlay And Track (97.813mm,72.815mm)(101.306mm,72.815mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.2mm) Between Text "R79" (97.257mm,71.97mm) on Top Overlay And Track (97.813mm,72.815mm)(97.813mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.2mm) Between Text "R79" (97.257mm,71.97mm) on Top Overlay And Track (97.8mm,72.815mm)(97.8mm,74.402mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.2mm) Between Text "R81" (33.122mm,68.389mm) on Top Overlay And Track (32.98mm,65.71mm)(32.98mm,69.61mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.2mm) Between Text "R82" (92.765mm,12.802mm) on Top Overlay And Text "R83" (94.365mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R82" (92.765mm,12.802mm) on Top Overlay And Track (94.167mm,12.391mm)(94.167mm,12.891mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R82" (92.765mm,12.802mm) on Top Overlay And Track (94.167mm,12.891mm)(94.167mm,15.091mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R82" (92.765mm,12.802mm) on Top Overlay And Track (94.217mm,12.791mm)(94.867mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.2mm) Between Text "R83" (94.365mm,12.802mm) on Top Overlay And Text "R84" (95.965mm,12.802mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R83" (94.365mm,12.802mm) on Top Overlay And Track (94.167mm,12.391mm)(94.167mm,12.891mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.2mm) Between Text "R83" (94.365mm,12.802mm) on Top Overlay And Track (94.167mm,12.891mm)(94.167mm,15.091mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R83" (94.365mm,12.802mm) on Top Overlay And Track (94.217mm,12.791mm)(94.867mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R83" (94.365mm,12.802mm) on Top Overlay And Track (94.867mm,12.391mm)(94.867mm,12.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R83" (94.365mm,12.802mm) on Top Overlay And Track (94.867mm,12.741mm)(94.867mm,13.441mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R83" (94.365mm,12.802mm) on Top Overlay And Track (94.867mm,13.416mm)(94.867mm,14.466mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.2mm) Between Text "R85" (77.56mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.2mm) Between Text "R85" (77.56mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(77.744mm,53.679mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R86" (80.735mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R86" (80.735mm,24.592mm) on Top Overlay And Track (78.94mm,24.795mm)(82.433mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R87" (83.961mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R88" (87.136mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R88" (87.136mm,24.592mm) on Top Overlay And Track (85.951mm,24.795mm)(89.443mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R89" (90.285mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.2mm) Between Text "R89" (90.285mm,24.592mm) on Top Overlay And Track (85.951mm,24.795mm)(89.443mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.2mm) Between Text "R89" (90.285mm,24.592mm) on Top Overlay And Track (89.443mm,23.208mm)(89.443mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R90" (93.359mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R90" (93.359mm,24.592mm) on Top Overlay And Track (92.961mm,23.208mm)(92.961mm,24.796mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R90" (93.359mm,24.592mm) on Top Overlay And Track (92.961mm,24.796mm)(96.453mm,24.796mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R91" (96.534mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R91" (96.534mm,24.592mm) on Top Overlay And Track (92.961mm,24.796mm)(96.453mm,24.796mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R91" (96.534mm,24.592mm) on Top Overlay And Track (96.454mm,23.208mm)(96.454mm,24.796mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R92" (99.76mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.2mm) Between Text "R92" (99.76mm,24.592mm) on Top Overlay And Track (99.946mm,23.208mm)(99.946mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.2mm) Between Text "R92" (99.76mm,24.592mm) on Top Overlay And Track (99.946mm,24.795mm)(103.438mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R93" (103.011mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R93" (103.011mm,24.592mm) on Top Overlay And Track (99.946mm,24.795mm)(103.438mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R94" (106.237mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R95" (79.186mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R95" (79.186mm,24.592mm) on Top Overlay And Track (78.94mm,23.208mm)(78.94mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R95" (79.186mm,24.592mm) on Top Overlay And Track (78.94mm,24.795mm)(82.433mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R96" (82.488mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R96" (82.488mm,24.592mm) on Top Overlay And Track (78.94mm,24.795mm)(82.433mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R96" (82.488mm,24.592mm) on Top Overlay And Track (82.433mm,23.208mm)(82.433mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R97" (85.434mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R98" (88.812mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R98" (88.812mm,24.592mm) on Top Overlay And Track (85.951mm,24.795mm)(89.443mm,24.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "R99" (91.886mm,24.592mm) on Top Overlay And Track (77.744mm,25.879mm)(107.744mm,25.879mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "U18" (44.78mm,26.91mm) on Top Overlay And Track (46.255mm,26.486mm)(46.255mm,28.073mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.2mm) Between Text "U19" (30.589mm,10.988mm) on Top Overlay And Track (30.8mm,11.094mm)(30.8mm,14.994mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.2mm) Between Text "U20" (51.486mm,72.935mm) on Top Overlay And Track (51.818mm,73.73mm)(51.818mm,77.63mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "U21" (44.78mm,58.279mm) on Top Overlay And Track (46.234mm,57.876mm)(46.234mm,59.464mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "U23" (44.78mm,37.274mm) on Top Overlay And Track (46.255mm,36.798mm)(46.255mm,38.386mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "U26" (44.78mm,47.789mm) on Top Overlay And Track (46.255mm,47.371mm)(46.255mm,48.958mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.012mm < 0.2mm) Between Text "U5" (117.094mm,46.443mm) on Bottom Overlay And Track (115.946mm,46.196mm)(115.946mm,47.784mm) on Bottom Overlay Silk Text to Silk Clearance [0.012mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.2mm) Between Text "U5" (117.094mm,46.443mm) on Bottom Overlay And Track (115.946mm,46.196mm)(119.438mm,46.196mm) on Bottom Overlay Silk Text to Silk Clearance [0.136mm]
Rule Violations :1044

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (47.574mm,20.549mm)(49.479mm,20.549mm) on L3(Sig) 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 4994
Waived Violations : 0
Time Elapsed        : 00:00:05