5 13 101 9 *
8 /ptmp/covered/diags/verilog -t main -vcd delay2.vcd -o delay2.cdd -v delay2.v -D DUMP
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 delay2.v 1 29 1
2 1 6 110013 5 1 100c 0 0 1 1 clk
2 2 6 90013 8 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 7 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 4 24 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 a 1 3 70006 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 70009 1 0 0 0 1 17 0 1 0 1 0 0
1 clk 3 4 1070006 1 0 0 0 1 17 0 1 0 1 1 0
4 3 6 2 0
4 2 1 3 0
4 4 1 0 0
3 1 main.$u0 "main.$u0" 0 delay2.v 0 10 1
2 5 8 50007 1 0 1004 0 0 64 20 1 0.5
2 6 8 30008 4 2c 900a 5 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 7 9 80008 2 1 100c 0 0 1 1 b
2 8 9 30003 0 1 1410 0 0 1 1 a
2 9 9 30008 2 38 1e 7 8
4 9 0 0 0
4 6 11 9 0
3 1 main.$u1 "main.$u1" 0 delay2.v 0 22 1
3 1 main.$u2 "main.$u2" 0 delay2.v 0 27 1
2 10 25 7000a 1 0 21004 0 0 1 16 0 0
2 11 25 10003 0 1 1410 0 0 1 1 clk
2 12 25 1000a 1 37 16 10 11
2 13 26 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 14 26 b000d 1 0 1004 0 0 64 20 1 2.5
2 15 26 9000e 9 2c 900a 14 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 16 26 170019 4 1 101c 0 0 1 1 clk
2 17 26 160016 4 1b 102c 16 0 1 18 0 1 1 1 0 0
2 18 26 100012 0 1 1410 0 0 1 1 clk
2 19 26 100019 4 37 3e 17 18
4 19 6 15 15
4 15 0 19 0
4 13 0 0 15
4 12 11 13 13
