{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1583523570368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1583523570369 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583523570392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583523570513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583523570513 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583523570825 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1583523570854 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583523571785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583523571785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583523571785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583523571785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583523571785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583523571785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583523571785 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583523571785 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 1995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583523571792 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 1997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583523571792 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 1999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583523571792 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 2001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583523571792 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 2003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583523571792 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583523571792 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1583523571798 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1583523571875 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DATA DATA(n) " "Pin \"DATA\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DATA(n)\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA" } { 0 "DATA(n)" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523572491 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1583523572491 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "LED\[0\] 5 2.5 V 2.5V 1.8V " "Pin LED\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 1.8V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED_OUT\[0\] 5 1.8V " "Pin LED_OUT\[0\] in I/O bank 5 uses VCCIO 1.8V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED_OUT[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[0\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1583523572540 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED_OUT\[1\] 5 1.8V " "Pin LED_OUT\[1\] in I/O bank 5 uses VCCIO 1.8V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED_OUT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[1\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1583523572540 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED_OUT\[2\] 5 1.8V " "Pin LED_OUT\[2\] in I/O bank 5 uses VCCIO 1.8V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED_OUT[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[2\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1583523572540 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1583523572540 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "LED\[1\] 5 2.5 V 2.5V 1.8V " "Pin LED\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 1.8V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED_OUT\[0\] 5 1.8V " "Pin LED_OUT\[0\] in I/O bank 5 uses VCCIO 1.8V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED_OUT[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[0\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1583523572541 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED_OUT\[1\] 5 1.8V " "Pin LED_OUT\[1\] in I/O bank 5 uses VCCIO 1.8V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED_OUT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[1\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1583523572541 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED_OUT\[2\] 5 1.8V " "Pin LED_OUT\[2\] in I/O bank 5 uses VCCIO 1.8V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED_OUT[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[2\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1583523572541 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1583523572541 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "LED\[2\] 5 2.5 V 2.5V 1.8V " "Pin LED\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 1.8V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED_OUT\[0\] 5 1.8V " "Pin LED_OUT\[0\] in I/O bank 5 uses VCCIO 1.8V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED_OUT[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[0\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1583523572542 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED_OUT\[1\] 5 1.8V " "Pin LED_OUT\[1\] in I/O bank 5 uses VCCIO 1.8V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED_OUT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[1\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1583523572542 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED_OUT\[2\] 5 1.8V " "Pin LED_OUT\[2\] in I/O bank 5 uses VCCIO 1.8V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED_OUT[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[2\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1583523572542 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1583523572542 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583523572544 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1583523573389 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1583523573395 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583523573965 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 06 12:39:33 2020 " "Processing ended: Fri Mar 06 12:39:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583523573965 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583523573965 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583523573965 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583523573965 ""}
