User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/Area/RRAM/2048KB/2048KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 2MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...

=============
CONFIGURATION
=============
Bank Organization: 2 x 8
 - Row Activation   : 1 / 2
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 512 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 128
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 114.881um x 894.774um = 102792.155um^2
 |--- Mat Area      = 57.440um x 111.847um = 6424.510um^2   (31.598%)
 |--- Subarray Area = 28.720um x 51.568um = 1481.040um^2   (34.267%)
 - Area Efficiency = 31.598%
Timing:
 -  Read Latency = 3.407ns
 |--- H-Tree Latency = 361.162ps
 |--- Mat Latency    = 3.046ns
    |--- Predecoder Latency = 194.830ps
    |--- Subarray Latency   = 2.851ns
       |--- Row Decoder Latency = 208.904ps
       |--- Bitline Latency     = 35.803ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 75.472ps
       |--- Precharge Latency   = 1.410ns
 - Write Latency = 21.855ns
 |--- H-Tree Latency = 180.581ps
 |--- Mat Latency    = 21.675ns
    |--- Predecoder Latency = 194.830ps
    |--- Subarray Latency   = 21.480ns
       |--- Row Decoder Latency = 208.904ps
       |--- Charge Latency      = 96.881ps
 - Read Bandwidth  = 3.948GB/s
 - Write Bandwidth = 744.882MB/s
Power:
 -  Read Dynamic Energy = 105.772pJ
 |--- H-Tree Dynamic Energy = 24.225pJ
 |--- Mat Dynamic Energy    = 10.193pJ per mat
    |--- Predecoder Dynamic Energy = 0.046pJ
    |--- Subarray Dynamic Energy   = 2.537pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 1.678pJ
       |--- Bitline & Cell Read Energy = 0.002pJ
       |--- Senseamp Dynamic Energy    = 0.601pJ
       |--- Mux Dynamic Energy         = 0.024pJ
       |--- Precharge Dynamic Energy   = 0.186pJ
 - Write Dynamic Energy = 187.673pJ
 |--- H-Tree Dynamic Energy = 24.225pJ
 |--- Mat Dynamic Energy    = 20.431pJ per mat
    |--- Predecoder Dynamic Energy = 0.046pJ
    |--- Subarray Dynamic Energy   = 5.096pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 1.678pJ
       |--- Mux Dynamic Energy         = 0.024pJ
 - Leakage Power = 61.128uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 3.820uW per mat

Finished!
