<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<board schema_version="2.0" vendor="sipeed.com" name="tang-hex" display_name="Tang Hex" url="http://www.sipeed.com" preset_file="preset.xml">
	<images>
		<image name="tang-hex_board.jpg" display_name="Tang Hex Zynq 7020 BOARD" sub_type="board">
			<description>Tang Hex Zynq 7020 Board File Image</description>
		</image>
	</images>
	<compatible_board_revisions>
		<revision id="0">1.0</revision>
	</compatible_board_revisions>
	<file_version>1.0</file_version>
	<description>Tang Hex Zynq 7020 Module</description>
	<components>
		<component name="part0" display_name="Tang Hex" type="fpga" part_name="xc7z020clg484-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.sipeed.com">
			<interfaces>
				<interface mode="master" name="hex_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="hex_uart">
					<port_maps>
						<port_map logical_port="TxD" physical_port="hex_uart_txd" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="hex_uart_txd"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RxD" physical_port="hex_uart_rxd" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="hex_uart_rxd"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
			</interfaces>
		</component>
		<component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
		<component name="hex_uart" display_name="Tang Hex UART" type="chip" sub_type="fixed_io" major_group="">
			<description>Tang Hex UART</description>
		</component>
	</components>
	<connections>
		<connection name="part0_hex_uart" component1="part0" component2="hex_uart">
			<connection_map name="part0_hex_uart_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
		</connection>
	</connections>
</board>

