#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Dec 10 21:51:07 2022
# Process ID: 16284
# Current directory: C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.runs/synth_1
# Command line: vivado.exe -log tic_tac_toe.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tic_tac_toe.tcl
# Log file: C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.runs/synth_1/tic_tac_toe.vds
# Journal file: C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.runs/synth_1\vivado.jou
# Running On: Alex-G3, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8443 MB
#-----------------------------------------------------------
source tic_tac_toe.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.641 ; gain = 24.809
Command: synth_design -top tic_tac_toe -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tic_tac_toe' [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:17]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/VGA_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (0#1) [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/VGA_module.v:3]
WARNING: [Synth 8-7071] port 'o_blanking' of module 'vga640x480' is unconnected for instance 'display' [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:59]
WARNING: [Synth 8-7071] port 'o_active' of module 'vga640x480' is unconnected for instance 'display' [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:59]
WARNING: [Synth 8-7071] port 'o_screenend' of module 'vga640x480' is unconnected for instance 'display' [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:59]
WARNING: [Synth 8-7071] port 'o_animate' of module 'vga640x480' is unconnected for instance 'display' [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:59]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 10 connections declared, but only 6 given [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:59]
INFO: [Synth 8-6157] synthesizing module 'keyboard_controller' [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/keyboard_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_controller' (0#1) [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/keyboard_controller.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:77]
INFO: [Synth 8-6157] synthesizing module 'generate_graphics' [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:3]
WARNING: [Synth 8-6104] Input port 'i_VGA_R' has an internal driver [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:73]
WARNING: [Synth 8-6104] Input port 'i_VGA_G' has an internal driver [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:74]
WARNING: [Synth 8-6104] Input port 'i_VGA_B' has an internal driver [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:75]
WARNING: [Synth 8-6104] Input port 'i_VGA_B' has an internal driver [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:76]
WARNING: [Synth 8-6104] Input port 'i_VGA_R' has an internal driver [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:77]
WARNING: [Synth 8-6104] Input port 'i_VGA_B' has an internal driver [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:78]
WARNING: [Synth 8-6104] Input port 'i_VGA_R' has an internal driver [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:79]
WARNING: [Synth 8-6104] Input port 'i_VGA_G' has an internal driver [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:80]
INFO: [Synth 8-6155] done synthesizing module 'generate_graphics' (0#1) [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/generate_graphics.v:3]
INFO: [Synth 8-6157] synthesizing module 'verify_positions' [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/verify_positions.v:3]
INFO: [Synth 8-6155] done synthesizing module 'verify_positions' (0#1) [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/verify_positions.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tic_tac_toe' (0#1) [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:17]
WARNING: [Synth 8-3848] Net VGA_R in module/entity tic_tac_toe does not have driver. [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:24]
WARNING: [Synth 8-3848] Net VGA_G in module/entity tic_tac_toe does not have driver. [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:25]
WARNING: [Synth 8-3848] Net VGA_B in module/entity tic_tac_toe does not have driver. [C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.srcs/sources_1/imports/src/tic_tac_toe.v:26]
WARNING: [Synth 8-7129] Port i_VGA_R[0] in module generate_graphics is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_VGA_G[2] in module generate_graphics is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_VGA_G[0] in module generate_graphics is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_VGA_B[0] in module generate_graphics is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.641 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1294.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Downloads/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tic_tac_toe_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tic_tac_toe_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1327.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1327.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 20    
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 165   
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port VGA_R[0] in module tic_tac_toe is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_G[2] in module tic_tac_toe is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_G[0] in module tic_tac_toe is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_B[0] in module tic_tac_toe is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     4|
|4     |LUT2   |    21|
|5     |LUT3   |    37|
|6     |LUT4   |    41|
|7     |LUT5   |    72|
|8     |LUT6   |    97|
|9     |FDRE   |   135|
|10    |IBUF   |     4|
|11    |OBUF   |    18|
|12    |OBUFT  |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1327.574 ; gain = 32.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1327.574 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1327.574 ; gain = 32.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1331.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1339.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 65dd1cf6
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1339.047 ; gain = 44.406
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alex/Desktop/Classic_Tic_tac_toe/Classic_Tic_tac_toe.runs/synth_1/tic_tac_toe.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tic_tac_toe_utilization_synth.rpt -pb tic_tac_toe_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 21:52:06 2022...
