Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/joey/courses/ece385/final_project/final_project.qsys --block-symbol-file --output-directory=/home/joey/courses/ece385/final_project/final_project --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading final_project/final_project.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_game_nios [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_game_nios
Progress: Adding master_template_0 [master_template 1.0]
Progress: Parameterizing module master_template_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pll [altpll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sprite_address_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_address_pio
Progress: Adding sprite_height_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_height_pio
Progress: Adding sprite_id_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_id_pio
Progress: Adding sprite_width_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_width_pio
Progress: Adding sprite_x_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_x_pio
Progress: Adding sprite_y_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_y_pio
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_project.sprite_address_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_height_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_id_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_width_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_x_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_y_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_project.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/joey/courses/ece385/final_project/final_project.qsys --synthesis=VERILOG --output-directory=/home/joey/courses/ece385/final_project/final_project/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading final_project/final_project.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_game_nios [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_game_nios
Progress: Adding master_template_0 [master_template 1.0]
Progress: Parameterizing module master_template_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pll [altpll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sprite_address_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_address_pio
Progress: Adding sprite_height_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_height_pio
Progress: Adding sprite_id_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_id_pio
Progress: Adding sprite_width_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_width_pio
Progress: Adding sprite_x_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_x_pio
Progress: Adding sprite_y_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sprite_y_pio
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_project.sprite_address_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_height_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_id_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_width_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_x_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sprite_y_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_project.sysid: Time stamp will be automatically updated when this component is generated.
Info: final_project: Generating final_project "final_project" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src4 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_002.sink4
Info: jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios'
Info: jtag_game_nios:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=/tmp/alt7855_4944684143523037045.dir/0006_jtag_game_nios_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_4944684143523037045.dir/0006_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios'
Info: jtag_game_nios: "final_project" instantiated altera_avalon_jtag_uart "jtag_game_nios"
Info: master_template_0: "final_project" instantiated master_template "master_template_0"
Info: nios2_gen2_0: "final_project" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: pll: "final_project" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'final_project_sdram'
Info: sdram:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=/tmp/alt7855_4944684143523037045.dir/0010_sdram_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_4944684143523037045.dir/0010_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'final_project_sdram'
Info: sdram: "final_project" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio'
Info: sprite_address_pio:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=/tmp/alt7855_4944684143523037045.dir/0011_sprite_address_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_4944684143523037045.dir/0011_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  ]
Info: sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio'
Info: sprite_address_pio: "final_project" instantiated altera_avalon_pio "sprite_address_pio"
Info: sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio'
Info: sprite_height_pio:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=/tmp/alt7855_4944684143523037045.dir/0012_sprite_height_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_4944684143523037045.dir/0012_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  ]
Info: sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio'
Info: sprite_height_pio: "final_project" instantiated altera_avalon_pio "sprite_height_pio"
Info: sysid: "final_project" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "final_project" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "final_project" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "final_project" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/altera/18.1/quartus/linux64//eperlcmd -I /opt/altera/18.1/quartus/linux64//perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=/tmp/alt7855_4944684143523037045.dir/0016_cpu_gen/ --quartus_bindir=/opt/altera/18.1/quartus/linux64/ --verilog --config=/tmp/alt7855_4944684143523037045.dir/0016_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.11.19 22:46:39 (*) Starting Nios II generation
Info: cpu: # 2018.11.19 22:46:39 (*)   Checking for plaintext license.
Info: cpu: # 2018.11.19 22:46:39 (*)   Couldn't query license setup in Quartus directory /opt/altera/18.1/quartus/linux64/
Info: cpu: # 2018.11.19 22:46:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.11.19 22:46:39 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.11.19 22:46:39 (*)   Plaintext license not found.
Info: cpu: # 2018.11.19 22:46:39 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.11.19 22:46:39 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.11.19 22:46:39 (*)   Creating all objects for CPU
Info: cpu: # 2018.11.19 22:46:40 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.11.19 22:46:40 (*)   Creating plain-text RTL
Info: cpu: # 2018.11.19 22:46:41 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: master_template_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_template_0_avalon_master_translator"
Info: jtag_game_nios_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_game_nios_avalon_jtag_slave_translator"
Info: master_template_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_template_0_avalon_master_agent"
Info: jtag_game_nios_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_game_nios_avalon_jtag_slave_agent"
Info: jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: master_template_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_template_0_avalon_master_limiter"
Info: Reusing file /home/joey/courses/ece385/final_project/final_project/synthesis/submodules/altera_avalon_sc_fifo.v
Info: jtag_game_nios_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "jtag_game_nios_avalon_jtag_slave_burst_adapter"
Info: Reusing file /home/joey/courses/ece385/final_project/final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/joey/courses/ece385/final_project/final_project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/joey/courses/ece385/final_project/final_project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/joey/courses/ece385/final_project/final_project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: master_template_0_avalon_master_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "master_template_0_avalon_master_cmd_width_adapter"
Info: Reusing file /home/joey/courses/ece385/final_project/final_project/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/joey/courses/ece385/final_project/final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/joey/courses/ece385/final_project/final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: final_project: Done "final_project" with 37 modules, 66 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
