// Seed: 8079127
program module_0;
  assign id_1 = 1;
  wire id_2;
  assign module_1.id_11 = 0;
endprogram
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input logic id_2,
    output supply1 id_3,
    output supply0 id_4,
    input logic id_5,
    input wor id_6,
    input wire id_7,
    input supply0 id_8
);
  logic   id_10 = id_2;
  supply1 id_11;
  always id_10 <= id_5;
  module_0 modCall_1 ();
  id_12(
      id_6, id_11
  );
  wire id_13;
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7
    , id_22,
    input tri0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wor id_14,
    input uwire id_15,
    output wand id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri0 id_19,
    output wire id_20
);
  assign id_20 = 1 - {id_0, 1, 1};
  module_0 modCall_1 ();
endmodule
