# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../vsim/AsyncResetReg.v" \
"../../../../../vsim/plusarg_reader.v" \
"../../../../../vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
