
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis

# Written on Mon Feb  8 19:23:14 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\designer\sccb_design\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     54   
==================================================================================================================================


Clock Load Summary
******************

                                                  Clock     Source                                    Clock Pin                      Non-clock Pin     Non-clock Pin                       
Clock                                             Load      Pin                                       Seq Example                    Seq Example       Comb Example                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                         -                              -                 -                                   
                                                                                                                                                                                           
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     54        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)     config_sccb_0.state[3:0].C     -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)
===========================================================================================================================================================================================
