Implementation;Compile;RootName:UART_test
Implementation;Compile||(null)||Please refer to the log file for details about 32 Warning(s) , 1 Info(s)||UART_test_compile_log.rpt;liberoaction://open_report/file/UART_test_compile_log.rpt||(null);(null)
HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:UART_test
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||UART_test.srr(67);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/67||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||UART_test.srr(68);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/68||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||UART_test.srr(82);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/82||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_test.srr(83);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/83||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||UART_test.srr(84);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/84||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||UART_test.srr(112);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/112||fifo_256x8_pa3.v(46);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/46
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||UART_test.srr(113);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/113||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||UART_test.srr(114);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/114||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||UART_test.srr(134);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/134||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||UART_test.srr(135);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/135||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||UART_test.srr(149);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/149||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_test.srr(150);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/150||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||UART_test.srr(151);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/151||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||UART_test.srr(171);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/171||fifo_256x8_pa3.v(46);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/46
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||UART_test.srr(172);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/172||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||UART_test.srr(173);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/173||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_data[7:0]. Make sure that there are no unused intermediate registers.||UART_test.srr(176);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/176||UART_control.v(54);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\hdl\UART_control.v'/linenumber/54
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||UART_test.srr(180);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/180||fifo_256x8_pa3.v(68);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_test.srr(188);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/188||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||UART_test.srr(189);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/189||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_test.srr(190);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/190||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||UART_test.srr(191);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/191||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||UART_test.srr(213);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/213||fifo_256x8_pa3.v(68);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_test.srr(221);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/221||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||UART_test.srr(222);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/222||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_test.srr(223);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/223||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||UART_test.srr(224);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/224||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| MT530 ||@W:Found inferred clock UART_test|clk which controls 258 sequential elements including COREUART_0.make_CLOCK_GEN.genblk1\.baud_cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||UART_test.srr(339);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/339||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\clock_gen.v'/linenumber/283
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(425);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/425||rx_async.v(421);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(427);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/427||rx_async.v(421);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.UART_test_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(455);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/455||tx_async.v(119);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(467);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/467||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(468);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/468||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(469);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/469||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.UART_test_COREUART_1_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(489);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/489||tx_async.v(119);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/501||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(502);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/502||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(503);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/503||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit COREUART_1.make_RX.parity_err (in view view:work.UART_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(517);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/517||rx_async.v(447);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/447
Implementation;Synthesis|| MO160 ||@W:Register bit COREUART_0.make_RX.parity_err (in view view:work.UART_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||UART_test.srr(518);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/518||rx_async.v(447);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/447
Implementation;Synthesis|| MT420 ||@W:Found inferred clock UART_test|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"||UART_test.srr(601);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/601||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||UART_test.srr(617);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/617||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||UART_test.srr(619);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_uart\synthesis\UART_test.srr'/linenumber/619||null;null
