
*** Running vivado
    with args -log async_245_fifo.vds -m64 -mode batch -messageDb vivado.pb -notrace -source async_245_fifo.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source async_245_fifo.tcl -notrace
Command: synth_design -top async_245_fifo -part xc7a15tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 268.176 ; gain = 61.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'async_245_fifo' [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:22]
INFO: [Synth 8-638] synthesizing module 'sys_rst' [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/sys_rst.v:23]
INFO: [Synth 8-256] done synthesizing module 'sys_rst' (1#1) [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/sys_rst.v:23]
INFO: [Synth 8-638] synthesizing module 'iic_demo' [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/iic_demo.v:22]
INFO: [Synth 8-638] synthesizing module 'iic_savemod' [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/iic_savemod.v:23]
	Parameter FCLK bound to: 10'b0001111101 
	Parameter FHALF bound to: 10'b0000111110 
	Parameter FQUARTER bound to: 10'b0000011111 
	Parameter THIGH bound to: 10'b0000011110 
	Parameter TLOW bound to: 10'b0001000001 
	Parameter TR bound to: 10'b0000001111 
	Parameter TF bound to: 10'b0000001111 
	Parameter THD_STA bound to: 10'b0000011110 
	Parameter TSU_STA bound to: 10'b0000011110 
	Parameter TSU_STO bound to: 10'b0000011110 
	Parameter WRFUNC1 bound to: 5'b00111 
	Parameter WRFUNC2 bound to: 5'b01001 
	Parameter RDFUNC bound to: 5'b10011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/iic_savemod.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/iic_savemod.v:152]
INFO: [Synth 8-256] done synthesizing module 'iic_savemod' (2#1) [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/iic_savemod.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/iic_demo.v:80]
INFO: [Synth 8-256] done synthesizing module 'iic_demo' (3#1) [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/iic_demo.v:22]
WARNING: [Synth 8-387] label required on module instance [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:311]
INFO: [Synth 8-638] synthesizing module 'fifo_proc' [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:58]
WARNING: [Synth 8-3848] Net iic_data[0] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[22] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[21] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[20] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[19] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[18] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[17] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[16] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[15] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[14] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[13] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[12] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[11] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[10] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[9] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[8] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[7] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[6] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[5] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[4] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[3] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[2] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
WARNING: [Synth 8-3848] Net iic_data[1] in module/entity fifo_proc does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:41]
INFO: [Synth 8-256] done synthesizing module 'fifo_proc' (4#1) [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/fifo_proc.v:22]
INFO: [Synth 8-638] synthesizing module 'usb_handle' [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/usb_handle.v:23]
INFO: [Synth 8-256] done synthesizing module 'usb_handle' (5#1) [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/new/usb_handle.v:23]
WARNING: [Synth 8-3848] Net iic_data[22] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[21] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[20] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[19] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[18] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[17] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[16] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[15] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[14] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[13] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[12] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[11] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[10] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[9] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[8] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[7] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[6] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[5] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[4] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[3] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[2] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
WARNING: [Synth 8-3848] Net iic_data[1] in module/entity async_245_fifo does not have driver. [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:46]
INFO: [Synth 8-256] done synthesizing module 'async_245_fifo' (6#1) [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/sources_1/imports/new/async_245_fifo.v:22]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[175]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[174]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[173]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[172]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[171]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[170]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[169]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[168]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[167]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[166]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[165]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[164]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[163]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[162]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[161]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[160]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[159]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[158]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[157]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[156]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[155]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[154]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[153]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[152]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[151]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[150]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[149]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[148]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[147]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[146]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[145]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[144]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[143]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[142]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[141]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[140]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[139]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[138]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[137]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[136]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[135]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[134]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[133]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[132]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[131]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[130]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[129]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[128]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[127]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[126]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[125]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[124]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[123]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[122]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[121]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[120]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[119]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[118]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[117]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[116]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[115]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[114]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[113]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[112]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[111]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[110]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[109]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[108]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[107]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[106]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[105]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[104]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[103]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[102]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[101]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[100]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[99]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[98]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[97]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[96]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[95]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[94]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[93]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[92]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[91]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[90]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[89]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[88]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[87]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[86]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[85]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[84]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[83]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[82]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[81]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[80]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[79]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[78]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[77]
WARNING: [Synth 8-3331] design fifo_proc has unconnected port iic_data_bus[76]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 305.512 ; gain = 98.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 305.512 ; gain = 98.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/constrs_1/new/ft2232_constraint.xdc]
Finished Parsing XDC File [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/constrs_1/new/ft2232_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Yitian/MaxDrive/AccIII/FPGAProgram/AccRevive/AccRevive.srcs/constrs_1/new/ft2232_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/async_245_fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/async_245_fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 601.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "Go" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "Go" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "C1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "C1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "D_NOT_OUT1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isAck" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rSDA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rSDA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rSDA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rSCL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "r_data" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "o_iic_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isQ" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  15 Input      8 Bit        Muxes := 2     
	  31 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	  31 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 59    
	   5 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	  31 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sys_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module iic_savemod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  15 Input      8 Bit        Muxes := 2     
	  11 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module iic_demo 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	  31 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  31 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_proc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module usb_handle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IIC_NUM_00/U1/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IIC_NUM_00/U1/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IIC_NUM_00/U1/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IIC_NUM_00/U1/isAck" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IIC_NUM_00/U1/rSDA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IIC_NUM_00/U1/rSCL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IIC_NUM_00/U1/rSDA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IIC_NUM_00/U1/rSDA" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 601.285 ; gain = 394.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+---------------------+---------------+----------------+
|Module Name    | RTL Object          | Depth x Width | Implemented As | 
+---------------+---------------------+---------------+----------------+
|async_245_fifo | IIC_NUM_00/reg_addr | 32x8          | LUT            | 
+---------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/j_reg[6]' (FDCE) to 'IIC_NUM_00/j_reg[7]'
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/j_reg[7]' (FDCE) to 'IIC_NUM_00/j_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIC_NUM_00/j_reg[5] )
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/w_data_reg[7]' (FDCE) to 'IIC_NUM_00/w_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/reg_addr_reg[7]' (FDCE) to 'IIC_NUM_00/reg_addr_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIC_NUM_00/w_data_reg[6] )
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/reg_addr_reg[6]' (FDCE) to 'IIC_NUM_00/reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/w_data_reg[4]' (FDCE) to 'IIC_NUM_00/w_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIC_NUM_00/reg_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/w_data_reg[3]' (FDCE) to 'IIC_NUM_00/w_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/w_data_reg[2]' (FDCE) to 'IIC_NUM_00/w_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/w_data_reg[1]' (FDCE) to 'IIC_NUM_00/w_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/U1/Go_reg[5]' (FDCE) to 'IIC_NUM_00/U1/Go_reg[4]'
INFO: [Synth 8-3886] merging instance 'IIC_NUM_00/U1/Go_reg[4]' (FDCE) to 'IIC_NUM_00/U1/Go_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIC_NUM_00/U1/Go_reg[3] )
INFO: [Synth 8-3886] merging instance 'nolabel_line311/j_reg[7]' (FDCE) to 'nolabel_line311/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line311/j_reg[6]' (FDCE) to 'nolabel_line311/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line311/j_reg[5]' (FDCE) to 'nolabel_line311/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line311/j_reg[3]' (FDCE) to 'nolabel_line311/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line311/j_reg[4]' (FDCE) to 'nolabel_line311/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line311/j_reg[2]' (FDCE) to 'nolabel_line311/j_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line311/j_reg[1] )
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/j_reg[7]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/j_reg[6]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/j_reg[5]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/i_reg[7]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/i_reg[6]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/i_reg[5]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/U1/Go_reg[5]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/U1/Go_reg[4]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/U1/Go_reg[3]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/reg_addr_reg[7]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/reg_addr_reg[6]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/reg_addr_reg[4]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/w_data_reg[7]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/w_data_reg[6]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/w_data_reg[4]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/w_data_reg[3]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/w_data_reg[2]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/w_data_reg[1]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (IIC_NUM_00/U1/D_NOT_OUT1_reg[6]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/j_reg[7]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/j_reg[6]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/j_reg[5]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/j_reg[4]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/j_reg[3]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/j_reg[2]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/j_reg[1]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/i_reg[7]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/i_reg[6]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/i_reg[5]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/i_reg[4]) is unused and will be removed from module async_245_fifo.
WARNING: [Synth 8-3332] Sequential element (nolabel_line311/i_reg[3]) is unused and will be removed from module async_245_fifo.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 601.285 ; gain = 394.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    20|
|4     |LUT2   |    26|
|5     |LUT3   |    38|
|6     |LUT4   |    51|
|7     |LUT5   |    54|
|8     |LUT6   |   115|
|9     |MUXF7  |     1|
|10    |FDCE   |   128|
|11    |FDPE   |     9|
|12    |IBUF   |     4|
|13    |IOBUF  |     9|
|14    |OBUF   |     4|
|15    |OBUFT  |    22|
+------+-------+------+

Report Instance Areas: 
+------+------------------+------------+------+
|      |Instance          |Module      |Cells |
+------+------------------+------------+------+
|1     |top               |            |   486|
|2     |  IIC_NUM_00      |iic_demo    |   284|
|3     |    U1            |iic_savemod |   232|
|4     |  SYS_RST         |sys_rst     |     2|
|5     |  USB_Handle      |usb_handle  |   138|
|6     |  nolabel_line311 |fifo_proc   |    22|
+------+------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 75 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 601.285 ; gain = 98.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 601.285 ; gain = 394.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 177 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 601.285 ; gain = 394.129
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 601.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 09 20:05:27 2019...
