<SPAN style="FONT-FAMILY: Minion-Regular-0-1000-20; FONT-SIZE: 14pt; mso-font-kerning: 0pt; mso-bidi-font-family: Minion-Regular-0-1000-20" lang=EN-US>Following reset, enough of the CPU</SPAN><SPAN style="FONT-SIZE: 14pt; mso-font-kerning: 0pt; mso-bidi-font-family: Minion-Regular-0-1000-20; mso-fareast-font-family: Minion-Regular-0-1000-20; mso-ascii-font-family: Minion-Regular-0-1000-20" lang=EN-US>&#8217;</SPAN><SPAN style="FONT-FAMILY: Minion-Regular-0-1000-20; FONT-SIZE: 14pt; mso-font-kerning: 0pt; mso-bidi-font-family: Minion-Regular-0-1000-20" lang=EN-US>s control register state is defined that the CPU can execute uncached instructions. </SPAN><SPAN style="FONT-FAMILY: Minion-Regular-0-1000-20; FONT-SIZE: 14pt; mso-font-kerning: 0pt; mso-bidi-font-family: Minion-Regular-0-1000-20">&#8220;<SPAN lang=EN-US>Enough state</SPAN>&#8221;<SPAN lang=EN-US> is interpreted minimally; note the following points:</SPAN></SPAN> 
<P><SPAN class=cloze>[...]</SPAN></P>
<P><SPAN class=cloze></SPAN><SPAN style="FONT-FAMILY: Minion-Regular-0-1000-20; FONT-SIZE: 14pt; mso-font-kerning: 0pt; mso-bidi-font-family: Minion-Regular-0-1000-20" lang=EN-US><FONT class=clozed>The caches will be in a random, nonsensical state, so a cached load might return rubbish without reading memory.</FONT></SPAN></P>
<P><FONT class=clozed><SPAN style="FONT-FAMILY: Minion-Regular-0-1000-20; FONT-SIZE: 14pt; mso-font-kerning: 0pt; mso-bidi-font-family: Minion-Regular-0-1000-20" lang=EN-US>The TLB will be in a random state and </SPAN><I><SPAN style="FONT-FAMILY: Minion-Italic-0-1000-25; FONT-SIZE: 14pt; mso-font-kerning: 0pt; mso-bidi-font-family: Minion-Italic-0-1000-25" lang=EN-US>must not be accessed </SPAN></I></FONT><SPAN style="FONT-FAMILY: Minion-Regular-0-1000-20; FONT-SIZE: 14pt; mso-font-kerning: 0pt; mso-bidi-font-family: Minion-Regular-0-1000-20" lang=EN-US><FONT class=clozed>until initialized (in some CPUs the hardware has only minimal protection against the possibility that there are duplicate matches in the TLB, and the result could be a TLB shutdown,which can be amended only by a further reset)</FONT>.</SPAN>