# Register File

## ğŸ‘¨â€ğŸ’» Group Members

|Name|NetID|
|---|---|
|Guangxuan Li|gl137|
|Zhigang Wei|zw261|

## ğŸ“ Description

Module tree:

```
regfile
â”œâ”€â”€â”€dffe_WeRs
â””â”€â”€â”€decoder
    â””â”€â”€â”€and_arr
```

- [x] regfile.v: top level entity, register file with 1 write port and 2 read ports.
- [x] dffe_WeRs.v: implements D-Flip-Flop with Write-Enable and asynchronous Reset.
- [x] decoder.v: just a decoder.
- [x] and_arr.v: an and gate that takes an array and AND all the bits together.

## ğŸ Bugs and Issues

Nothing at the moment.

