<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1655065068">
  <File Type="PA-TCL" Name="lab2_comparador_salida.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="lab2_comparador_salida_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="lab2_comparador_salida_reports.tcl"/>
  <File Type="RDS-RDS" Name="lab2_comparador_salida.vds"/>
  <File Type="RDS-UTIL" Name="lab2_comparador_salida_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="lab2_comparador_salida_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="lab2_comparador_salida.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="lab2_comparador_salida_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="lab2_comparador_salida_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd"/>
        <Attr Name="ImportTime" Val="1652651795"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd"/>
        <Attr Name="ImportTime" Val="1652653114"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/counter_Nbits.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/new/counter_Nbits.vhd"/>
        <Attr Name="ImportTime" Val="1652653892"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/divisor_frecuencia.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab1/lab1_parteE/lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd"/>
        <Attr Name="ImportTime" Val="1652902833"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab1/lab1_parteE/lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd"/>
        <Attr Name="ImportTime" Val="1652884025"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lab2_comparador_salida.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="lab2_comparador_salida"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
