<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PPCISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- PPCISelLowering.h - PPC32 DAG Lowering Interface --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the interfaces that PPC uses to lower LLVM code into a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// selection DAG.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InlineAsm_8h.html">llvm/IR/InlineAsm.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Metadata_8h.html">llvm/IR/Metadata.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html">   36</a></span>&#160;  <span class="keyword">namespace </span>PPCISD {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="comment">// When adding a NEW PPCISD node please add it to the correct position in</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="comment">// the enum. The order of elements in this enum matters!</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">// Values that are added after this entry:</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">//     STBRX = ISD::FIRST_TARGET_MEMORY_OPCODE</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">// are considered memory opcodes and are treated differently than entries</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">// that come before it. For example, ADD or MUL should be placed before</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="comment">// the ISD::FIRST_TARGET_MEMORY_OPCODE while a LOAD or STORE should come</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">// after it.</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">   46</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">NodeType</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">// Start the numbering where the builtin ops and target ops leave off.</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">   48</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">    /// FSEL - Traditional three-operand fsel node.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">   52</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    /// XSMAXCDP, XSMINCDP - C-type min/max instructions.</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad6efdb34dab876eb3afab3c598906f49">   55</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad6efdb34dab876eb3afab3c598906f49">XSMAXCDP</a>,</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19adf1f7433a77ee4d32c28b031f0afe1ff">   56</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19adf1f7433a77ee4d32c28b031f0afe1ff">XSMINCDP</a>,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    /// FCFID - The FCFID instruction, taking an f64 operand and producing</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    /// and f64 value containing the FP representation of the integer that</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    /// was temporarily in the f64 operand.</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">   61</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    /// Newer FCFID[US] integer-to-floating-point conversion instructions for</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    /// unsigned integers and single-precision outputs.</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d">   65</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>,</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">   66</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>,</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090">   67</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">    /// FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">    /// operand, producing an f64 value containing the integer representation</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">    /// of that FP value.</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">   72</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>,</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec">   73</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">    /// Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    /// unsigned integers with round toward zero.</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">   77</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>,</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9">   78</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">    /// Floating-point-to-interger conversion instructions</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73">   81</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73">FP_TO_UINT_IN_VSR</a>,</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">   82</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">FP_TO_SINT_IN_VSR</a>,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">    /// VEXTS, ByteWidth - takes an input in VSFRC and produces an output in</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    /// VSFRC that is sign-extended from ByteWidth to a 64-byte integer.</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">   86</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">VEXTS</a>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    /// SExtVElems, takes an input vector of a smaller type and sign</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">    /// extends to an output vector of a larger type.</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a87c89f4c15d0e297b8e8764dc03c612d">   90</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a87c89f4c15d0e297b8e8764dc03c612d">SExtVElems</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    /// Reciprocal estimate instructions (unary FP ops).</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">   93</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>,</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030">   94</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// VMADDFP, VNMSUBFP - The VMADDFP and VNMSUBFP instructions, taking</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// three v4f32 operands and producing a v4f32 result.</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4641b97d96da9f08b2609132342ca65b">   98</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4641b97d96da9f08b2609132342ca65b">VMADDFP</a>,</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a34a5ed2588ccc989de4882384c296b">   99</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a34a5ed2588ccc989de4882384c296b">VNMSUBFP</a>,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">    /// VPERM - The PPC VPERM Instruction.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">  103</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">VPERM</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">    /// XXSPLT - The PPC VSX splat instructions</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">  107</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">XXSPLT</a>,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">    /// VECINSERT - The PPC vector insert instruction</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">  111</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">VECINSERT</a>,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">    /// VECSHL - The PPC vector shift left instruction</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">  115</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">VECSHL</a>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">    /// XXPERMDI - The PPC XXPERMDI instruction</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">  119</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">XXPERMDI</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    /// The CMPB instruction (takes two operands of i32 or i64).</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">  122</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">CMPB</a>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">    /// Hi/Lo - These represent the high and low 16-bit parts of a global</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    /// address respectively.  These nodes have two operands, the first of</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    /// which must be a TargetGlobalAddress, and the second of which must be a</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">    /// Constant.  Selected naively, these turn into &#39;lis G+C&#39; and &#39;li G+C&#39;,</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    /// though these are usually folded into other nodes.</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">  129</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">Hi</a>,</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb">  130</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb">Lo</a>,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    /// The following two target-specific nodes are used for calls through</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    /// function pointers in the 64-bit SVR4 ABI.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">    /// OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">    /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">    /// compute an allocation on the stack.</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">  138</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">    /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">    /// compute an offset from native SP to the address  of the most recent</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">    /// dynamic alloca.</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">  143</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">DYNAREAOFFSET</a>,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">    /// GlobalBaseReg - On Darwin, this node represents the result of the mflr</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">    /// at function entry, used for PIC code.</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">  147</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">    /// These nodes represent PPC shifts.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">    /// For scalar types, only the last `n + 1` bits of the shift amounts</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">    /// are used, where n is log2(sizeof(element) * 8). See sld/slw, etc.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">    /// for exact behaviors.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">    /// For vector types, only the last n bits are used. See vsld.</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522">  156</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522">SRL</a>,</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62">  157</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>,</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">  158</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">    /// EXTSWSLI = The PPC extswsli instruction, which does an extend-sign</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">    /// word and shift left immediate.</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">  162</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">EXTSWSLI</a>,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    /// The combination of sra[wd]i and addze used to implemented signed</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">    /// integer division by a power of 2. The first operand is the dividend,</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">    /// and the second is the constant shift amount (representing the</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">    /// divisor).</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">  168</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">SRA_ADDZE</a>,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">    /// CALL - A direct function call.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">    /// CALL_NOP is a call with the special NOP which follows 64-bit</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">    /// SVR4 calls and 32-bit/64-bit AIX calls.</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">  173</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>,</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e">  174</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">    /// CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">    /// MTCTR instruction.</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">  178</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">    /// CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">    /// BCTRL instruction.</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">  182</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">    /// CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">    /// instruction and the TOC reload required on 64-bit ELF, 32-bit AIX</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">    /// and 64-bit AIX.</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">  187</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">BCTRL_LOAD_TOC</a>,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">    /// Return with a flag operand, matched by &#39;blr&#39;</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">  190</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">    /// R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">    /// This copies the bits corresponding to the specified CRREG into the</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">    /// resultant GPR.  Bits corresponding to other CR regs are undefined.</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">  195</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">MFOCRF</a>,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">    /// Direct move from a VSX register to a GPR</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">  198</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">MFVSR</a>,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">    /// Direct move from a GPR to a VSX register (algebraic)</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">  201</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">MTVSRA</a>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">    /// Direct move from a GPR to a VSX register (zero)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">  204</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">MTVSRZ</a>,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">    /// Direct move of 2 consecutive GPR to a VSX register.</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">  207</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">BUILD_FP128</a>,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">    /// BUILD_SPE64 and EXTRACT_SPE are analogous to BUILD_PAIR and</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">    /// EXTRACT_ELEMENT but take f64 arguments instead of i64, as i64 is</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">    /// unsupported for this target.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">    /// Merge 2 GPRs to a single SPE register.</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">  213</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">BUILD_SPE64</a>,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">    /// Extract SPE register component, second argument is high or low.</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">  216</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">EXTRACT_SPE</a>,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">    /// Extract a subvector from signed integer vector and convert to FP.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    /// It is primarily used to convert a (widened) illegal integer vector</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">    /// type to a legal floating point vector type.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">    /// For example v2i32 -&gt; widened to v4i32 -&gt; v2f64</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">  222</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">SINT_VEC_TO_FP</a>,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">    /// Extract a subvector from unsigned integer vector and convert to FP.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">    /// As with SINT_VEC_TO_FP, used for converting illegal types.</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">  226</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">UINT_VEC_TO_FP</a>,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// FIXME: Remove these once the ANDI glue bug is fixed:</span><span class="comment"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">    /// i1 = ANDI_rec_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">    /// eq or gt bit of CR0 after executing andi. x, 1. This is used to</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">    /// implement truncation of i32 or i64 to i1.</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba">  232</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba">ANDI_rec_1_EQ_BIT</a>,</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7">  233</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7">ANDI_rec_1_GT_BIT</a>,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="comment">// READ_TIME_BASE - A read of the 64-bit time-base register on a 32-bit</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// target (returns (Lo, Hi)). It takes a chain operand.</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">  237</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">READ_TIME_BASE</a>,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">// EH_SJLJ_SETJMP - SjLj exception handling setjmp.</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">  240</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">// EH_SJLJ_LONGJMP - SjLj exception handling longjmp.</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">  243</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">    /// RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP*</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">    /// instructions.  For lack of better number, we use the opcode number</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">    /// encoding for the OPC field to identify the compare.  For example, 838</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">    /// is VCMPGTSH.</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">  249</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">VCMP</a>,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">    /// RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">    /// altivec VCMP*o instructions.  For lack of better number, we use the</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">    /// opcode number encoding for the OPC field to identify the compare.  For</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">    /// example, 838 is VCMPGTSH.</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2739f8327120cab9e21846dee3a5366b">  255</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2739f8327120cab9e21846dee3a5366b">VCMPo</a>,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">    /// CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">    /// corresponds to the COND_BRANCH pseudo instruction.  CRRC is the</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">    /// condition register to branch on, OPC is the branch opcode to use (e.g.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">    /// PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">    /// an optional input flag argument.</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">  262</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">    /// CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">    /// loops.</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">  266</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>,</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">  267</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">BDZ</a>,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">    /// F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">    /// towards zero.  Used only as part of the long double-to-int</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">    /// conversion sequence.</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">  272</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">    /// F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">  275</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">MFFS</a>,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">    /// TC_RETURN - A tail call return.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">    ///   operand #0 chain</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">    ///   operand #1 callee (register or absolute)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">    ///   operand #2 stack adjustment</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">    ///   operand #3 optional in flag</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">  282</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">    /// ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">  285</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>,</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">  286</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">    /// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by initial-exec TLS</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">    /// for non-position independent code on PPC32.</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">  290</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">PPC32_GOT</a>,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">    /// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by general dynamic and</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">    /// local dynamic TLS and position indendepent code on PPC32.</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">  294</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">PPC32_PICGOT</a>,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">    /// G8RC = ADDIS_GOT_TPREL_HA %x2, Symbol - Used by the initial-exec</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">    /// TLS model, produces an ADDIS8 instruction that adds the GOT</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">    /// base to sym\@got\@tprel\@ha.</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">  299</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">    /// G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">    /// TLS model, produces a LD instruction with base register G8RReg</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">    /// and offset sym\@got\@tprel\@l.  This completes the addition that</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">    /// finds the offset of &quot;sym&quot; relative to the thread pointer.</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">  305</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">    /// G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">    /// model, produces an ADD instruction that adds the contents of</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">    /// G8RReg to the thread pointer.  Symbol contains a relocation</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">    /// sym\@tls which is to be replaced by the thread pointer and</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">    /// identifies to the linker that the instruction is part of a</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">    /// TLS sequence.</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">  313</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">    /// G8RC = ADDIS_TLSGD_HA %x2, Symbol - For the general-dynamic TLS</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">    /// model, produces an ADDIS8 instruction that adds the GOT base</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">    /// register to sym\@got\@tlsgd\@ha.</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">  318</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">    /// %x3 = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">    /// model, produces an ADDI8 instruction that adds G8RReg to</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">    /// sym\@got\@tlsgd\@l and stores the result in X3.  Hidden by</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">    /// ADDIS_TLSGD_L_ADDR until after register assignment.</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">  324</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>,</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">    /// %x3 = GET_TLS_ADDR %x3, Symbol - For the general-dynamic TLS</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">    /// model, produces a call to __tls_get_addr(sym\@tlsgd).  Hidden by</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">    /// ADDIS_TLSGD_L_ADDR until after register assignment.</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">  329</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">GET_TLS_ADDR</a>,</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">    /// G8RC = ADDI_TLSGD_L_ADDR G8RReg, Symbol, Symbol - Op that</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">    /// combines ADDI_TLSGD_L and GET_TLS_ADDR until expansion following</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">    /// register assignment.</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">  334</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">ADDI_TLSGD_L_ADDR</a>,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">    /// G8RC = ADDIS_TLSLD_HA %x2, Symbol - For the local-dynamic TLS</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">    /// model, produces an ADDIS8 instruction that adds the GOT base</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">    /// register to sym\@got\@tlsld\@ha.</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">  339</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">    /// %x3 = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">    /// model, produces an ADDI8 instruction that adds G8RReg to</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">    /// sym\@got\@tlsld\@l and stores the result in X3.  Hidden by</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">    /// ADDIS_TLSLD_L_ADDR until after register assignment.</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">  345</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">    /// %x3 = GET_TLSLD_ADDR %x3, Symbol - For the local-dynamic TLS</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">    /// model, produces a call to __tls_get_addr(sym\@tlsld).  Hidden by</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">    /// ADDIS_TLSLD_L_ADDR until after register assignment.</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">  350</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">GET_TLSLD_ADDR</a>,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">    /// G8RC = ADDI_TLSLD_L_ADDR G8RReg, Symbol, Symbol - Op that</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">    /// combines ADDI_TLSLD_L and GET_TLSLD_ADDR until expansion</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">    /// following register assignment.</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">  355</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">ADDI_TLSLD_L_ADDR</a>,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">    /// G8RC = ADDIS_DTPREL_HA %x3, Symbol - For the local-dynamic TLS</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">    /// model, produces an ADDIS8 instruction that adds X3 to</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">    /// sym\@dtprel\@ha.</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">  360</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">    /// G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">    /// model, produces an ADDI8 instruction that adds G8RReg to</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">    /// sym\@got\@dtprel\@l.</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">  365</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">    /// VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">    /// during instruction selection to optimize a BUILD_VECTOR into</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">    /// operations on splats.  This is necessary to avoid losing these</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">    /// optimizations due to constant folding.</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">  371</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">    /// CHAIN = SC CHAIN, Imm128 - System call.  The 7-bit unsigned</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">    /// operand identifies the operating system entry point.</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">  375</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">    /// CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer.</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">  378</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">CLRBHRB</a>,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">    /// GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">    /// history rolling buffer entry.</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">  382</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">MFBHRBE</a>,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">    /// CHAIN = RFEBB CHAIN, State - Return from event-based branch.</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">  385</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">RFEBB</a>,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">    /// VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">    /// endian.  Maps to an xxswapd instruction that corrects an lxvd2x</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">    /// or stxvd2x instruction.  The chain is necessary because the</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">    /// sequence replaces a load and needs to provide the same number</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">    /// of outputs.</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">  392</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">XXSWAPD</a>,</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">    /// An SDNode for swaps that are not associated with any loads/stores</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">    /// and thereby have no chain.</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">  396</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">SWAP_NO_CHAIN</a>,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">    /// An SDNode for Power9 vector absolute value difference.</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">    /// operand #0 vector</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">    /// operand #1 vector</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">    /// operand #2 constant i32 0 or 1, to indicate whether needs to patch</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">    /// the most significant bit for signed i32</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">    /// Power9 VABSD* instructions are designed to support unsigned integer</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">    /// vectors (byte/halfword/word), if we want to make use of them for signed</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">    /// integer vectors, we have to flip their sign bits first. To flip sign bit</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">    /// for byte/halfword integer vector would become inefficient, but for word</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">    /// integer vector, we can leverage XVNEGSP to make it efficiently. eg:</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">    /// abs(sub(a,b)) =&gt; VABSDUW(a+0x80000000, b+0x80000000)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">    ///               =&gt; VABSDUW((XVNEGSP a), (XVNEGSP b))</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">  411</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">VABSD</a>,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">    /// QVFPERM = This corresponds to the QPX qvfperm instruction.</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1fbf4763de48064297d4f8030f1a4f89">  414</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1fbf4763de48064297d4f8030f1a4f89">QVFPERM</a>,</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">    /// QVGPCI = This corresponds to the QPX qvgpci instruction.</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b">  417</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b">QVGPCI</a>,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">    /// QVALIGNI = This corresponds to the QPX qvaligni instruction.</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81525fe199c6932493c8c82a7263dc6">  420</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81525fe199c6932493c8c82a7263dc6">QVALIGNI</a>,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">    /// QVESPLATI = This corresponds to the QPX qvesplati instruction.</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae0cbd00a9731600600f5718ddf05a31e">  423</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae0cbd00a9731600600f5718ddf05a31e">QVESPLATI</a>,</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">    /// QBFLT = Access the underlying QPX floating-point boolean</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">    /// representation.</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a037cba0c11f79e50d82dde996a706e5b">  427</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a037cba0c11f79e50d82dde996a706e5b">QBFLT</a>,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">    /// FP_EXTEND_HALF(VECTOR, IDX) - Custom extend upper (IDX=0) half or</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">    /// lower (IDX=1) half of v4f32 to v2f64.</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0">  431</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0">FP_EXTEND_HALF</a>,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">    /// CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">    /// byte-swapping store instruction.  It byte-swaps the low &quot;Type&quot; bits of</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">    /// the GPRC input, then stores it through Ptr.  Type can be either i16 or</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">    /// i32.</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">  437</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">    /// GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">    /// byte-swapping load instruction.  It loads &quot;Type&quot; bits, byte swaps it,</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">    /// then puts it in the bottom bits of the GPRC.  TYPE can be either i16</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">    /// or i32.</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">  443</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">LBRX</a>,</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">    /// STFIWX - The STFIWX instruction.  The first operand is an input token</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">    /// chain, then an f64 value to store, then an address to store it to.</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">  447</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">    /// GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">    /// load which sign-extends from a 32-bit integer value into the</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">    /// destination 64-bit register.</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">  452</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">    /// GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">    /// load which zero-extends from a 32-bit integer value into the</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">    /// destination 64-bit register.</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">  457</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">    /// GPRC, CHAIN = LXSIZX, CHAIN, Ptr, ByteWidth - This is a load of an</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">    /// integer smaller than 64 bits into a VSR. The integer is zero-extended.</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">    /// This can be used for converting loaded integers to floating point.</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">  462</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">LXSIZX</a>,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">    /// STXSIX - The STXSI[bh]X instruction. The first operand is an input</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">    /// chain, then an f64 value to store, then an address to store it to,</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">    /// followed by a byte-width for the store.</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">  467</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">STXSIX</a>,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">    /// VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian.</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">    /// Maps directly to an lxvd2x instruction that will be followed by</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">    /// an xxswapd.</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">  472</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">LXVD2X</a>,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">    /// VSRC, CHAIN = LOAD_VEC_BE CHAIN, Ptr - Occurs only for little endian.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">    /// Maps directly to one of lxvd2x/lxvw4x/lxvh8x/lxvb16x depending on</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">    /// the vector type to load vector in big-endian element order.</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818">  477</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818">LOAD_VEC_BE</a>,</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">    /// VSRC, CHAIN = LD_VSX_LH CHAIN, Ptr - This is a floating-point load of a</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">    /// v2f32 value into the lower half of a VSR register.</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">  481</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">LD_VSX_LH</a>,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">    /// VSRC, CHAIN = LD_SPLAT, CHAIN, Ptr - a splatting load memory</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">    /// instructions such as LXVDSX, LXVWSX.</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23">  485</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23">LD_SPLAT</a>,</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">    /// CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">    /// Maps directly to an stxvd2x instruction that will be preceded by</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">    /// an xxswapd.</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">  490</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">STXVD2X</a>,</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">    /// CHAIN = STORE_VEC_BE CHAIN, VSRC, Ptr - Occurs only for little endian.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">    /// Maps directly to one of stxvd2x/stxvw4x/stxvh8x/stxvb16x depending on</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">    /// the vector type to store vector in big-endian element order.</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453">  495</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453">STORE_VEC_BE</a>,</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">    /// Store scalar integers from VSR.</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">  498</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">ST_VSR_SCAL_INT</a>,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">    /// QBRC, CHAIN = QVLFSb CHAIN, Ptr</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">    /// The 4xf32 load used for v4i1 constants.</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a61d1f29583706380b3ceda1c3c667c9b">  502</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a61d1f29583706380b3ceda1c3c667c9b">QVLFSb</a>,</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">    /// ATOMIC_CMP_SWAP - the exact same as the target-independent nodes</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">    /// except they ensure that the compare input is zero-extended for</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">    /// sub-word versions because the atomic loads zero-extend.</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2">  507</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2">ATOMIC_CMP_SWAP_8</a>,</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">  508</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">ATOMIC_CMP_SWAP_16</a>,</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">    /// GPRC = TOC_ENTRY GA, TOC</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">    /// Loads the entry for GA from the TOC, where the TOC base is given by</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">    /// the last operand.</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">  513</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  };</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  } <span class="comment">// end namespace PPCISD</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">  /// Define some predicates that are used for node matching.</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span>  <span class="keyword">namespace </span>PPC {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">    /// isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">    /// VPKUHUM instruction.</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">isVPKUHUMShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">    /// isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">    /// VPKUWUM instruction.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">isVPKUWUMShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> ShuffleKind,</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">    /// isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">    /// VPKUDUM instruction.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">isVPKUDUMShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> ShuffleKind,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">    /// isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">    /// a VRGL* instruction with the specified unit size (1,2 or 4 bytes).</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">isVMRGLShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> UnitSize,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                            <span class="keywordtype">unsigned</span> ShuffleKind, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">    /// isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">    /// a VRGH* instruction with the specified unit size (1,2 or 4 bytes).</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">isVMRGHShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> UnitSize,</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                            <span class="keywordtype">unsigned</span> ShuffleKind, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">    /// isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">    /// a VMRGEW or VMRGOW instruction</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a5abe83e8c9d9553cfc708a024c204807">isVMRGEOShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">bool</span> CheckEven,</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                             <span class="keywordtype">unsigned</span> ShuffleKind, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);<span class="comment"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">    /// isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">    /// for a XXSLDWI instruction.</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a96447619c3b90a88e75aed44d332114c">isXXSLDWIShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> &amp;ShiftElts,</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                              <span class="keywordtype">bool</span> &amp;Swap, <span class="keywordtype">bool</span> IsLE);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">    /// isXXBRHShuffleMask - Return true if this is a shuffle mask suitable</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">    /// for a XXBRH instruction.</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a8bc23d2b734425aad94289c4dc5df21f">isXXBRHShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">    /// isXXBRWShuffleMask - Return true if this is a shuffle mask suitable</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">    /// for a XXBRW instruction.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a88c93b88a2a89e226d5312299a4e1790">isXXBRWShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">    /// isXXBRDShuffleMask - Return true if this is a shuffle mask suitable</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">    /// for a XXBRD instruction.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a2a25cc9341eead72b29eb9646e631244">isXXBRDShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">    /// isXXBRQShuffleMask - Return true if this is a shuffle mask suitable</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">    /// for a XXBRQ instruction.</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a6e40fdad18c650272628e91ecadce173">isXXBRQShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">    /// isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">    /// for a XXPERMDI instruction.</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a8bbd98a4e85245f40c2ef2ea6f14e7c6">isXXPERMDIShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> &amp;ShiftElts,</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                              <span class="keywordtype">bool</span> &amp;Swap, <span class="keywordtype">bool</span> IsLE);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">    /// isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">    /// shift amount, otherwise return -1.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">isVSLDOIShuffleMask</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> ShuffleKind,</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">    /// isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">    /// specifies a splat of a single element that is suitable for input to</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">    /// VSPLTB/VSPLTH/VSPLTW.</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> EltSize);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">    /// isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">    /// the XXINSERTW instruction introduced in ISA 3.0. This is essentially any</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">    /// shuffle of v4f32/v4i32 vectors that just inserts one element from one</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">    /// vector into the other. This function will also set a couple of</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">    /// output parameters for how much the source vector needs to be shifted and</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">    /// what byte number needs to be specified for the instruction to put the</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">    /// element in the desired location of the target vector.</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#acb2d86096213925077b7a8b248745e34">isXXINSERTWMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> &amp;ShiftElts,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                         <span class="keywordtype">unsigned</span> &amp;InsertAtByte, <span class="keywordtype">bool</span> &amp;Swap, <span class="keywordtype">bool</span> IsLE);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">    /// getSplatIdxForPPCMnemonics - Return the splat index as a value that is</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">    /// appropriate for PPC mnemonics (which have a big endian bias - namely</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">    /// elements are counted from the left of the vector register).</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1PPC.html#a93d85169d871f169e06ab00673048741">getSplatIdxForPPCMnemonics</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> EltSize,</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">    /// get_VSPLTI_elt - If this is a build_vector of constants which can be</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">    /// formed by using a vspltis[bhw] instruction of the specified element</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">    /// size, return the constant being splatted.  The ByteSize field indicates</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">    /// the number of bytes of each element [124] -&gt; [bhw].</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">get_VSPLTI_elt</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> ByteSize, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">    /// If this is a qvaligni shuffle mask, return the shift</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">    /// amount, otherwise return -1.</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1PPC.html#ab4b63a1d90b1ae4268d6cf7655c98c75">isQVALIGNIShuffleMask</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  } <span class="comment">// end namespace PPC</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html">  614</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1PPCTargetLowering.html">PPCTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html">PPCTargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCTargetMachine.html">PPCTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">    /// getTargetNodeName() - This method returns the name of a target specific</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">    /// DAG node.</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *getTargetNodeName(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a3e60bf8e76e27b02eaccac58a62993f4">  625</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a3e60bf8e76e27b02eaccac58a62993f4">isSelectSupported</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;      <span class="comment">// PowerPC does not support scalar condition selects on vectors.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <span class="keywordflow">return</span> (Kind != SelectSupportKind::ScalarCondVectorVal);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    }</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">    /// getPreferredVectorAction - The code we generate when vector types are</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">    /// legalized by promoting the integer element type is often much worse</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">    /// than code we generate if we widen the type for applicable vector types.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">    /// The issue with promoting is that the vector is scalaraized, individual</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">    /// elements promoted and then the vector is rebuilt. So say we load a pair</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">    /// of v4i8&#39;s and shuffle them. This will turn into a mess of 8 extending</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">    /// loads, moves back into VSR&#39;s (or memory ops if we don&#39;t have moves) and</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">    /// then the VPERM for the shuffle. All in all a very slow sequence.</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#ab02131f91a9d9a10d8aa800bb662d681">  638</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ab02131f91a9d9a10d8aa800bb662d681">getPreferredVectorAction</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"></span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="keyword">      const override </span>{</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a15166830bf05c1d47c33afa81faa38d6">getScalarSizeInBits</a>() % 8 == 0)</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        <span class="keywordflow">return</span> TypeWidenVector;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">TargetLoweringBase::getPreferredVectorAction</a>(VT);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    }</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="keywordtype">bool</span> useSoftFloat() <span class="keyword">const override</span>;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordtype">bool</span> hasSPE() <span class="keyword">const</span>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a010fe1720a71b30574703fec238e5cab">  649</a></span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a010fe1720a71b30574703fec238e5cab">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    }</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">  653</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">isCheapToSpeculateCttz</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">  657</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">isCheapToSpeculateCtlz</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a3a0cf06e062ec0b758d186411b440d90">  661</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a3a0cf06e062ec0b758d186411b440d90">isCtlzFast</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    }</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#aaa3913c1ef2c5af7a66a953752888f67">  665</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aaa3913c1ef2c5af7a66a953752888f67">isEqualityCmpFoldedWithSignedCmp</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a551288909ccbfb41e573e1f31222a605">  669</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a551288909ccbfb41e573e1f31222a605">hasAndNotCompare</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    }</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordtype">bool</span> preferIncOfAddToSubOfNot(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a91d45f6f637b1db940277d23e6d471db">  675</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a91d45f6f637b1db940277d23e6d471db">convertSetCCLogicToBitwiseLogic</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a77bf73c56380e66406d55260d10ea733">  679</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a77bf73c56380e66406d55260d10ea733">supportSplitCSR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      <span class="keywordflow">return</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::NoUnwind);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordtype">void</span> initializeSplitCSR(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="structllvm_1_1Entry.html">Entry</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordtype">void</span> insertCopiesSplitCSR(</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Entry,</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock *&gt;</a> &amp;Exits) <span class="keyword">const override</span>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">    /// getSetCCResultType - Return the ISD::SETCC ValueType</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a> getSetCCResultType(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                           <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">    /// Return true if target always beneficiates from combining into FMA for a</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">    /// given value type. This must typically return false on targets where FMA</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">    /// takes more cycles to execute than FADD.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> enableAggressiveFMAFusion(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">    /// getPreIndexedAddressParts - returns true by value, base pointer and</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">    /// offset pointer and addressing mode by reference if the node&#39;s address</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">    /// can be legally represented as pre-indexed load / store address.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> getPreIndexedAddressParts(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                   <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">    /// SelectAddressEVXRegReg - Given the specified addressed, check to see if</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">    /// it can be more efficiently represented as [r+imm].</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> SelectAddressEVXRegReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">    /// SelectAddressRegReg - Given the specified addressed, check to see if it</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">    /// can be more efficiently represented as [r+imm]. If \p EncodingAlignment</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">    /// is non-zero, only accept displacement which is not suitable for [r+imm].</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">    /// Returns false if it can be represented by [r+imm], which are preferred.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> SelectAddressRegReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index,</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                             <span class="keywordtype">unsigned</span> EncodingAlignment = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">    /// SelectAddressRegImm - Returns true if the address N can be represented</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">    /// by a base register plus a signed 16-bit displacement [r+imm], and if it</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">    /// is not better represented as reg+reg. If \p EncodingAlignment is</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">    /// non-zero, only accept displacements suitable for instruction encoding</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">    /// requirement, i.e. multiples of 4 for DS form.</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> SelectAddressRegImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Disp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                             <span class="keywordtype">unsigned</span> EncodingAlignment) <span class="keyword">const</span>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">    /// SelectAddressRegRegOnly - Given the specified addressed, force it to be</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">    /// represented as an indexed [r+r] operation.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> SelectAddressRegRegOnly(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index,</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> getSchedulingPreference(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) <span class="keyword">const override</span>;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">    /// LowerOperation - Provide custom lowering hooks for some operations.</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerOperation(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">    /// ReplaceNodeResults - Replace the results of node with an illegal result</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">    /// type with new values built out of custom code.</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> ReplaceNodeResults(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a>&amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> expandVSXLoadForLE(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> expandVSXStoreForLE(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PerformDAGCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BuildSDIVPow2(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created) <span class="keyword">const override</span>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> getRegisterByName(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordtype">void</span> computeKnownBitsForTargetNode(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                                       <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <a class="code" href="structllvm_1_1Align.html">Align</a> getPrefLoopAlignment(<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *ML) <span class="keyword">const override</span>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a35b2d5bd709014ea612750859328b7f3">  766</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a35b2d5bd709014ea612750859328b7f3">shouldInsertFencesForAtomic</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    }</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *emitLeadingFence(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                                  <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *emitTrailingFence(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                                   <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    EmitInstrWithCustomInserter(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const override</span>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EmitAtomicBinary(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                                        <span class="keywordtype">unsigned</span> AtomicSize,</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                                        <span class="keywordtype">unsigned</span> BinOpcode,</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                                        <span class="keywordtype">unsigned</span> CmpOpcode = 0,</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                                        <span class="keywordtype">unsigned</span> CmpPred = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EmitPartwordAtomicBinary(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                                                <span class="keywordtype">bool</span> is8bit,</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;                                                <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                                                <span class="keywordtype">unsigned</span> CmpOpcode = 0,</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                                                <span class="keywordtype">unsigned</span> CmpPred = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *emitEHSjLjSetJmp(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *emitEHSjLjLongJmp(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> getConstraintType(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">    /// Examine constraint string and operand type and determine a weight value.</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">    /// The operand object must already have been set up with the operand type.</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> getSingleConstraintMatchWeight(</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      <a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;<a class="code" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    getRegForInlineAsmConstraint(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">    /// getByValTypeAlignment - Return the desired alignment for ByVal aggregate</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">    /// function arguments in the caller parameter area.  This is the actual</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">    /// alignment, not its logarithm.</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> getByValTypeAlignment(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <span class="keyword">const override</span>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">    /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">    /// vector.  If it is invalid, don&#39;t add anything to Ops.</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> LowerAsmOperandForConstraint(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                                      std::string &amp;Constraint,</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                                      std::vector&lt;SDValue&gt; &amp;Ops,</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#af14a8c78bfc30d674ff99092dfccbd51">  822</a></span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#af14a8c78bfc30d674ff99092dfccbd51">getInlineAsmMemConstraint</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;es&quot;</span>)</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca483b7f06cba83d337501881b49e0b311">InlineAsm::Constraint_es</a>;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;o&quot;</span>)</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca09bcc77f427e8a0891897bca81efba7b">InlineAsm::Constraint_o</a>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Q&quot;</span>)</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca2537727b3f0b8b545a1180bfa088ff70">InlineAsm::Constraint_Q</a>;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Z&quot;</span>)</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca3e1bcb4164cc5411446f42f3aa16b957">InlineAsm::Constraint_Z</a>;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Zy&quot;</span>)</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcab95f49adf9bbe66a763a8b8622b97c59">InlineAsm::Constraint_Zy</a>;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    }</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">    /// isLegalAddressingMode - Return true if the addressing mode represented</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">    /// by AM is legal for this target, for a load/store of the specified type.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> isLegalAddressingMode(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM,</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                               <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <span class="keywordtype">unsigned</span> AS,</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                               <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">    /// isLegalICmpImmediate - Return true if the specified immediate is legal</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">    /// icmp immediate, that is the target has icmp instructions which can</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">    /// compare a register against the immediate without having to materialize</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">    /// the immediate into a register.</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> isLegalICmpImmediate(int64_t Imm) <span class="keyword">const override</span>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">    /// isLegalAddImmediate - Return true if the specified immediate is legal</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">    /// add immediate, that is the target has add instructions which can</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">    /// add a register and the immediate without having to materialize</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">    /// the immediate into a register.</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> isLegalAddImmediate(int64_t Imm) <span class="keyword">const override</span>;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">    /// isTruncateFree - Return true if it&#39;s free to truncate a value of</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">    /// type Ty1 to type Ty2. e.g. On PPC it&#39;s free to truncate a i64 value in</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">    /// register X1 to i32 by referencing its sub-register R1.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> isTruncateFree(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordtype">bool</span> isTruncateFree(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="keywordtype">bool</span> isZExtFree(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="keywordtype">bool</span> isFPExtFree(<a class="code" href="structllvm_1_1EVT.html">EVT</a> DestVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">    /// Returns true if it is beneficial to convert a load of a constant</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">    /// to just the constant itself.</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> shouldConvertConstantLoadToIntImm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                                           <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a8bce339379d3a541ec57b178e6deeca0">  869</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a8bce339379d3a541ec57b178e6deeca0">convertSelectOfConstantsToMath</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#aa6ccf4330a7bedc48475a8ec562fe5ed">  873</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aa6ccf4330a7bedc48475a8ec562fe5ed">isDesirableToTransformToIntegerOp</a>(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                           <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      <span class="comment">// Only handle float load/store pair because float(fpr) load/store</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      <span class="comment">// instruction has more cycles than integer(gpr) load/store in PPC.</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <span class="keywordflow">if</span> (Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a> &amp;&amp; Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>)</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>; </div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    }</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="comment">// Returns true if the address of the global is stored in TOC entry.</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="keywordtype">bool</span> isAccessedAsGotIndirect(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N) <span class="keyword">const</span>;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordtype">bool</span> isOffsetFoldingLegal(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordtype">bool</span> getTgtMemIntrinsic(<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                            <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                            <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">    /// getOptimalMemOpType - Returns the target specific optimal type for load</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">    /// and store operations as a result of memset, memcpy, and memmove</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">    /// lowering. If DstAlign is zero that means it&#39;s safe to destination</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">    /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">    /// means there isn&#39;t a need to check it against alignment requirement,</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">    /// probably because the source does not need to be loaded. If &#39;IsMemset&#39; is</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">    /// true, that means it&#39;s expanding a memset. If &#39;ZeroMemset&#39; is true, that</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">    /// means it&#39;s a memset of zero. &#39;MemcpyStrSrc&#39; indicates whether the memcpy</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">    /// source is constant so it does not need to be loaded.</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">    /// It returns EVT::Other if the type should be determined using generic</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">    /// target-independent logic.</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    getOptimalMemOpType(uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign,</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                        <span class="keywordtype">bool</span> IsMemset, <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">    /// Is unaligned memory access allowed for the given type, and is it fast</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">    /// relative to software emulation.</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> allowsMisalignedMemoryAccesses(</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = 1,</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;        <span class="keywordtype">bool</span> *<a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">Fast</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">    /// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">    /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">    /// expanded to FMAs when this method returns true, otherwise fmuladd is</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">    /// expanded to fmul + fadd.</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> isFMAFasterThanFMulAndFAdd(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *getScratchRegisters(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC) <span class="keyword">const override</span>;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="comment">// Should we expand the build vector with shuffles?</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    shouldExpandBuildVectorWithShuffles(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                                        <span class="keywordtype">unsigned</span> DefinedValues) <span class="keyword">const override</span>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">    /// createFastISel - This method returns a target-specific FastISel object,</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">    /// or null if the target does not support &quot;fast&quot; instruction selection.</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo,</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo) <span class="keyword">const override</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">    /// Returns true if an argument of type Ty needs to be passed in a</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">    /// contiguous block of registers in calling convention CallConv.</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">  939</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">functionArgumentNeedsConsecutiveRegisters</a>(</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      <span class="comment">// We support any array type as &quot;consecutive&quot; block in the parameter</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;      <span class="comment">// save area.  The element type defines the alignment requirement and</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      <span class="comment">// whether the argument should go in GPRs, FPRs, or VRs if available.</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      <span class="comment">// Note that clang uses this capability both to implement the ELFv2</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      <span class="comment">// homogeneous float/vector aggregate ABI, and to avoid having to use</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      <span class="comment">// &quot;byval&quot; when passing aggregates that might fully fit in registers.</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      <span class="keywordflow">return</span> Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a2a394517076e7dd2bdcd7dde33dfcb7d">isArrayTy</a>();</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    }</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">    /// If a physical register, this returns the register that receives the</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">    /// exception address on entry to an EH pad.</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    getExceptionPointerRegister(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">    /// If a physical register, this returns the register that receives the</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">    /// exception typeid on entry to a landing pad.</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    getExceptionSelectorRegister(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">    /// Override to support customized stack guard loading.</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> useLoadStackGuardNode() <span class="keyword">const override</span>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="keywordtype">void</span> insertSSPDeclarations(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keywordtype">bool</span> isFPImmLegal(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                      <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="keywordtype">unsigned</span> getJumpTableEncoding() <span class="keyword">const override</span>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordtype">bool</span> isJumpTableRelative() <span class="keyword">const override</span>;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getPICJumpTableRelocBase(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Table,</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *getPICJumpTableRelocBaseExpr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF,</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;                                               <span class="keywordtype">unsigned</span> JTI,</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;                                               <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="keyword">struct </span>ReuseLoadInfo {</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ResChain;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> MPI;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;      <span class="keywordtype">bool</span> IsDereferenceable = <span class="keyword">false</span>;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      <span class="keywordtype">bool</span> IsInvariant = <span class="keyword">false</span>;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;      <span class="keywordtype">unsigned</span> Alignment = 0;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      <a class="code" href="structllvm_1_1AAMDNodes.html">AAMDNodes</a> AAInfo;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Ranges = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      ReuseLoadInfo() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> MMOFlags()<span class="keyword"> const </span>{</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;        <span class="keywordflow">if</span> (IsDereferenceable)</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;          F |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a>;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        <span class="keywordflow">if</span> (IsInvariant)</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;          F |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      }</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    };</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="keywordtype">bool</span> isNoopAddrSpaceCast(<span class="keywordtype">unsigned</span> SrcAS, <span class="keywordtype">unsigned</span> DestAS)<span class="keyword"> const override </span>{</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      <span class="comment">// Addrspacecasts are always noops.</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    }</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordtype">bool</span> canReuseLoadAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT, ReuseLoadInfo &amp;RLI,</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                             <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ET = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordtype">void</span> spliceIntoChain(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ResChain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewResChain,</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;                         <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="keywordtype">void</span> LowerFP_TO_INTForReuse(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, ReuseLoadInfo &amp;RLI,</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_INTDirectMove(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordtype">bool</span> directMoveIsProfitable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op) <span class="keyword">const</span>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINT_TO_FPDirectMove(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINT_TO_FPVector(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerTRUNCATEVector(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getFramePointerFrameIndex(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp; DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getReturnAddrFrameIndex(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp; DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    IsEligibleForTailCallOptimization(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>,</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;                                      <a class="code" href="classunsigned.html">CallingConv::ID</a> CalleeCC,</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;                                      <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>&amp; DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    IsEligibleForTailCallOptimization_64SVR4(</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;                                    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee,</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;                                    <a class="code" href="classunsigned.html">CallingConv::ID</a> CalleeCC,</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;                                    <a class="code" href="classllvm_1_1ImmutableCallSite.html">ImmutableCallSite</a> CS,</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                                    <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>&amp; DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EmitTailCallLoadFPAndRetAddr(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> SPDiff,</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;                                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LROpOut,</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;                                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FPOpOut,</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getTOCEntry(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GA) <span class="keyword">const</span>;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#afa7dd71b99cc3f038bc3f91104cf66ee">LowerRETURNADDR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#a6db5b08ff3c4b9eb3b6892f59612f526">LowerFRAMEADDR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerConstantPool(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerJumpTable(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINIT_TRAMPOLINE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#a187168567f5f0395fd0a59b85c35342b">LowerADJUST_TRAMPOLINE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARCISelLowering_8cpp.html#a9ca04dd1028e57cb539334540a46beea">LowerVASTART</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#ae1416413e8b25024ca51882c2e1cd4db">LowerVAARG</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#a84269093cb913d8f68ea84f72d75dee1">LowerVACOPY</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSTACKRESTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGET_DYNAMIC_AREA_OFFSET(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#a5a204a396ded16cd692c0dc91ce216f4">LowerDYNAMIC_STACKALLOC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEH_DWARF_CFA(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#a3fedecc58b422c10a3527f8f5db694bf">LowerLOAD</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#afba0648a688bd0202b03710302c89a2f">LowerSTORE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerTRUNCATE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#aaf4c9cb93dcbb52079a736b5af7482e5">LowerSELECT_CC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_INT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINT_TO_FP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFLT_ROUNDS_(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSHL_PARTS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSRL_PARTS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSRA_PARTS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#a09b35db55ed7bd3a4027630fff72d970">LowerVECTOR_SHUFFLE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#a99177f2de5b052f54f240d0299a06650">LowerEXTRACT_VECTOR_ELT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_VOID(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerREM(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="IntrinsicLowering_8cpp.html#a8d19328305fa83ccc014602456c0cff0">LowerBSWAP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_CMP_SWAP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#ae1e26c281236fd29f5a93e58a4397601">LowerSCALAR_TO_VECTOR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND_INREG(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ab254961e69630f8f3d82f83429dd4be4">LowerMUL</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#af9488f8e3a8bd2dafa658fc48419f3b2">LowerABS</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_EXTEND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorLoad(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorStore(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="XCoreISelLowering_8cpp.html#abb95e482f2b8e9adf4fb0f3a80ccb265">LowerCallResult</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                            <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FinishCall(<a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                       <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> isPatchPoint,</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                       <span class="keywordtype">bool</span> hasNest, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                       <a class="code" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;std::pair&lt;unsigned, SDValue&gt;, 8&gt; &amp;RegsToPass,</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CallSeqStart,</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Callee, <span class="keywordtype">int</span> SPDiff, <span class="keywordtype">unsigned</span> NumBytes,</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals,</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                       <a class="code" href="classllvm_1_1ImmutableCallSite.html">ImmutableCallSite</a> CS) <span class="keyword">const</span>;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    LowerFormalArguments(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI,</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordtype">bool</span> CanLowerReturn(<a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                        <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;                        <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context) <span class="keyword">const override</span>;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerReturn(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> extendArgForPPC64(<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="code" href="structllvm_1_1EVT.html">EVT</a> ObjectVT,</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ArgVal,</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments_AIX(</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments_Darwin(</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments_64SVR4(</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments_32SVR4(</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> createMemcpyOutsideCallSeq(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrOff,</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CallSeqStart,</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                                       <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall_Darwin(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee,</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                             <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                             <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isPatchPoint,</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals,</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;                             <a class="code" href="classllvm_1_1ImmutableCallSite.html">ImmutableCallSite</a> CS) <span class="keyword">const</span>;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall_64SVR4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee,</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;                             <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                             <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isPatchPoint,</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals,</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                             <a class="code" href="classllvm_1_1ImmutableCallSite.html">ImmutableCallSite</a> CS) <span class="keyword">const</span>;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall_32SVR4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee,</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;                             <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;                             <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isPatchPoint,</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals,</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;                             <a class="code" href="classllvm_1_1ImmutableCallSite.html">ImmutableCallSite</a> CS) <span class="keyword">const</span>;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall_AIX(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee,</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;                          <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                          <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isPatchPoint,</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals,</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                          <a class="code" href="classllvm_1_1ImmutableCallSite.html">ImmutableCallSite</a> CS) <span class="keyword">const</span>;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerEH_SJLJ_SETJMP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerEH_SJLJ_LONGJMP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a83f60ee54e55e2c04798ab7ae0cebe49">LowerBITCAST</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DAGCombineExtBoolTrunc(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DAGCombineBuildVector(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DAGCombineTruncBoolExt(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineStoreFPToInt(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineFPToIntToFP(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineSHL(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineSRA(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineSRL(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineMUL(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineADD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineTRUNCATE(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#aec4a749692bbc4cfd3a3e95cb4ede51e">combineSetCC</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineABS(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineVSelect(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> combineVReverseMemOP(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVN, <a class="code" href="classllvm_1_1LSBaseSDNode.html">LSBaseSDNode</a> *LSBase,</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;                                 <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">    /// ConvertSETCCToSubtract - looks at SETCC that compares ints. It replaces</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">    /// SETCC with integer subtraction when (1) there is a legal way of doing it</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">    /// (2) keeping the result of comparison in GPR has performance benefit.</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ConvertSETCCToSubtract(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getSqrtEstimate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a>,</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;                            <span class="keywordtype">int</span> &amp;RefinementSteps, <span class="keywordtype">bool</span> &amp;UseOneConstNR,</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;                            <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getRecipEstimate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> Enabled,</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;                             <span class="keywordtype">int</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordtype">unsigned</span> combineRepeatedFPDivisors() <span class="keyword">const override</span>;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    combineElementTruncationToVectorTruncation(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;                                               <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">    /// lowerToVINSERTH - Return the SDValue if this VECTOR_SHUFFLE can be</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">    /// handled by the VINSERTH instruction introduced in ISA 3.0. This is</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">    /// essentially any shuffle of v8i16 vectors that just inserts one element</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">    /// from one vector into the other.</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerToVINSERTH(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">    /// lowerToVINSERTB - Return the SDValue if this VECTOR_SHUFFLE can be</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">    /// handled by the VINSERTB instruction introduced in ISA 3.0. This is</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">    /// essentially v16i8 vector version of VINSERTH.</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerToVINSERTB(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    <span class="comment">// Return whether the call instruction can potentially be optimized to a</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="comment">// tail call. This will cause the optimizers to attempt to move, or</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="comment">// duplicate return instructions to help enable tail call optimizations.</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    <span class="keywordtype">bool</span> hasBitPreservingFPLogic(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordtype">bool</span> isMaskAndCmp0FoldingBeneficial(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <span class="keyword">const override</span>;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  }; <span class="comment">// end class PPCTargetLowering</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keyword">namespace </span>PPC {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo,</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo);</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  } <span class="comment">// end namespace PPC</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a267dbd8fce711ee4a1adc8ee2b42fa0a">isIntS16Immediate</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, int16_t &amp;Imm);</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a267dbd8fce711ee4a1adc8ee2b42fa0a">isIntS16Immediate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, int16_t &amp;Imm);</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#endif // LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H</span></div><div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">llvm::PPCISD::ADDI_TLSLD_L_ADDR</a></div><div class="ttdoc">G8RC = ADDI_TLSLD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSLD_L and GET_TLSLD_ADDR un...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00355">PPCISelLowering.h:355</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">llvm::PPCISD::ADDI_TLSLD_L</a></div><div class="ttdoc">x3 = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction tha...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00345">PPCISelLowering.h:345</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_a187168567f5f0395fd0a59b85c35342b"><div class="ttname"><a href="X86ISelLowering_8cpp.html#a187168567f5f0395fd0a59b85c35342b">LowerADJUST_TRAMPOLINE</a></div><div class="ttdeci">static SDValue LowerADJUST_TRAMPOLINE(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l25224">X86ISelLowering.cpp:25224</a></div></div>
<div class="ttc" id="XCoreISelLowering_8cpp_html_abb95e482f2b8e9adf4fb0f3a80ccb265"><div class="ttname"><a href="XCoreISelLowering_8cpp.html#abb95e482f2b8e9adf4fb0f3a80ccb265">LowerCallResult</a></div><div class="ttdeci">static SDValue LowerCallResult(SDValue Chain, SDValue InFlag, const SmallVectorImpl&lt; CCValAssign &gt; &amp;RVLocs, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals)</div><div class="ttdoc">LowerCallResult - Lower the result values of a call into the appropriate copies out of appropriate ph...</div><div class="ttdef"><b>Definition:</b> <a href="XCoreISelLowering_8cpp_source.html#l01061">XCoreISelLowering.cpp:1061</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec">llvm::PPCISD::FCTIWZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00073">PPCISelLowering.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00943">ISDOpcodes.h:943</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a3e60bf8e76e27b02eaccac58a62993f4"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3e60bf8e76e27b02eaccac58a62993f4">llvm::PPCTargetLowering::isSelectSupported</a></div><div class="ttdeci">bool isSelectSupported(SelectSupportKind Kind) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00625">PPCISelLowering.h:625</a></div></div>
<div class="ttc" id="MachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">llvm::TargetLoweringBase::AddrMode</a></div><div class="ttdoc">This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02167">TargetLowering.h:2167</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a2cd7fb94f62f409bc4faf2a20e0904eb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">llvm::PPC::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo)</div><div class="ttdef"><b>Definition:</b> <a href="PPCFastISel_8cpp_source.html#l02462">PPCFastISel.cpp:2462</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">llvm::PPCISD::RET_FLAG</a></div><div class="ttdoc">Return with a flag operand, matched by &amp;#39;blr&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00190">PPCISelLowering.h:190</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">llvm::PPCISD::FCTIDUZ</a></div><div class="ttdoc">Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for unsigned integers with round ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00077">PPCISelLowering.h:77</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a1a14301103c8d97e52ed0ca117ea6b65"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">llvm::PPC::get_VSPLTI_elt</a></div><div class="ttdeci">SDValue get_VSPLTI_elt(SDNode *N, unsigned ByteSize, SelectionDAG &amp;DAG)</div><div class="ttdoc">get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] i...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02146">PPCISelLowering.cpp:2146</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_ab02131f91a9d9a10d8aa800bb662d681"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ab02131f91a9d9a10d8aa800bb662d681">llvm::PPCTargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">getPreferredVectorAction - The code we generate when vector types are legalized by promoting the inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00638">PPCISelLowering.h:638</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">llvm::PPCISD::LBRX</a></div><div class="ttdoc">GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a byte-swapping load instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00443">PPCISelLowering.h:443</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_af9488f8e3a8bd2dafa658fc48419f3b2"><div class="ttname"><a href="X86ISelLowering_8cpp.html#af9488f8e3a8bd2dafa658fc48419f3b2">LowerABS</a></div><div class="ttdeci">static SDValue LowerABS(SDValue Op, const X86Subtarget &amp;Subtarget, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l25804">X86ISelLowering.cpp:25804</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca483b7f06cba83d337501881b49e0b311"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca483b7f06cba83d337501881b49e0b311">llvm::InlineAsm::Constraint_es</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00242">InlineAsm.h:242</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00073">NVVMIntrRange.cpp:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1fbf4763de48064297d4f8030f1a4f89"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1fbf4763de48064297d4f8030f1a4f89">llvm::PPCISD::QVFPERM</a></div><div class="ttdoc">QVFPERM = This corresponds to the QPX qvfperm instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00414">PPCISelLowering.h:414</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_aa6ccf4330a7bedc48475a8ec562fe5ed"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aa6ccf4330a7bedc48475a8ec562fe5ed">llvm::PPCTargetLowering::isDesirableToTransformToIntegerOp</a></div><div class="ttdeci">bool isDesirableToTransformToIntegerOp(unsigned Opc, EVT VT) const override</div><div class="ttdoc">Return true if it is profitable for dag combiner to transform a floating point op of specified opcode...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00873">PPCISelLowering.h:873</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">llvm::PPCISD::PPC32_PICGOT</a></div><div class="ttdoc">GPRC = address of GLOBAL_OFFSET_TABLE. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00294">PPCISelLowering.h:294</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">llvm::PPCISD::ADDI_DTPREL_L</a></div><div class="ttdoc">G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00365">PPCISelLowering.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="PPCInstrInfo_8h_html"><div class="ttname"><a href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">llvm::PPCISD::BDZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00267">PPCISelLowering.h:267</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9">llvm::PPCISD::FCTIWUZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00078">PPCISelLowering.h:78</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_a84269093cb913d8f68ea84f72d75dee1"><div class="ttname"><a href="X86ISelLowering_8cpp.html#a84269093cb913d8f68ea84f72d75dee1">LowerVACOPY</a></div><div class="ttdeci">static SDValue LowerVACOPY(SDValue Op, const X86Subtarget &amp;Subtarget, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l23241">X86ISelLowering.cpp:23241</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19adf1f7433a77ee4d32c28b031f0afe1ff"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19adf1f7433a77ee4d32c28b031f0afe1ff">llvm::PPCISD::XSMINCDP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00056">PPCISelLowering.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb">llvm::PPCISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00130">PPCISelLowering.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">llvm::PPCISD::EXTRACT_SPE</a></div><div class="ttdoc">Extract SPE register component, second argument is high or low. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00216">PPCISelLowering.h:216</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">llvm::PPCISD::DYNALLOC</a></div><div class="ttdoc">The following two target-specific nodes are used for calls through function pointers in the 64-bit SV...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00138">PPCISelLowering.h:138</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">llvm::PPCISD::VADD_SPLAT</a></div><div class="ttdoc">VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded during instruction selection to optimi...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00371">PPCISelLowering.h:371</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_acb2d86096213925077b7a8b248745e34"><div class="ttname"><a href="namespacellvm_1_1PPC.html#acb2d86096213925077b7a8b248745e34">llvm::PPC::isXXINSERTWMask</a></div><div class="ttdeci">bool isXXINSERTWMask(ShuffleVectorSDNode *N, unsigned &amp;ShiftElts, unsigned &amp;InsertAtByte, bool &amp;Swap, bool IsLE)</div><div class="ttdoc">isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by the XXINSERTW instruction intr...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01902">PPCISelLowering.cpp:1902</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a99177f2de5b052f54f240d0299a06650"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a99177f2de5b052f54f240d0299a06650">LowerEXTRACT_VECTOR_ELT</a></div><div class="ttdeci">static SDValue LowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &amp;DAG, const ARMSubtarget *ST)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l08222">ARMISelLowering.cpp:8222</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00146">ValueTypes.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine&amp;#39;s calling convention. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01406">Instructions.h:1406</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">llvm::PPCISD::ATOMIC_CMP_SWAP_16</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00508">PPCISelLowering.h:508</a></div></div>
<div class="ttc" id="Metadata_8h_html"><div class="ttname"><a href="Metadata_8h.html">Metadata.h</a></div><div class="ttdoc">This file contains the declarations for metadata subclasses. </div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01023">ISDOpcodes.h:1023</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a61d1f29583706380b3ceda1c3c667c9b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a61d1f29583706380b3ceda1c3c667c9b">llvm::PPCISD::QVLFSb</a></div><div class="ttdoc">QBRC, CHAIN = QVLFSb CHAIN, Ptr The 4xf32 load used for v4i1 constants. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00502">PPCISelLowering.h:502</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a96447619c3b90a88e75aed44d332114c"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a96447619c3b90a88e75aed44d332114c">llvm::PPC::isXXSLDWIShuffleMask</a></div><div class="ttdeci">bool isXXSLDWIShuffleMask(ShuffleVectorSDNode *N, unsigned &amp;ShiftElts, bool &amp;Swap, bool IsLE)</div><div class="ttdoc">isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01977">PPCISelLowering.cpp:1977</a></div></div>
<div class="ttc" id="AliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00774">AliasAnalysis.cpp:774</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">llvm::PPCISD::RFEBB</a></div><div class="ttdoc">CHAIN = RFEBB CHAIN, State - Return from event-based branch. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00385">PPCISelLowering.h:385</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">llvm::PPCISD::VEXTS</a></div><div class="ttdoc">VEXTS, ByteWidth - takes an input in VSFRC and produces an output in VSFRC that is sign-extended from...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00086">PPCISelLowering.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="SelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a551288909ccbfb41e573e1f31222a605"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a551288909ccbfb41e573e1f31222a605">llvm::PPCTargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y —&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y —&gt; (~X &amp; Y) ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00669">PPCISelLowering.h:669</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030">llvm::PPCISD::FRSQRTE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00094">PPCISelLowering.h:94</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00872">Metadata.h:872</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">llvm::PPCISD::CR6UNSET</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00286">PPCISelLowering.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a8bce339379d3a541ec57b178e6deeca0"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a8bce339379d3a541ec57b178e6deeca0">llvm::PPCTargetLowering::convertSelectOfConstantsToMath</a></div><div class="ttdeci">bool convertSelectOfConstantsToMath(EVT VT) const override</div><div class="ttdoc">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00869">PPCISelLowering.h:869</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">llvm::PPCISD::CALL</a></div><div class="ttdoc">CALL - A direct function call. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00173">PPCISelLowering.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">llvm::PPCISD::BCTRL</a></div><div class="ttdoc">CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a BCTRL instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00182">PPCISelLowering.h:182</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a43b885afb337e155a5f9e5257081de8b"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">llvm::PPC::isVPKUDUMShuffleMask</a></div><div class="ttdeci">bool isVPKUDUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01578">PPCISelLowering.cpp:1578</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73">llvm::PPCISD::FP_TO_UINT_IN_VSR</a></div><div class="ttdoc">Floating-point-to-interger conversion instructions. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00081">PPCISelLowering.h:81</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d">llvm::PPCISD::FCFIDU</a></div><div class="ttdoc">Newer FCFID[US] integer-to-floating-point conversion instructions for unsigned integers and single-pr...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00065">PPCISelLowering.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01713">SelectionDAGNodes.h:1713</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html">llvm::ShuffleVectorSDNode</a></div><div class="ttdoc">This SDNode is used to implement the code generator support for the llvm IR shufflevector instruction...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01506">SelectionDAGNodes.h:1506</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03865">TargetLowering.h:3865</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aee91c58b3a130d49788e05c85b12dce4"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">llvm::PPC::isVPKUHUMShuffleMask</a></div><div class="ttdeci">bool isVPKUHUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01510">PPCISelLowering.cpp:1510</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">llvm::PPCISD::GlobalBaseReg</a></div><div class="ttdoc">GlobalBaseReg - On Darwin, this node represents the result of the mflr at function entry...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00147">PPCISelLowering.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">llvm::PPCISD::BUILD_SPE64</a></div><div class="ttdoc">BUILD_SPE64 and EXTRACT_SPE are analogous to BUILD_PAIR and EXTRACT_ELEMENT but take f64 arguments in...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00213">PPCISelLowering.h:213</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62">llvm::PPCISD::SRA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00157">PPCISelLowering.h:157</a></div></div>
<div class="ttc" id="InlineAsm_8h_html"><div class="ttname"><a href="InlineAsm_8h.html">InlineAsm.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4641b97d96da9f08b2609132342ca65b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4641b97d96da9f08b2609132342ca65b">llvm::PPCISD::VMADDFP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00098">PPCISelLowering.h:98</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a42c3e42ba7e54738ed292ded0b6e1538"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">llvm::PPCTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00657">PPCISelLowering.h:657</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a93d85169d871f169e06ab00673048741"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a93d85169d871f169e06ab00673048741">llvm::PPC::getSplatIdxForPPCMnemonics</a></div><div class="ttdeci">unsigned getSplatIdxForPPCMnemonics(SDNode *N, unsigned EltSize, SelectionDAG &amp;DAG)</div><div class="ttdoc">getSplatIdxForPPCMnemonics - Return the splat index as a value that is appropriate for PPC mnemonics ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02132">PPCISelLowering.cpp:2132</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">llvm::PPCISD::ADDI_TLSGD_L_ADDR</a></div><div class="ttdoc">G8RC = ADDI_TLSGD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSGD_L and GET_TLS_ADDR unti...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00334">PPCISelLowering.h:334</a></div></div>
<div class="ttc" id="classllvm_1_1LSBaseSDNode_html"><div class="ttname"><a href="classllvm_1_1LSBaseSDNode.html">llvm::LSBaseSDNode</a></div><div class="ttdoc">Base class for LoadSDNode and StoreSDNode. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02190">SelectionDAGNodes.h:2190</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">llvm::PPCISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00048">PPCISelLowering.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html"><div class="ttname"><a href="classllvm_1_1IRBuilder.html">llvm::IRBuilder&lt;&gt;</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a010fe1720a71b30574703fec238e5cab"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a010fe1720a71b30574703fec238e5cab">llvm::PPCTargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;, EVT) const override</div><div class="ttdoc">EVT is not used in-tree, but is used by out-of-tree target. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00649">PPCISelLowering.h:649</a></div></div>
<div class="ttc" id="Attributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_afa7dd71b99cc3f038bc3f91104cf66ee"><div class="ttname"><a href="SparcISelLowering_8cpp.html#afa7dd71b99cc3f038bc3f91104cf66ee">LowerRETURNADDR</a></div><div class="ttdeci">static SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &amp;DAG, const SparcTargetLowering &amp;TLI, const SparcSubtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02656">SparcISelLowering.cpp:2656</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn&amp;#39;t trap). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00141">MachineMemOperand.h:141</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ab254961e69630f8f3d82f83429dd4be4"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ab254961e69630f8f3d82f83429dd4be4">LowerMUL</a></div><div class="ttdeci">static SDValue LowerMUL(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02873">AArch64ISelLowering.cpp:2873</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">llvm::PPCISD::MTVSRA</a></div><div class="ttdoc">Direct move from a GPR to a VSX register (algebraic) </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00201">PPCISelLowering.h:201</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">llvm::PPCISD::ADDI_TLSGD_L</a></div><div class="ttdoc">x3 = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS model, produces an ADDI8 instruction t...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00324">PPCISelLowering.h:324</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a35b2d5bd709014ea612750859328b7f3"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a35b2d5bd709014ea612750859328b7f3">llvm::PPCTargetLowering::shouldInsertFencesForAtomic</a></div><div class="ttdeci">bool shouldInsertFencesForAtomic(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00766">PPCISelLowering.h:766</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2">llvm::PPCISD::ATOMIC_CMP_SWAP_8</a></div><div class="ttdoc">ATOMIC_CMP_SWAP - the exact same as the target-independent nodes except they ensure that the compare ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00507">PPCISelLowering.h:507</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac81525fe199c6932493c8c82a7263dc6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81525fe199c6932493c8c82a7263dc6">llvm::PPCISD::QVALIGNI</a></div><div class="ttdoc">QVALIGNI = This corresponds to the QPX qvaligni instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00420">PPCISelLowering.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">llvm::PPCISD::EH_SJLJ_LONGJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00243">PPCISelLowering.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02953">TargetLowering.h:2953</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">llvm::PPCISD::EH_SJLJ_SETJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00240">PPCISelLowering.h:240</a></div></div>
<div class="ttc" id="namespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM&amp;#39;s memory model. </div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">llvm::PPCISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00046">PPCISelLowering.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_accdbc78f9abaa2167777220f59617542"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg) const override</div><div class="ttdoc">Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calli...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00939">PPCISelLowering.h:939</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_adf912033ee385662cb4e40bd06206b67"><div class="ttname"><a href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">llvm::PPC::isSplatShuffleMask</a></div><div class="ttdeci">bool isSplatShuffleMask(ShuffleVectorSDNode *N, unsigned EltSize)</div><div class="ttdoc">isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a singl...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01834">PPCISelLowering.cpp:1834</a></div></div>
<div class="ttc" id="classllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn&amp;#39;t support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">llvm::PPCISD::VABSD</a></div><div class="ttdoc">An SDNode for Power9 vector absolute value difference. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00411">PPCISelLowering.h:411</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_aaa3913c1ef2c5af7a66a953752888f67"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aaa3913c1ef2c5af7a66a953752888f67">llvm::PPCTargetLowering::isEqualityCmpFoldedWithSignedCmp</a></div><div class="ttdeci">bool isEqualityCmpFoldedWithSignedCmp() const override</div><div class="ttdoc">Return true if instruction generated for equality comparison is folded with instruction generated for...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00665">PPCISelLowering.h:665</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">llvm::PPCISD::BDNZ</a></div><div class="ttdoc">CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based loops. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00266">PPCISelLowering.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">llvm::PPCISD::MFOCRF</a></div><div class="ttdoc">R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00195">PPCISelLowering.h:195</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">llvm::PPCISD::ADDIS_TLSGD_HA</a></div><div class="ttdoc">G8RC = ADDIS_TLSGD_HA x2, Symbol - For the general-dynamic TLS model, produces an ADDIS8 instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00318">PPCISelLowering.h:318</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1AsmOperandInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">llvm::TargetLowering::AsmOperandInfo</a></div><div class="ttdoc">This contains information for each constraint that we are lowering. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03882">TargetLowering.h:3882</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">llvm::PPCISD::STXVD2X</a></div><div class="ttdoc">CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00490">PPCISelLowering.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00045">MachineLoopInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a81c2ce31f2561bc76682f4a76f1ba0f0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03957">TargetLowering.h:3957</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_ab27448838ea5635fa836a68c3aa97b29"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">llvm::PPC::isVMRGLShuffleMask</a></div><div class="ttdeci">bool isVMRGLShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01646">PPCISelLowering.cpp:1646</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23">llvm::PPCISD::LD_SPLAT</a></div><div class="ttdoc">VSRC, CHAIN = LD_SPLAT, CHAIN, Ptr - a splatting load memory instructions such as LXVDSX...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00485">PPCISelLowering.h:485</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">llvm::PPCISD::DYNAREAOFFSET</a></div><div class="ttdoc">This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to compute an offset from native ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00143">PPCISelLowering.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a88c93b88a2a89e226d5312299a4e1790"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a88c93b88a2a89e226d5312299a4e1790">llvm::PPC::isXXBRWShuffleMask</a></div><div class="ttdeci">bool isXXBRWShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02056">PPCISelLowering.cpp:2056</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">llvm::PPCISD::LXVD2X</a></div><div class="ttdoc">VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00472">PPCISelLowering.h:472</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a09b35db55ed7bd3a4027630fff72d970"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a09b35db55ed7bd3a4027630fff72d970">LowerVECTOR_SHUFFLE</a></div><div class="ttdeci">static SDValue LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &amp;DAG, const ARMSubtarget *ST)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07940">ARMISelLowering.cpp:7940</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00691">APFloat.h:691</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_afba0648a688bd0202b03710302c89a2f"><div class="ttname"><a href="SparcISelLowering_8cpp.html#afba0648a688bd0202b03710302c89a2f">LowerSTORE</a></div><div class="ttdeci">static SDValue LowerSTORE(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02816">SparcISelLowering.cpp:2816</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">llvm::ISD::STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00672">ISDOpcodes.h:672</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">llvm::PPCISD::FSEL</a></div><div class="ttdoc">FSEL - Traditional three-operand fsel node. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00052">PPCISelLowering.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca09bcc77f427e8a0891897bca81efba7b"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca09bcc77f427e8a0891897bca81efba7b">llvm::InlineAsm::Constraint_o</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00245">InlineAsm.h:245</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a6e40fdad18c650272628e91ecadce173"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6e40fdad18c650272628e91ecadce173">llvm::PPC::isXXBRQShuffleMask</a></div><div class="ttdeci">bool isXXBRQShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02064">PPCISelLowering.cpp:2064</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="ARCISelLowering_8cpp_html_a9ca04dd1028e57cb539334540a46beea"><div class="ttname"><a href="ARCISelLowering_8cpp.html#a9ca04dd1028e57cb539334540a46beea">LowerVASTART</a></div><div class="ttdeci">static SDValue LowerVASTART(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8cpp_source.html#l00733">ARCISelLowering.cpp:733</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2a34a5ed2588ccc989de4882384c296b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a34a5ed2588ccc989de4882384c296b">llvm::PPCISD::VNMSUBFP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00099">PPCISelLowering.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad6efdb34dab876eb3afab3c598906f49"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad6efdb34dab876eb3afab3c598906f49">llvm::PPCISD::XSMAXCDP</a></div><div class="ttdoc">XSMAXCDP, XSMINCDP - C-type min/max instructions. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00055">PPCISelLowering.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">llvm::PPCISD::CR6SET</a></div><div class="ttdoc">ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00285">PPCISelLowering.h:285</a></div></div>
<div class="ttc" id="IntrinsicLowering_8cpp_html_a8d19328305fa83ccc014602456c0cff0"><div class="ttname"><a href="IntrinsicLowering_8cpp.html#a8d19328305fa83ccc014602456c0cff0">LowerBSWAP</a></div><div class="ttdeci">static Value * LowerBSWAP(LLVMContext &amp;Context, Value *V, Instruction *IP)</div><div class="ttdoc">Emit the code to lower bswap of V before the specified instruction IP. </div><div class="ttdef"><b>Definition:</b> <a href="IntrinsicLowering_8cpp_source.html#l00054">IntrinsicLowering.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM. </div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">llvm::PPCISD::ADDIS_DTPREL_HA</a></div><div class="ttdoc">G8RC = ADDIS_DTPREL_HA x3, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction t...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00360">PPCISelLowering.h:360</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a87c89f4c15d0e297b8e8764dc03c612d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a87c89f4c15d0e297b8e8764dc03c612d">llvm::PPCISD::SExtVElems</a></div><div class="ttdoc">SExtVElems, takes an input vector of a smaller type and sign extends to an output vector of a larger ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00090">PPCISelLowering.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">llvm::PPCISD::READ_TIME_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00237">PPCISelLowering.h:237</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">llvm::PPCISD::VECINSERT</a></div><div class="ttdoc">VECINSERT - The PPC vector insert instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00111">PPCISelLowering.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">llvm::PPCISD::MFVSR</a></div><div class="ttdoc">Direct move from a VSX register to a GPR. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00198">PPCISelLowering.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension). </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01022">ISDOpcodes.h:1022</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">llvm::PPCISD::MTCTR</a></div><div class="ttdoc">CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a MTCTR instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00178">PPCISelLowering.h:178</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">llvm::PPCISD::STFIWX</a></div><div class="ttdoc">STFIWX - The STFIWX instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00447">PPCISelLowering.h:447</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">llvm::PPCISD::FCFID</a></div><div class="ttdoc">FCFID - The FCFID instruction, taking an f64 operand and producing and f64 value containing the FP re...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00061">PPCISelLowering.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="structllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00022">KnownBits.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">llvm::PPCISD::ST_VSR_SCAL_INT</a></div><div class="ttdoc">Store scalar integers from VSR. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00498">PPCISelLowering.h:498</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_ae9f806005e684e4cbd25d76849ee1775"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">llvm::PPC::isVPKUWUMShuffleMask</a></div><div class="ttdeci">bool isVPKUWUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01541">PPCISelLowering.cpp:1541</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_a6db5b08ff3c4b9eb3b6892f59612f526"><div class="ttname"><a href="SparcISelLowering_8cpp.html#a6db5b08ff3c4b9eb3b6892f59612f526">LowerFRAMEADDR</a></div><div class="ttdeci">static SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &amp;DAG, const SparcSubtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02647">SparcISelLowering.cpp:2647</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcab95f49adf9bbe66a763a8b8622b97c59"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcab95f49adf9bbe66a763a8b8622b97c59">llvm::InlineAsm::Constraint_Zy</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00262">InlineAsm.h:262</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">llvm::PPCISD::CLRBHRB</a></div><div class="ttdoc">CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00378">PPCISelLowering.h:378</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00337">Attributes.h:337</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">llvm::PPCISD::LFIWAX</a></div><div class="ttdoc">GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point load which sign-extends from a 32-bit inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00452">PPCISelLowering.h:452</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">llvm::PPCISD::ADDIS_TLSLD_HA</a></div><div class="ttdoc">G8RC = ADDIS_TLSLD_HA x2, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction th...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00339">PPCISelLowering.h:339</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_aec4a749692bbc4cfd3a3e95cb4ede51e"><div class="ttname"><a href="X86ISelLowering_8cpp.html#aec4a749692bbc4cfd3a3e95cb4ede51e">combineSetCC</a></div><div class="ttdeci">static SDValue combineSetCC(SDNode *N, SelectionDAG &amp;DAG, const X86Subtarget &amp;Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l43859">X86ISelLowering.cpp:43859</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">llvm::PPCISD::LD_GOT_TPREL_L</a></div><div class="ttdoc">G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec TLS model, produces a LD instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00305">PPCISelLowering.h:305</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae0cbd00a9731600600f5718ddf05a31e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae0cbd00a9731600600f5718ddf05a31e">llvm::PPCISD::QVESPLATI</a></div><div class="ttdoc">QVESPLATI = This corresponds to the QPX qvesplati instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00423">PPCISelLowering.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03856">TargetLowering.h:3856</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818">llvm::PPCISD::LOAD_VEC_BE</a></div><div class="ttdoc">VSRC, CHAIN = LOAD_VEC_BE CHAIN, Ptr - Occurs only for little endian. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00477">PPCISelLowering.h:477</a></div></div>
<div class="ttc" id="ValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_a5a204a396ded16cd692c0dc91ce216f4"><div class="ttname"><a href="SparcISelLowering_8cpp.html#a5a204a396ded16cd692c0dc91ce216f4">LowerDYNAMIC_STACKALLOC</a></div><div class="ttdeci">static SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG, const SparcSubtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02543">SparcISelLowering.cpp:2543</a></div></div>
<div class="ttc" id="LazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00058">LazyValueInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetMachine_html"><div class="ttname"><a href="classllvm_1_1PPCTargetMachine.html">llvm::PPCTargetMachine</a></div><div class="ttdoc">Common code between 32-bit and 64-bit PowerPC targets. </div><div class="ttdef"><b>Definition:</b> <a href="PPCTargetMachine_8h_source.html#l00025">PPCTargetMachine.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aa45ea0323da7012ed4e0f58aef3619bb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">llvm::PPC::isVSLDOIShuffleMask</a></div><div class="ttdeci">int isVSLDOIShuffleMask(SDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01790">PPCISelLowering.cpp:1790</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a77bf73c56380e66406d55260d10ea733"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a77bf73c56380e66406d55260d10ea733">llvm::PPCTargetLowering::supportSplitCSR</a></div><div class="ttdeci">bool supportSplitCSR(MachineFunction *MF) const override</div><div class="ttdoc">Return true if the target supports that a subset of CSRs for the given machine function is handled ex...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00679">PPCISelLowering.h:679</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03448">TargetLowering.h:3448</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca3e1bcb4164cc5411446f42f3aa16b957"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca3e1bcb4164cc5411446f42f3aa16b957">llvm::InlineAsm::Constraint_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00260">InlineAsm.h:260</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00052">MachineValueType.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a2a25cc9341eead72b29eb9646e631244"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2a25cc9341eead72b29eb9646e631244">llvm::PPC::isXXBRDShuffleMask</a></div><div class="ttdeci">bool isXXBRDShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02060">PPCISelLowering.cpp:2060</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">llvm::PPCISD::BCTRL_LOAD_TOC</a></div><div class="ttdoc">CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl instruction and the TOC reload r...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00187">PPCISelLowering.h:187</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">llvm::PPCISD::LXSIZX</a></div><div class="ttdoc">GPRC, CHAIN = LXSIZX, CHAIN, Ptr, ByteWidth - This is a load of an integer smaller than 64 bits into ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00462">PPCISelLowering.h:462</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0">llvm::PPCISD::FP_EXTEND_HALF</a></div><div class="ttdoc">FP_EXTEND_HALF(VECTOR, IDX) - Custom extend upper (IDX=0) half or lower (IDX=1) half of v4f32 to v2f6...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00431">PPCISelLowering.h:431</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">llvm::PPCISD::UINT_VEC_TO_FP</a></div><div class="ttdoc">Extract a subvector from unsigned integer vector and convert to FP. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00226">PPCISelLowering.h:226</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a037cba0c11f79e50d82dde996a706e5b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a037cba0c11f79e50d82dde996a706e5b">llvm::PPCISD::QBFLT</a></div><div class="ttdoc">QBFLT = Access the underlying QPX floating-point boolean representation. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00427">PPCISelLowering.h:427</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">llvm::PPCISD::EXTSWSLI</a></div><div class="ttdoc">EXTSWSLI = The PPC extswsli instruction, which does an extend-sign word and shift left immediate...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00162">PPCISelLowering.h:162</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a83f60ee54e55e2c04798ab7ae0cebe49"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a83f60ee54e55e2c04798ab7ae0cebe49">LowerBITCAST</a></div><div class="ttdeci">static SDValue LowerBITCAST(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02722">AArch64ISelLowering.cpp:2722</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">llvm::PPCISD::GET_TLSLD_ADDR</a></div><div class="ttdoc">x3 = GET_TLSLD_ADDR x3, Symbol - For the local-dynamic TLS model, produces a call to __tls_get_addr(s...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00350">PPCISelLowering.h:350</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">llvm::PPCISD::TOC_ENTRY</a></div><div class="ttdoc">GPRC = TOC_ENTRY GA, TOC Loads the entry for GA from the TOC, where the TOC base is given by the last...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00513">PPCISelLowering.h:513</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">llvm::PPCISD::XXSPLT</a></div><div class="ttdoc">XXSPLT - The PPC VSX splat instructions. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00107">PPCISelLowering.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">llvm::PPCISD::VECSHL</a></div><div class="ttdoc">VECSHL - The PPC vector shift left instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00115">PPCISelLowering.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00223">SelectionDAG.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00068">PPCSubtarget.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">llvm::PPCISD::ADD_TLS</a></div><div class="ttdoc">G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS model, produces an ADD instruction that ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00313">PPCISelLowering.h:313</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a91d45f6f637b1db940277d23e6d471db"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a91d45f6f637b1db940277d23e6d471db">llvm::PPCTargetLowering::convertSetCCLogicToBitwiseLogic</a></div><div class="ttdeci">bool convertSetCCLogicToBitwiseLogic(EVT VT) const override</div><div class="ttdoc">Use bitwise logic to make pairs of compares more efficient. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00675">PPCISelLowering.h:675</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00212">TargetLibraryInfo.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca2537727b3f0b8b545a1180bfa088ff70"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca2537727b3f0b8b545a1180bfa088ff70">llvm::InlineAsm::Constraint_Q</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00248">InlineAsm.h:248</a></div></div>
<div class="ttc" id="structllvm_1_1AAMDNodes_html"><div class="ttname"><a href="structllvm_1_1AAMDNodes.html">llvm::AAMDNodes</a></div><div class="ttdoc">A collection of metadata nodes that might be associated with a memory access used by the alias-analys...</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00644">Metadata.h:644</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdoc">CHAIN = SC CHAIN, Imm128 - System call. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00375">PPCISelLowering.h:375</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">llvm::TargetLoweringBase::IntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00843">TargetLowering.h:843</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01118">SelectionDAGNodes.h:1118</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a15166830bf05c1d47c33afa81faa38d6"><div class="ttname"><a href="classllvm_1_1MVT.html#a15166830bf05c1d47c33afa81faa38d6">llvm::MVT::getScalarSizeInBits</a></div><div class="ttdeci">TypeSize getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00831">MachineValueType.h:831</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">llvm::PPCISD::GET_TLS_ADDR</a></div><div class="ttdoc">x3 = GET_TLS_ADDR x3, Symbol - For the general-dynamic TLS model, produces a call to __tls_get_addr(s...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00329">PPCISelLowering.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a4afa94a9c1b1322546aeebf7618ed40d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">llvm::PPCTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00653">PPCISelLowering.h:653</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00955">ISDOpcodes.h:955</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">llvm::PPCISD::VPERM</a></div><div class="ttdoc">VPERM - The PPC VPERM Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00103">PPCISelLowering.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a8bbd98a4e85245f40c2ef2ea6f14e7c6"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a8bbd98a4e85245f40c2ef2ea6f14e7c6">llvm::PPC::isXXPERMDIShuffleMask</a></div><div class="ttdeci">bool isXXPERMDIShuffleMask(ShuffleVectorSDNode *N, unsigned &amp;ShiftElts, bool &amp;Swap, bool IsLE)</div><div class="ttdoc">isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02076">PPCISelLowering.cpp:2076</a></div></div>
<div class="ttc" id="Statistic_8cpp_html_a558f5c44426d0eb7abb82a65e8892d9a"><div class="ttname"><a href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a></div><div class="ttdeci">static bool Enabled</div><div class="ttdef"><b>Definition:</b> <a href="Statistic_8cpp_source.html#l00050">Statistic.cpp:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">llvm::PPCISD::STXSIX</a></div><div class="ttdoc">STXSIX - The STXSI[bh]X instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00467">PPCISelLowering.h:467</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">llvm::PPCISD::ADDIS_GOT_TPREL_HA</a></div><div class="ttdoc">G8RC = ADDIS_GOT_TPREL_HA x2, Symbol - Used by the initial-exec TLS model, produces an ADDIS8 instruc...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00299">PPCISelLowering.h:299</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b">llvm::PPCISD::QVGPCI</a></div><div class="ttdoc">QVGPCI = This corresponds to the QPX qvgpci instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00417">PPCISelLowering.h:417</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_ae1416413e8b25024ca51882c2e1cd4db"><div class="ttname"><a href="SparcISelLowering_8cpp.html#ae1416413e8b25024ca51882c2e1cd4db">LowerVAARG</a></div><div class="ttdeci">static SDValue LowerVAARG(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02520">SparcISelLowering.cpp:2520</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7">llvm::PPCISD::ANDI_rec_1_GT_BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00233">PPCISelLowering.h:233</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_aaf4c9cb93dcbb52079a736b5af7482e5"><div class="ttname"><a href="SparcISelLowering_8cpp.html#aaf4c9cb93dcbb52079a736b5af7482e5">LowerSELECT_CC</a></div><div class="ttdeci">static SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &amp;DAG, const SparcTargetLowering &amp;TLI, bool hasHardQuad)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02464">SparcISelLowering.cpp:2464</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">llvm::PPCISD::FP_TO_SINT_IN_VSR</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00082">PPCISelLowering.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html">llvm::PPCTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00614">PPCISelLowering.h:614</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">llvm::PPCISD::SRA_ADDZE</a></div><div class="ttdoc">The combination of sra[wd]i and addze used to implemented signed integer division by a power of 2...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00168">PPCISelLowering.h:168</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or&amp;#39;d together. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00129">MachineMemOperand.h:129</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">llvm::PPCISD::PPC32_GOT</a></div><div class="ttdoc">GPRC = address of GLOBAL_OFFSET_TABLE. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00290">PPCISelLowering.h:290</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00076">CallingConv.h:76</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">llvm::PPCISD::MFBHRBE</a></div><div class="ttdoc">GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch history rolling buffer entry...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00382">PPCISelLowering.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_af14a8c78bfc30d674ff99092dfccbd51"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#af14a8c78bfc30d674ff99092dfccbd51">llvm::PPCTargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00822">PPCISelLowering.h:822</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">llvm::Sched::Preference</a></div><div class="ttdeci">Preference</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00098">TargetLowering.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a575e134a5e8414029a5c4a284858e6cd"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">llvm::TargetLoweringBase::SelectSupportKind</a></div><div class="ttdeci">SelectSupportKind</div><div class="ttdoc">Enum that describes what type of support for selects the target has. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00149">TargetLowering.h:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">llvm::PPCISD::FRE</a></div><div class="ttdoc">Reciprocal estimate instructions (unary FP ops). </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00093">PPCISelLowering.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a5abe83e8c9d9553cfc708a024c204807"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a5abe83e8c9d9553cfc708a024c204807">llvm::PPC::isVMRGEOShuffleMask</a></div><div class="ttdeci">bool isVMRGEOShuffleMask(ShuffleVectorSDNode *N, bool CheckEven, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instructi...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01761">PPCISelLowering.cpp:1761</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">llvm::ISD::LOAD</a></div><div class="ttdoc">LOAD and STORE have token chains as their first operand, then the same operands as an LLVM load/store...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00672">ISDOpcodes.h:672</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">llvm::PPCISD::MFFS</a></div><div class="ttdoc">F8RC = MFFS - This moves the FPSCR (not modeled) into the register. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00275">PPCISelLowering.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1ImmutableCallSite_html"><div class="ttname"><a href="classllvm_1_1ImmutableCallSite.html">llvm::ImmutableCallSite</a></div><div class="ttdoc">Establish a view to a call site for examination. </div><div class="ttdef"><b>Definition:</b> <a href="CallSite_8h_source.html#l00697">CallSite.h:697</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453">llvm::PPCISD::STORE_VEC_BE</a></div><div class="ttdoc">CHAIN = STORE_VEC_BE CHAIN, VSRC, Ptr - Occurs only for little endian. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00495">PPCISelLowering.h:495</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">llvm::PPCISD::MTVSRZ</a></div><div class="ttdoc">Direct move from a GPR to a VSX register (zero) </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00204">PPCISelLowering.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00053">FunctionLoweringInfo.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">llvm::PPCISD::CMPB</a></div><div class="ttdoc">The CMPB instruction (takes two operands of i32 or i64). </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00122">PPCISelLowering.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdoc">The memory access always returns the same value (or traps). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">llvm::PPCISD::STBRX</a></div><div class="ttdoc">CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a byte-swapping store instruction. ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00437">PPCISelLowering.h:437</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">llvm::PPCISD::TC_RETURN</a></div><div class="ttdoc">TC_RETURN - A tail call return. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00282">PPCISelLowering.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00131">MachineMemOperand.h:131</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">llvm::PPCISD::XXSWAPD</a></div><div class="ttdoc">VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little endian. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00392">PPCISelLowering.h:392</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03269">TargetLowering.h:3269</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a3a0cf06e062ec0b758d186411b440d90"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3a0cf06e062ec0b758d186411b440d90">llvm::PPCTargetLowering::isCtlzFast</a></div><div class="ttdeci">bool isCtlzFast() const override</div><div class="ttdoc">Return true if ctlz instruction is fast. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00661">PPCISelLowering.h:661</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00125">TargetLowering.h:125</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba">llvm::PPCISD::ANDI_rec_1_EQ_BIT</a></div><div class="ttdoc">i1 = ANDI_rec_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the eq or gt bit of CR0 after ex...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00232">PPCISelLowering.h:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">llvm::PPCISD::BUILD_FP128</a></div><div class="ttdoc">Direct move of 2 consecutive GPR to a VSX register. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00207">PPCISelLowering.h:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdoc">Fast - This calling convention attempts to make calls as fast as possible (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">llvm::PPCISD::COND_BRANCH</a></div><div class="ttdoc">CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This corresponds to the COND_BRANCH pseudo ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00262">PPCISelLowering.h:262</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">llvm::PPCISD::FCFIDS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00066">PPCISelLowering.h:66</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_a3fedecc58b422c10a3527f8f5db694bf"><div class="ttname"><a href="SparcISelLowering_8cpp.html#a3fedecc58b422c10a3527f8f5db694bf">LowerLOAD</a></div><div class="ttdeci">static SDValue LowerLOAD(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02768">SparcISelLowering.cpp:2768</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522">llvm::PPCISD::SRL</a></div><div class="ttdoc">These nodes represent PPC shifts. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00156">PPCISelLowering.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">llvm::PPCISD::LD_VSX_LH</a></div><div class="ttdoc">VSRC, CHAIN = LD_VSX_LH CHAIN, Ptr - This is a floating-point load of a v2f32 value into the lower ha...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00481">PPCISelLowering.h:481</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">llvm::PPCISD::SINT_VEC_TO_FP</a></div><div class="ttdoc">Extract a subvector from signed integer vector and convert to FP. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00222">PPCISelLowering.h:222</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">llvm::PPCISD::VCMP</a></div><div class="ttdoc">RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP* instructions. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00249">PPCISelLowering.h:249</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">llvm::PPCISD::SHL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00158">PPCISelLowering.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">llvm::PPCISD::FCTIDZ</a></div><div class="ttdoc">FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64 operand, producing an f64 value...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00072">PPCISelLowering.h:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">llvm::PPCISD::Hi</a></div><div class="ttdoc">Hi/Lo - These represent the high and low 16-bit parts of a global address respectively. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00129">PPCISelLowering.h:129</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e">llvm::PPCISD::CALL_NOP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00174">PPCISelLowering.h:174</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a8bc23d2b734425aad94289c4dc5df21f"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a8bc23d2b734425aad94289c4dc5df21f">llvm::PPC::isXXBRHShuffleMask</a></div><div class="ttdeci">bool isXXBRHShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02052">PPCISelLowering.cpp:2052</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00124">SelectionDAGNodes.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a59ae7f93fccb0ae431e82f8d74ba443c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">llvm::TargetLoweringBase::getPreferredVectorAction</a></div><div class="ttdeci">virtual TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const</div><div class="ttdoc">Return the preferred vector type legalization action. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00309">TargetLowering.h:309</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">llvm::PPCISD::FADDRTZ</a></div><div class="ttdoc">F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding towards zero. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00272">PPCISelLowering.h:272</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">llvm::PPCISD::SWAP_NO_CHAIN</a></div><div class="ttdoc">An SDNode for swaps that are not associated with any loads/stores and thereby have no chain...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00396">PPCISelLowering.h:396</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2739f8327120cab9e21846dee3a5366b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2739f8327120cab9e21846dee3a5366b">llvm::PPCISD::VCMPo</a></div><div class="ttdoc">RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the altivec VCMP*o instructions. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00255">PPCISelLowering.h:255</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">llvm::PPCISD::LFIWZX</a></div><div class="ttdoc">GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point load which zero-extends from a 32-bit inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00457">PPCISelLowering.h:457</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_ae1e26c281236fd29f5a93e58a4397601"><div class="ttname"><a href="X86ISelLowering_8cpp.html#ae1e26c281236fd29f5a93e58a4397601">LowerSCALAR_TO_VECTOR</a></div><div class="ttdeci">static SDValue LowerSCALAR_TO_VECTOR(SDValue Op, const X86Subtarget &amp;Subtarget, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l17932">X86ISelLowering.cpp:17932</a></div></div>
<div class="ttc" id="namespacellvm_html_a267dbd8fce711ee4a1adc8ee2b42fa0a"><div class="ttname"><a href="namespacellvm.html#a267dbd8fce711ee4a1adc8ee2b42fa0a">llvm::isIntS16Immediate</a></div><div class="ttdeci">bool isIntS16Immediate(SDNode *N, int16_t &amp;Imm)</div><div class="ttdoc">isIntS16Immediate - This method tests to see if the node is either a 32-bit or 64-bit immediate...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02284">PPCISelLowering.cpp:2284</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090">llvm::PPCISD::FCFIDUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00067">PPCISelLowering.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a3f48ceee4d4e7b13efb21c415b8fc330"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">llvm::PPC::isVMRGHShuffleMask</a></div><div class="ttdeci">bool isVMRGHShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01671">PPCISelLowering.cpp:1671</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">llvm::PPCISD::XXPERMDI</a></div><div class="ttdoc">XXPERMDI - The PPC XXPERMDI instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00119">PPCISelLowering.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a2a394517076e7dd2bdcd7dde33dfcb7d"><div class="ttname"><a href="classllvm_1_1Type.html#a2a394517076e7dd2bdcd7dde33dfcb7d">llvm::Type::isArrayTy</a></div><div class="ttdeci">bool isArrayTy() const</div><div class="ttdoc">True if this is an instance of ArrayType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00221">Type.h:221</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code. </div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00985">ISDOpcodes.h:985</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_ab4b63a1d90b1ae4268d6cf7655c98c75"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ab4b63a1d90b1ae4268d6cf7655c98c75">llvm::PPC::isQVALIGNIShuffleMask</a></div><div class="ttdeci">int isQVALIGNIShuffleMask(SDNode *N)</div><div class="ttdoc">If this is a qvaligni shuffle mask, return the shift amount, otherwise return -1. ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02248">PPCISelLowering.cpp:2248</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:42 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
