#include "utils.h"
#include "printf.h"
#include "timer.h"
#include "entry.h"
#include "peripherals/irq.h"

const char *entry_error_messages[] = {
    "SYNC_INVALID_EL2t",
    "IRQ_INVALID_EL2t",
    "FIQ_INVALID_EL2t",
    "ERROR_INVALID_EL2T",

    "SYNC_INVALID_EL2h",
    "IRQ_INVALID_EL2h",
    "FIQ_INVALID_EL2h",
    "ERROR_INVALID_EL2h",

    "SYNC_INVALID_EL1_64",
    "IRQ_INVALID_EL1_64",
    "FIQ_INVALID_EL1_64",
    "ERROR_INVALID_EL1_64",

    "SYNC_INVALID_EL1_32",
    "IRQ_INVALID_EL1_32",
    "FIQ_INVALID_EL1_32",
    "ERROR_INVALID_EL1_32"};

// Enables Core 0 Timers interrupt control for the generic timer
void enable_interrupt_controller()
{
    // Explanation: We have to deal with yet another Rpi3 quirk. The Arm generic timer IRQs are wired to a per-core interrupt controller/register.
    // For core 0, this is `TIMER_INT_CTRL_0` at 0x40000040; bit 1 is for physical timer at EL1 (CNTP). This register is documented
    // in the [manual](https://www.raspberrypi.org/documentation/hardware/raspberrypi/bcm2836/QA7_rev3.4.pdf) of BCM2836
    // (search for "Core timers interrupts"). Note the manual is NOT for the BCM2837 SoC used by Rpi3
    put32(TIMER_INT_CTRL_0, TIMER_INT_CTRL_0_VALUE);
}

void show_invalid_entry_message(int type, unsigned long esr, unsigned long address)
{
    printf("%s, ESR: %x, address: %x\r\n", entry_error_messages[type], esr, address);
}

void handle_irq(void)
{
    // Interrupt controller can help us with this job: it has `INT_SOURCE_0` register that holds interrupt status for interrupts `0 - 31`.
    // Using this register we can check whether the current interrupt was generated by the timer or by some other device and call device specific interrupt handler
    // NB: Each Core has its own pending local intrrupts register.
    unsigned int irq = get32(INT_SOURCE_0);
    switch (irq)
    {
    case (GENERIC_TIMER_INTERRUPT):
        handle_generic_timer_irq();
        break;
    default:
        printf("Unknown pending irq: %x\r\n", irq);
    }
}