                                                                          Si8440/41/42/45
L O W - P O W E R Q U A D - C H A N N E L D I G I TA L I S O L A T O R
Features
   High-speed operation                  Up to 2500 VRMS isolation
    DC    to 150 Mbps                60-year life at rated working
 No start-up initialization required   voltage
 Wide Operating Supply Voltage:  Precise timing (typical)
  2.70–5.5 V                            <10 ns worst case
 Wide Operating Supply Voltage:        1.5 ns pulse width distortion
  2.70–5.5V
  5 V Operation:  N
 Ultra low power (typical)
                    ot
  < 1.6 mA per channel at 1 Mbps
                                        0.5 ns channel-channel skew
                                        2 ns propagation delay skew
                                        6 ns minimum pulse width
                                       Transient Immunity 25 kV/µs
  < 6 mA per channel at 100 Mbps  AEC-Q100 qualified
    <
                fo R
  2.70 V Operation:
      1.4 mA per channel at 1 Mbps
                                       Wide temperature range
                  r N ec
                                     –40 to 125 °C at 150 Mbps
    <
      4 mA per channel at 100 Mbps  RoHS-compliant packages
 High electromagnetic immunity      SOIC-16 wide body
                       e w om
                                     SOIC-16 narrow body
Applications

                          D e m
  Industrial automation systems
 Hybrid electric vehicles
 Isolated switch mode supplies
                                        Isolated ADC, DAC
                                        Motor control
                                        Power inverters
                                                                                  Ordering Information:
                                                                                      See page 26.
Safety Regulatory Approvalse s nd       Communications systems
   UL 1577 recognized
                              ig e        VDE certification conformity

    Up
    CSA component notice 5A
    approval
    IEC  60950-1, 61010-1
                                ns d
           to 2500 VRMS for 1 minute       IEC60747-5-2
                                             (VDE0884 Part 2)
      (reinforced insulation)
Description
Silicon Lab's family of ultra-low-power digital isolators are CMOS
devices offering substantial data rate, propagation delay, power, size,
reliability, and external BOM advantages when compared to legacy
isolation technologies. The operating parameters of these products
remain stable across wide temperature ranges throughout their
service life. For ease of design, only VDD bypass capacitors are
required.
Data rates up to 150 Mbps are supported, and all devices achieve
worst-case propagation delays of less than 10 ns. All products are
safety certified by UL, CSA, and VDE and support withstand voltages
of up to 2.5 kVrms. These devices are available in 16-pin wide- and
narrow-body SOIC packages.
Rev. 1.7 4/18                          Copyright © 2018 by Silicon Laboratories                  Si8440/41/42/45


                                                                                             Si8440/41/42/45
TABLE O F C ONTENTS
Section                                                                                                                       Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
     2.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
     2.2. Eye Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
     2.3. Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
     2.4. Layout Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
                  N
     2.5. Typical Performance Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3. Errata and Design Migration Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
                    ot
     3.1. Enable Pin Causes Outputs to Go Low (Revision C Only) . . . . . . . . . . . . . . . . . . . . 24
     3.2. Power Supply Bypass Capacitors (Revision C and Revision D) . . . . . . . . . . . . . . . . 24
                fo R
     3.3. Latch Up Immunity (Revision C Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
4. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
                  r N ec
5. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
6. Package Outline: 16-Pin Wide Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
                       e w om
7. Land Pattern: 16-Pin Wide-Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
8. Package Outline: 16-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
9. Land Pattern: 16-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
10. Top Marking: 16-Pin Wide Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
                          D e m
     10.1. 16-Pin Wide Body SOIC Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
     10.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
11. Top Marking: 16-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
                           e s nd
     11.1. 16-Pin Narrow Body SOIC Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
     11.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
                              ig e
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
                                ns d
                                                               Rev. 1.7                                                               2


                                                                                      Si8440/41/42/45
1. Electrical Specifications
Table 1. Recommended Operating Conditions
                Parameter                    Symbol        Test Condition            Min         Typ          Max       Unit
Ambient Operating Temperature*                  TA      150 Mbps, 15 pF, 5 V         –40          25          125        ºC
Supply Voltage                                VDD1                                   2.70         —           5.5         V
                                              VDD2                                   2.70         —           5.5         V
*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels,
      and supply voltage.
                N
Table 2. Absolute Maximum Ratings1
                  ot    Parameter                                  Symbol            Min         Typ         Max        Unit
                       2
Storage Temperature                                                  TSTG            –65          —           150        °C
              fo R
Ambient Temperature Under Bias                                        TA             –40          —           125        °C
                r N ec
Supply Voltage (Revision C)
Supply Voltage (Revision D)3
                               3
                                                                 VDD1, VDD2
                                                                 VDD1, VDD2
                                                                                    –0.5
                                                                                    –0.5
                                                                                                  —
                                                                                                  —
                                                                                                             5.75
                                                                                                              6.0
                                                                                                                         V
                                                                                                                         V
Input Voltage
Output Voltage
                     e w om                                           VI
                                                                      VO
                                                                                    –0.5
                                                                                    –0.5
                                                                                                  —
                                                                                                  —
                                                                                                          VDD + 0.5
                                                                                                          VDD + 0.5
                                                                                                                         V
                                                                                                                         V
Output Current Drive Channel
                        D e m
Lead Solder Temperature (10 s)
Maximum Isolation Voltage (1 s)
                                                                      IO             —
                                                                                     —
                                                                                     —
                                                                                                  —
                                                                                                  —
                                                                                                  —
                                                                                                              10
                                                                                                              260
                                                                                                             3600
                                                                                                                        mA
                                                                                                                         °C
                                                                                                                       VRMS
Notes:
                         e s nd
   1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation
                            ig e
       should be restricted to conditions as specified in the operational sections of this data sheet. Exposure to absolute
       maximum ratings for extended periods may degrade performance.
                              ns d
   2. VDE certifies storage temperature from –40 to 150 °C.
   3. See "5. Ordering Guide" on page 26 for more information.
                                                          Rev. 1.7                                                             3


Si8440/41/42/45
Table 3. Electrical Characteristics
(VDD1 = 5 V ±10%, VDD2 = 5 V ±10%, TA = –40 to 125 °C; applies to narrow and wide-body SOIC packages)
           Parameter                Symbol        Test Condition               Min             Typ         Max       Unit
High Level Input Voltage               VIH                                     2.0              —           —          V
Low Level Input Voltage                VIL                                     —                —           0.8        V
High Level Output Voltage              VOH          loh = –4 mA         VDD1,VDD2 – 0.4         4.8         —          V
Low Level Output Voltage               VOL           lol = 4 mA                —                0.2         0.4        V
Input Leakage Current                   IL                                     —                —           ±10       µA
Output Impedance    1
                                       ZO                                      —                85          —          
               N
Enable Input High Current
Enable Input Low Current
                 ot
                                      IENH
                                       IENL
                                                     VENx = VIH
                                                     VENx = VIL
                                                                               —
                                                                               —
                                  DC Supply Current (All inputs 0 V or at Supply)
                                                                                                2.0
                                                                                                2.0
                                                                                                            —
                                                                                                            —
                                                                                                                      µA
                                                                                                                      µA
Si8440Ax, Bx and Si8445Bx
VDD1
VDD2
             fo R                                  All inputs 0 DC
                                                   All inputs 0 DC
                                                                               —
                                                                               —
                                                                                                1.5
                                                                                                2.5
                                                                                                            2.3
                                                                                                            3.8
                                                                                                                      mA
VDD1
VDD2
               r N ec                              All inputs 1 DC
                                                   All inputs 1 DC
                                                                               —
                                                                               —
                                                                                                5.7
                                                                                                2.6
                                                                                                            8.6
                                                                                                            3.9
                    e w om
Si8441Ax, Bx
VDD1                                               All inputs 0 DC             —                1.8         2.7       mA
VDD2                                               All inputs 0 DC             —                2.5         3.8
VDD1                                               All inputs 1 DC             —                4.9         7.4
VDD2
Si8442Ax, Bx
VDD1
                       D e m                       All inputs 1 DC
                                                   All inputs 0 DC
                                                                               —
                                                                               —
                                                                                                3.6
                                                                                                2.3
                                                                                                            5.4
                                                                                                            3.5       mA
VDD2
VDD1
VDD2                    e s nd                     All inputs 0 DC
                                                   All inputs 1 DC
                                                   All inputs 1 DC
                                                                               —
                                                                               —
                                                                               —
                                                                                                2.3
                                                                                                4.5
                                                                                                4.5
                                                                                                            3.5
                                                                                                            6.8
                                                                                                            6.8
                           ig e
            1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
                             ns d
Si8440Ax, Bx and Si8445Bx
VDD1                                                                           —                3.6         5.4       mA
VDD2                                                                           —                3.0         3.9
Si8441Ax, Bx
VDD1                                                                           —                3.5         5.3       mA
VDD2                                                                           —                3.4         5.1
Si8442Ax, Bx
VDD1                                                                           —                3.6         5.4       mA
VDD2                                                                           —                3.6         5.4
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
4                                                        Rev. 1.7


                                                                                     Si8440/41/42/45
Table 3. Electrical Characteristics (Continued)
(VDD1 = 5 V ±10%, VDD2 = 5 V ±10%, TA = –40 to 125 °C; applies to narrow and wide-body SOIC packages)
           Parameter                Symbol        Test Condition               Min             Typ         Max       Unit
            10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
Si8440Bx, Si8445Bx
VDD1                                                                           —                3.6         5.4       mA
VDD2                                                                           —                4.0         5.6
Si8441Bx
VDD1                                                                           —                3.7         5.5       mA
VDD2                                                                           —                4.1         5.7
Si8442Bx
VDD1
VDD2           N ot
                                                                               —
                                                                               —
           100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
                                                                                                4.2
                                                                                                4.2
                                                                                                            5.9
                                                                                                            5.9
                                                                                                                      mA
Si8440Bx, Si8445Bx
VDD1
VDD2
             fo R                                                              —
                                                                               —
                                                                                               3.8
                                                                                               19.4
                                                                                                           5.7
                                                                                                           24.3
                                                                                                                      mA
Si8441Bx
VDD1
               r N ec                                                          —               8.0          10        mA
                    e w om
VDD2                                                                           —               15.8        19.8
Si8442Bx
VDD1                                                                           —               11.8        14.8       mA
VDD2                                                                           —               11.8        14.8
Si844xAx
                       D e m                     Timing Characteristics
Maximum Data Rate
Minimum Pulse Width
                        e s nd                                                 —
                                                                                0               —
                                                                                                —
                                                                                                            1.0
                                                                                                            250
                                                                                                                     Mbps
                                                                                                                      ns
                           ig e
Propagation Delay                   tPHL, tPLH      See Figure 2               —                —           35        ns
Pulse Width Distortion                PWD           See Figure 2               —                —           25        ns
|tPLH - tPHL|
Propagation Delay Skew2
Channel-Channel Skew
Notes:
                             ns d   tPSK(P-P)
                                       tPSK
                                                                               —
                                                                               —
                                                                                                —
                                                                                                —
                                                                                                            40
                                                                                                            35
                                                                                                                      ns
                                                                                                                      ns
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
                                                         Rev. 1.7                                                             5


Si8440/41/42/45
Table 3. Electrical Characteristics (Continued)
(VDD1 = 5 V ±10%, VDD2 = 5 V ±10%, TA = –40 to 125 °C; applies to narrow and wide-body SOIC packages)
            Parameter               Symbol        Test Condition               Min             Typ         Max       Unit
Si844xBx
Maximum Data Rate                                                               0               —           150      Mbps
Minimum Pulse Width                                                            —                —           6.0       ns
Propagation Delay                   tPHL, tPLH      See Figure 2               3.0              6.0         9.5       ns
Pulse Width Distortion                PWD           See Figure 2               —                1.5         2.5       ns
|tPLH - tPHL|
Propagation Delay Skew2             tPSK(P-P)                                  —                2.0         3.0       ns
All Models
Output Rise Time
                N
Channel-Channel Skew
                  ot
                                       tPSK
                                        tr           CL = 15 pF
                                                                               —
                                                                               —
                                                                                                0.5
                                                                                                3.8
                                                                                                            1.8
                                                                                                            5.0
                                                                                                                      ns
                                                                                                                      ns
                                                    See Figure 2
              fo R
Output Fall Time                        tf           CL = 15 pF
                                                    See Figure 2
                                                                               —                2.8         3.7       ns
Immunity        r N ec
Common Mode Transient                 CMTI        VI = VDD or 0 V              —                25          —        kV/µs
                     e w om
Enable to Data Valid3                  ten1         See Figure 1               —                5.0         8.0       ns
                           3
Enable to Data Tri-State               ten2         See Figure 1               —                7.0         9.2       ns
Start-up   Time3,4                     tSU                                     —                15          40        µs
Notes:
                        D e m
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
                         e s nd
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
                            ig e
       the same supply voltages, load, and ambient temperature.
   3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
                              ns d
6                                                        Rev. 1.7


                                                         Si8440/41/42/45
 ENABLE
OUTPUTS
                          ten1                           ten2
  N ot
                    Figure 1. ENABLE Timing Diagram
fo R
  Typical
            1.4 V
  r N ec
  Input
                    tPLH               tPHL
       e w om
                     90%         90%
            1.4 V
  Typical            10%         10%
  Output
          D e m      tr                  tf
                    Figure 2. Propagation Delay Timing
           e s nd
              ig e
                ns d
                                       Rev. 1.7                        7


Si8440/41/42/45
Table 4. Electrical Characteristics
(VDD1 = 3.3 V ±10%, VDD2 = 3.3 V ±10%, TA = –40 to 125 °C; applies to narrow and wide-body SOIC packages)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
High Level Input Voltage                   VIH                                  2.0             —           —          V
Low Level Input Voltage                    VIL                                  —               —           0.8        V
High Level Output Voltage                 VOH          loh = –4 mA       VDD1,VDD2 – 0.4        3.1         —          V
Low Level Output Voltage                   VOL          lol = 4 mA              —               0.2         0.4        V
Input Leakage Current                       IL                                  —               —           ±10       µA
Output Impedance    1
                                           ZO                                   —               85          —          
                N
Enable Input High Current
Enable Input Low Current
                  ot
                                          IENH
                                          IENL
                                                        VENx = VIH
                                                        VENx = VIL
                                                                                —
                                                                                —
                                   DC Supply Current (All inputs 0 V or at supply)
                                                                                                2.0
                                                                                                2.0
                                                                                                            —
                                                                                                            —
                                                                                                                      µA
                                                                                                                      µA
Si8440Ax, Bx and Si8445Bx
VDD1
VDD2
              fo R                                   All inputs 0 DC
                                                     All inputs 0 DC
                                                                                —
                                                                                —
                                                                                                1.5
                                                                                                2.5
                                                                                                            2.3
                                                                                                            3.8
                                                                                                                      mA
VDD1
VDD2
                r N ec                               All inputs 1 DC
                                                     All inputs 1 DC
                                                                                —
                                                                                —
                                                                                                5.7
                                                                                                2.6
                                                                                                            8.6
                                                                                                            3.9
                     e w om
Si8441Ax, Bx
VDD1                                                 All inputs 0 DC            —               1.8         2.7       mA
VDD2                                                 All inputs 0 DC            —               2.5         3.8
VDD1                                                 All inputs 1 DC            —               4.9         7.4
VDD2
Si8442Ax, Bx
VDD1
                        D e m                        All inputs 1 DC
                                                     All inputs 0 DC
                                                                                —
                                                                                —
                                                                                                3.6
                                                                                                2.3
                                                                                                            5.4
                                                                                                            3.5       mA
VDD2
VDD1
VDD2                     e s nd                      All inputs 0 DC
                                                     All inputs 1 DC
                                                     All inputs 1 DC
                                                                                —
                                                                                —
                                                                                —
                                                                                                2.3
                                                                                                4.5
                                                                                                4.5
                                                                                                            3.5
                                                                                                            6.8
                                                                                                            6.8
                            ig e
              1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
                              ns d
Si8440Ax, Bx and Si8445Bx
VDD1                                                                            —               3.6         5.4       mA
VDD2                                                                            —               3.0         3.9
Si8441Ax, Bx
VDD1                                                                            —               3.5         5.3       mA
VDD2                                                                            —               3.4         5.1
Si8442Ax, Bx
VDD1                                                                            —               3.6         5.4       mA
VDD2                                                                            —               3.6         5.4
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
8                                                        Rev. 1.7


                                                                                      Si8440/41/42/45
Table 4. Electrical Characteristics (Continued)
(VDD1 = 3.3 V ±10%, VDD2 = 3.3 V ±10%, TA = –40 to 125 °C; applies to narrow and wide-body SOIC packages)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
             10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
Si8440Bx, Si8445Bx
VDD1                                                                            —               3.6         5.4       mA
VDD2                                                                            —               4.0         5.6
Si8441Bx
VDD1                                                                            —               3.7         5.5       mA
VDD2                                                                            —               4.1         5.7
Si8442Bx
VDD1
VDD2            N ot
                                                                                —
                                                                                —
           100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
                                                                                                4.2
                                                                                                4.2
                                                                                                            5.9
                                                                                                            5.9
                                                                                                                      mA
Si8440Bx, Si8445Bx
VDD1
VDD2
              fo R                                                              —
                                                                                —
                                                                                                3.6
                                                                                                14
                                                                                                           5.5
                                                                                                           17.5
                                                                                                                      mA
Si8441Bx
VDD1
                r N ec                                                          —               6.4        8.0        mA
                     e w om
VDD2                                                                            —              11.4        14.5
Si8442Bx
VDD1                                                                            —               8.6        10.8       mA
VDD2                                                                            —               8.6        10.8
Si844xAx
                        D e m                    Timing Characteristics
Maximum Data Rate
Minimum Pulse Width
                         e s nd                                                 —
                                                                                 0              —
                                                                                                —
                                                                                                            1.0
                                                                                                            250
                                                                                                                     Mbps
                                                                                                                      ns
                            ig e
Propagation Delay                       tPHL,tPLH     See Figure 2              —               —           35        ns
Pulse Width Distortion                    PWD         See Figure 2              —               —           25        ns
|tPLH - tPHL|
Propagation Delay Skew2
Channel-Channel Skew
Notes:
                              ns d      tPSK(P-P)
                                          tPSK
                                                                                —
                                                                                —
                                                                                                —
                                                                                                —
                                                                                                            40
                                                                                                            35
                                                                                                                      ns
                                                                                                                      ns
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
                                                         Rev. 1.7                                                           9


Si8440/41/42/45
Table 4. Electrical Characteristics (Continued)
(VDD1 = 3.3 V ±10%, VDD2 = 3.3 V ±10%, TA = –40 to 125 °C; applies to narrow and wide-body SOIC packages)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
Si844xBx
Maximum Data Rate                                                                0              —           150      Mbps
Minimum Pulse Width                                                             —               —           6.0        ns
Propagation Delay                      tPHL, tPLH     See Figure 2              3.0             6.0         9.5       ns
Pulse Width Distortion                    PWD         See Figure 2              —               1.5         2.5       ns
|tPLH - tPHL|
Propagation Delay Skew2                 tPSK(P-P)                               —               2.0         3.0       ns
All Models
Output Rise Time
                N
Channel-Channel Skew
                  ot
                                          tPSK
                                            tr         CL = 15 pF
                                                                                —
                                                                                —
                                                                                                0.5
                                                                                                4.3
                                                                                                            1.8
                                                                                                            6.1
                                                                                                                      ns
                                                                                                                      ns
                                                      See Figure 2
              fo R
Output Fall Time                            tf         CL = 15 pF
                                                      See Figure 2
                                                                                —               3.0         4.3       ns
Immunity
                r N ec
Common Mode Transient                     CMTI       VI = VDD or 0 V            —               25          —        kV/µs
                     e w om
Enable to Data Valid3                      ten1       See Figure 1              —               5.0         8.0       ns
                           3
Enable to Data Tri-State                   ten2       See Figure 1              —               7.0         9.2       ns
                3,4
Start-up Time                              tSU                                  —               15          40        µs
Notes:
                        D e m
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
                         e s nd
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
                            ig e
   3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
                              ns d
10                                                       Rev. 1.7


                                                                                       Si8440/41/42/45
Table 5. Electrical Characteristics1
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C; applies to narrow and wide-body SOIC packages)
            Parameter                  Symbol        Test Condition              Min            Typ         Max       Unit
High Level Input Voltage                  VIH                                    2.0             —           —          V
Low Level Input Voltage                   VIL                                    —               —           0.8        V
High Level Output Voltage                 VOH          loh = –4 mA        VDD1,VDD2 – 0.         2.3         —          V
                                                                                4
Low Level Output Voltage                  VOL           lol = 4 mA               —               0.2         0.4        V
Input Leakage Current                      IL                                    —               —           ±10       µA
Output Impedance    2
                                          ZO                                     —               85          —          
                N
Enable Input High Current
                  ot
Enable Input Low Current
                                         IENH
                                          IENL
                                                        VENx = VIH
                                                        VENx = VIL
                                  DC Supply Current (All inputs 0 V or at supply)
                                                                                 —
                                                                                 —
                                                                                                 2.0
                                                                                                 2.0
                                                                                                             —
                                                                                                             —
                                                                                                                       µA
                                                                                                                       µA
VDD1
              fo R
Si8440Ax, Bx and Si8445Bx
                                                     All inputs 0 DC             —               1.5         2.3       mA
                r N ec
VDD2                                                 All inputs 0 DC             —               2.5         3.8
VDD1                                                 All inputs 1 DC             —               5.7         8.6
VDD2                                                 All inputs 1 DC             —               2.6         3.9
                     e w om
Si8441Ax, Bx
VDD1                                                 All inputs 0 DC             —               1.8         2.7       mA
VDD2                                                 All inputs 0 DC             —               2.5         3.8
VDD1                                                 All inputs 1 DC             —               4.9         7.4
VDD2
Si8442Ax, Bx
VDD1
                        D e m                        All inputs 1 DC
                                                     All inputs 0 DC
                                                                                 —
                                                                                 —
                                                                                                 3.6
                                                                                                 2.3
                                                                                                             5.4
                                                                                                             3.5       mA
VDD2
VDD1
VDD2
                         e s nd                      All inputs 0 DC
                                                     All inputs 1 DC
                                                     All inputs 1 DC
                                                                                 —
                                                                                 —
                                                                                 —
                                                                                                 2.3
                                                                                                 4.5
                                                                                                 4.5
                                                                                                             3.5
                                                                                                             6.8
                                                                                                             6.8
                            ig e
             1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
Si8440Ax, Bx and Si8445Bx
VDD1
VDD2
Si8441Ax, Bx
                              ns d                                               —
                                                                                 —
                                                                                                 3.6
                                                                                                 3.0
                                                                                                             5.4
                                                                                                             3.9
                                                                                                                       mA
VDD1                                                                             —               3.5         5.3       mA
VDD2                                                                             —               3.4         5.1
Si8442Ax, Bx
VDD1                                                                             —               3.6         5.4       mA
VDD2                                                                             —               3.6         5.4
    1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
    2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
    3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
    4. See "3. Errata and Design Migration Guidelines" on page 24 for more details.
    5. Start-up time is the time period from the application of power to valid data at the output.
                                                          Rev. 1.7                                                          11


Si8440/41/42/45
Table 5. Electrical Characteristics1 (Continued)
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C; applies to narrow and wide-body SOIC packages)
             Parameter                  Symbol        Test Condition              Min            Typ         Max       Unit
              10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
Si8440Bx, Si8445Bx
VDD1                                                                              —               3.6         5.4       mA
VDD2                                                                              —               4.0         5.6
Si8441Bx
VDD1                                                                              —               3.7         5.5       mA
VDD2                                                                              —               4.1         5.7
Si8442Bx
VDD1
VDD2             N ot
                                                                                  —
                                                                                  —
             100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
                                                                                                  4.2
                                                                                                  4.2
                                                                                                              5.9
                                                                                                              5.9
                                                                                                                        mA
Si8440Bx, Si8445Bx
VDD1
VDD2           fo R                                                               —
                                                                                  —
                                                                                                 3.6
                                                                                                 10.8
                                                                                                              5.5
                                                                                                             13.5
                                                                                                                        mA
Si8441Bx
VDD1             r N ec                                                           —               5.6         7.0       mA
                      e w om
VDD2                                                                              —               9.3        11.6
Si8442Bx
VDD1                                                                              —               7.2         9.0       mA
VDD2                                                                              —               7.2         9.0
Si844xAx
                         D e m                    Timing Characteristics
Maximum Data Rate
Minimum Pulse Width       e s nd                                                  —
                                                                                   0              —
                                                                                                  —
                                                                                                              1.0
                                                                                                              250
                                                                                                                       Mbps
                                                                                                                        ns
Propagation Delay
Pulse Width Distortion
                             ig e       tPHL,tPLH
                                          PWD
                                                        See Figure 2
                                                        See Figure 2
                                                                                  —
                                                                                  —
                                                                                                  —
                                                                                                  —
                                                                                                              35
                                                                                                              25
                                                                                                                        ns
                                                                                                                        ns
|tPLH - tPHL|
Propagation Delay Skew3
Channel-Channel Skew
                               ns d     tPSK(P-P)
                                           tPSK
                                                                                  —
                                                                                  —
                                                                                                  —
                                                                                                  —
                                                                                                              40
                                                                                                              35
                                                                                                                        ns
                                                                                                                        ns
     1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
        constrained to TA = 0 to 85 °C.
     2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
        value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
        where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
        impedance PCB traces.
     3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
        the same supply voltages, load, and ambient temperature.
     4. See "3. Errata and Design Migration Guidelines" on page 24 for more details.
     5. Start-up time is the time period from the application of power to valid data at the output.
12                                                         Rev. 1.7


                                                                                       Si8440/41/42/45
Table 5. Electrical Characteristics1 (Continued)
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C; applies to narrow and wide-body SOIC packages)
             Parameter                 Symbol        Test Condition              Min            Typ         Max       Unit
Si844xBx
Maximum Data Rate                                                                 0              —           150      Mbps
Minimum Pulse Width                                                              —               —           6.0       ns
Propagation Delay                      tPHL, tPLH      See Figure 2              3.0             6.0         9.5       ns
Pulse Width Distortion                   PWD           See Figure 2              —               1.5         2.5       ns
|tPLH - tPHL|
Propagation Delay Skew3                tPSK(P-P)                                 —               2.0         3.0       ns
All Models
Output Rise Time
                N
Channel-Channel Skew
                  ot
                                          tPSK
                                           tr           CL = 15 pF
                                                                                 —
                                                                                 —
                                                                                                 0.5
                                                                                                 4.8
                                                                                                             1.8
                                                                                                             6.5
                                                                                                                       ns
                                                                                                                       ns
                                                       See Figure 2
              fo R
Output Fall Time                           tf           CL = 15 pF               —               3.2         4.6       ns
                r N ec
                                                       See Figure 2
Common Mode Transient                    CMTI        VI = VDD or 0 V             —               25          —        kV/µs
Immunity
                     e w om
Enable to Data Valid4                     ten1         See Figure 1              —               5.0         8.0       ns
                          4
Enable to Data Tri-State                  ten2         See Figure 1              —               7.0         9.2       ns
Start-up   Time4,5                        tSU                                    —               15          40        µs
                        D e m
    1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
    2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
                         e s nd
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
    3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
                            ig e
       the same supply voltages, load, and ambient temperature.
    4. See "3. Errata and Design Migration Guidelines" on page 24 for more details.
                              ns d
    5. Start-up time is the time period from the application of power to valid data at the output.
                                                          Rev. 1.7                                                          13


Si8440/41/42/45
Table 6. Regulatory Information*
CSA
The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
61010-1: Up to 600 VRMS reinforced insulation working voltage; up to 600 VRMS basic insulation working voltage.
60950-1: Up to 130 VRMS reinforced insulation working voltage; up to 1000 VRMS basic insulation working volt-
age.
VDE
The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
60747-5-2: Up to 560 Vpeak for basic insulation working voltage.
UL
                N
The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.
                  ot
Rated up to 2500 VRMS isolation voltage for basic insulation.
*Note: Regulatory Certifications apply to 2.5 kVRMS rated devices which are production tested to 3.0 kVRMS for 1 sec.
      For more information, see "5. Ordering Guide" on page 26.
              fo R
                r N ec
Table 7. Insulation and Safety-Related Specifications
                                                                                                      Value
                     e w om
                   Parameter                           Symbol         Test Condition          WB           NB           Unit
                                                                                            SOIC-16      SOIC-16
Nominal Air Gap (Clearance)1                            L(IO1)                                  8.0           4.9       mm
                        D e m
Nominal External Tracking (Creepage)1
Minimum Internal Gap (Internal Clearance)
                                                        L(IO2)                                  8.0
                                                                                              0.008
                                                                                                              4.01
                                                                                                           0.008
                                                                                                                        mm
                                                                                                                        mm
Tracking Resistance
(Proof Tracking Index)
Erosion Depth
                         e s nd                          PTI
                                                          ED
                                                                         IEC60112              600
                                                                                              0.040
                                                                                                              600
                                                                                                           0.019
                                                                                                                        VRMS
                                                                                                                        mm
Resistance (Input-Output)2
                            ig e                         RIO                                   1012           1012       
Capacitance   (Input-Output)2
Input Capacitance3
Notes:
                              ns d                       CIO
                                                          CI
                                                                          f = 1 MHz             2.0
                                                                                                4.0
                                                                                                              2.0
                                                                                                              4.0
                                                                                                                         pF
                                                                                                                         pF
   1. The values in this table correspond to the nominal creepage and clearance values as detailed in “6. Package Outline:
       16-Pin Wide Body SOIC” and “8. Package Outline: 16-Pin Narrow Body SOIC”. VDE certifies the clearance and
       creepage limits as 4.7 mm minimum for the NB SOIC-16 package and 8.5 mm minimum for the WB SOIC-16 package.
       UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance
       and creepage limits as 3.9 mm minimum for the NB SOIC-16 package and 7.6 mm minimum for the WB SOIC-16
       package.
   2. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted
       together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are
       then measured between these two terminals.
   3. Measured from input pin to ground.
14                                                        Rev. 1.7


                                                                                       Si8440/41/42/45
Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings
                Parameter                                        Test Condition                            Specification
Basic Isolation Group                         Material Group                                                       I
                                              Rated Mains Voltages < 150 VRMS                                    I-IV
                                              Rated Mains Voltages < 300 VRMS                                    I-III
Installation Classification
                                              Rated Mains Voltages < 400 VRMS                                     I-II
                                              Rated Mains Voltages < 600 VRMS                                     I-II
                N
Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*
                  ot
                 Parameter
Maximum Working Insulation Voltage
                                                 Symbol
                                                  VIORM
                                                                      Test Condition               Characteristic
                                                                                                         560
                                                                                                                           Unit
                                                                                                                         V peak
              fo R
Input to Output Test Voltage
                                                   VPR
                                                                        Method b1
                                                              (VIORM x 1.875 = VPR, 100%
                                                                                                         1050
                                                                                                                         V peak
                r N ec
                                                               Production Test, tm = 1 sec,
                                                                Partial Discharge < 5 pC)
Transient Overvoltage                             VIOTM                  t = 60 sec                      4000            V peak
                     e w om
Pollution Degree (DIN VDE 0110, Table 1)
Insulation Resistance at TS, VIO = 500 V            RS
                                                                                                           2
                                                                                                         >109               
      40/125/21.
                        D e m
*Note: Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of
                         e s nd
Table 10. IEC Safety Limiting Values1
                                                                                                        Max
       Parameter
                            ig e
                              Symbol               Test Condition                Min Typ         WB           NB           Unit
                              ns d
                                                                                               SOIC-16      SOIC-16
Case Temperature                TS                                                —      —        150           150         °C
                                         JA = 100 °C/W (WB SOIC-16),
Safety input, output, or        IS           105 °C/W (NB SOIC-16),               —      —        220           210         mA
supply current
                                        VI = 5.5 V, TJ = 150 °C, TA = 25 °C
Device Power Dissipa-           PD                                                —      —        275           275        mW
tion2
Notes:
   1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figures 3 and 4.
   2. The Si844x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 ºC, CL = 15 pF, input a 150 Mbps 50% duty cycle square
       wave.
                                                           Rev. 1.7                                                               15


Si8440/41/42/45
Table 11. Thermal Characteristics
                                                                                                                         Typ
       Parameter                       Symbol                                  Test Condition             Min     WB      NB         Max   Unit
                                                                                                                SOIC-16 SOIC-16
IC Junction-to-Air Thermal                                    JA                                          —     100           105   —     ºC/W
Resistance
                                                              500
                                                                        450
                             Safety-Limiting Current (mA)
              N ot
                                                              400
                                                              300
                                                                        370
                                                                              VDD1, VDD2 = 2.70 V
                                                                               VDD1, VDD2 = 3.6 V
                                                                        220
            fo R                                              200
                                                                                 VDD1, VDD2 = 5.5 V
              r N ec                                          100
                   e w om
                                                                0
                                                                    0            50        100            150     200
                                                                                      Temperature (ºC)
                      D e m
     Figure 3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values
                         with Case Temperature per DIN EN 60747-5-2
                       e s nd                                 500
                                                                        430
                               Safety-Limiting Current (mA)
                                                                              VDD1, VDD2 = 2.70 V
                          ig e                                400
                                                                        360
                            ns d                              300
                                                              200
                                                                        210
                                                                                VDD1, VDD2 = 3.6 V
                                                                                 VDD1, VDD2 = 5.5 V
                                                              100
                                                                0
                                                                    0            50         100           150      200
                                                                                       Temperature (ºC)
     Figure 4. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values
                         with Case Temperature per DIN EN 60747-5-2
16                                                                                       Rev. 1.7


                                                                             Si8440/41/42/45
2. Functional Description
2.1. Theory of Operation
The operation of an Si844x channel is analogous to that of an opto coupler, except an RF carrier is modulated
instead of light. This simple architecture provides a robust isolated data path and requires no special
considerations or initialization at start-up. A simplified block diagram for a single Si844x channel is shown in
Figure 5.
                 Transmitter                                                     Receiver
                                     RF
                                 OSCILLATOR
      A
               N ot              MODULATOR
                                                 Semiconductor-
                                                 Based Isolation
                                                    Barrier
                                                                    DEMODULATOR                         B
             fo R
               r N ec
                    e w om
                                  Figure 5. Simplified Channel Diagram
A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier.
Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The
Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the
                       D e m
result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it
provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See
Figure 6 for more details.
                        e s nd
                           ig e                                              Input Signal
                             ns d                                           Modulation Signal
                                                                             Output Signal
                                       Figure 6. Modulation Scheme
                                                    Rev. 1.7                                                  17


Si8440/41/42/45
2.2. Eye Diagram
Figure 7 illustrates an eye-diagram taken on an Si8440. For the data source, the test used an Anritsu (MP1763C)
Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8440 were
captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of
150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.
               N ot
             fo R
               r N ec
                    e w om
                       D e m
                        e s nd
                           ig e
                             ns d           Figure 7. Eye Diagram
18                                                    Rev. 1.7


                                                                                      Si8440/41/42/45
2.3. Device Operation
Device behavior during start-up, normal operation, and shutdown is shown in Table 12. Table 13 provides an
overview of the output states when the Enable pins are active.
                                     Table 12. Si84xx Logic Operation Table
   VI         EN             VDDI         VDDO
                                                      VO Output1,2                          Comments
Input1,2   Input1,2,3,4    State1,5,6    State1,5,6
   H         H or NC           P             P              H
                                                                       Enabled, normal operation.
    L        H or NC           P             P               L
   X7                                                   Hi-Z or L8
   X7
                N
                L
                  ot
             H or NC
                               P
                              UP
                                             P
                                             P               L
                                                                       Disabled.
                                                                       Upon transition of VDDI from unpowered to pow-
                                                                       ered, VO returns to the same state as VI in less
                                                                       than 1 µs.
   X7                                                   Hi-Z or L8
              fo R
                L             UP             P                         Disabled.
                                                                   Upon transition of VDDO from unpowered to pow-
   X7
                r N ec
                X7             P            UP
                                                                   ered, VO returns to the same state as VI within
                                                      Undetermined 1 µs, if EN is in either the H or NC state. Upon
                                                                   transition of VDDO from unpowered to powered,
                     e w om
                                                                   VO returns to Hi-Z within 1 µs if EN is L.
Notes:
   1. VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals. EN
       is the enable control input located on the same output side.
                        D e m
   2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
   3. It is recommended that the enable inputs be connected to an external logic high or low level when the Si84xx is
       operating in noisy environments.
                         e s nd
   4. No Connect (NC) replaces EN1 on Si8440/45. No Connect replaces EN2 on the Si8445. No Connects are not internally
       connected and can be left floating, tied to VDD, or tied to GND.
   5. “Powered” state (P) is defined as 2.70 V < VDD < 5.5 V.
                            ig e
   6. "Unpowered" state (UP) is defined as VDD = 0 V.
   7. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
   8. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled
                              ns d
       (EN = 0) in Revision C. Revision D outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See
       "3. Errata and Design Migration Guidelines" on page 24 for more details.
                                                          Rev. 1.7                                                          19


Si8440/41/42/45
                                        Table 13. Enable Input Truth Table1
      P/N        EN11,2 EN21,2                                             Operation
     Si8440        —         H      Outputs B1, B2, B3, B4 are enabled and follow the input state.
                   —          L     Outputs B1, B2, B3, B4 are disabled and Logic Low or in high impedance state.3
     Si8441        H         X      Output A4 enabled and follows the input state.
                    L        X      Output A4 disabled and Logic Low or in high impedance state.3
                    X        H      Outputs B1, B2, B3 are enabled and follow the input state.
     Si8442     N  H
                  ot
                    X
                    L
                             X
                             X
                              L     Outputs B1, B2, B3 are disabled and Logic Low or in high impedance state.3
                                    Outputs A3 and A4 are enabled and follow the input state.
                                    Outputs A3 and A4 are disabled and Logic Low or in high impedance state.3
              fo R
                    X        H      Outputs B1 and B2 are enabled and follow the input state.
                    X         L     Outputs B1 and B2 are disabled and Logic Low or in high impedance state.3
     Si8445
Notes:          r N ec
                   —         —      Outputs B1, B2, B3, B4 are enabled and follow the input state.
                     e w om
   1. Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output control. EN1, EN2 logic
       operation is summarized for each isolator product in Table 13. These inputs are internally pulled-up to local VDD by a
       3 µA current source allowing them to be connected to an external logic level (high or low) or left floating. To minimize
       noise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If EN1, EN2 are unused, it is
                        D e m
       recommended they be connected to an external logic level, especially if the Si84xx is operating in a noisy environment.
   2. X = not applicable; H = Logic High; L = Logic Low.
   3. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled
                         e s nd
       (EN = 0) in Revision C. Revision D outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See
       "3. Errata and Design Migration Guidelines" on page 24 for more details.
                            ig e
                              ns d
20                                                         Rev. 1.7


                                                                                        Si8440/41/42/45
2.4. Layout Recommendations
To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 VAC) must be physically
separated from the safety extra-low voltage circuits (SELV is a circuit with <30 VAC) by a certain distance
(creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those
creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating
(commonly referred to as working voltage protection). Table 6 on page 14 and Table 7 on page 14 detail the
working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component
standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for
end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.)
requirements before starting any design that uses a digital isolator.
The following sections detail the recommended bypass and decoupling components necessary to ensure robust
overall performance and reliability for systems using the Si84xx digital isolators.
                   N
2.4.1. Supply Bypass
                     ot
Digital integrated circuit components typically require 0.1 µF (100 nF) bypass capacitors when used in electrically
quiet environments. However, digital isolators are commonly used in hazardous environments with excessively
noisy power supplies. To counteract these harsh conditions, it is recommended that an additional 1 µF bypass
                 fo R
capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as
close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is
recommended that the designer add 50 to 100  resistors in series with the VDD supply voltage source and 50 to
                   r N ec
300  resistors in series with the digital inputs/outputs (see Figure 8). For more details, see "3. Errata and Design
Migration Guidelines" on page 24.
                        e w om
All components upstream or downstream of the isolator should be properly decoupled as well. If these components
are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing
damage if spikes exceed the maximum ratings of the isolator (6 V). In this case, the 50 to 300  resistors protect
the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are
                           D e m
exceeded). Functional operation should be restricted to the conditions specified in Table 1, “Recommended
Operating Conditions,” on page 3.
2.4.2. Pin Connections
                            e s nd
No connect pins are not internally connected. They can be left floating, tied to VDD, or tied to GND.
2.4.3. Output Pin Termination
                               ig e
The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination
of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving
                                 ns d
loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in
mind the recommendations described in “2.4.1. Supply Bypass” above.
                                                                                                                     V Source 2
  V Source 1
        R1 (50 – 100 )                                                                                   R2 (50 – 100 )
                                                    VDD1          VDD2
                     C1                                                                             C4
                                       50 – 300                           50 – 300 
                  0.1 F                            A1                B1                         0.1 F
                             C2                                                             C3
                                  Input/Output                               Input/Output
                           1 F                                                             1 F
                                                    Ax                Bx
                                       50 – 300                           50 – 300 
                                                    GND1          GND2
          Figure 8. Recommended Bypass Components for the Si84xx Digital Isolator Family
                                                           Rev. 1.7                                                               21


                                                                                                                           Si8440/41/42/45
2.5. Typical Performance Characteristics
The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer
to Tables 3, 4, and 5 for actual specification limits.
                 30                                                                                30
                 25                                                                                25                                                     5V
                                                              5V
  Current (mA)                                                                      Current (mA)
                 20                                                3.3V                            20
                                                                                                                                                           3.3V
                 15                                                   2.70V                        15
                 10                                                                                                                                                  2.70V
                                                                                                   10
                  5                                                                                 5
                  0
                                 N
                                                                                                    0
                      0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150                             0    10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                          Data Rate (Mbps)                                                                     Data Rate (Mbps)
                                   ot
                  Figure 9. Si8440/45 Typical VDD1 Supply                                          Figure 12. Si8440/45 Typical VDD2 Supply
                                                                                                    Current vs. Data Rate 5, 3.3, and 2.70 V
                               fo R
                  Current vs. Data Rate 5, 3.3, and 2.70 V
                                 Operation
                 30
                 25              r N ec                                                            30
                                                                                                   25                                                           5V
                                      e w om                                        Current (mA)
                                                                     5V
 Current (mA)
                                                                                                   20
                 20
                                                                                                                                                                3.3V
                                                                     3.3V                          15
                 15
                                                                                                   10                                                            2.70V
                 10
                  5
                  0
                      0
                                         D e m                       2.70V
                          10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                                                                                    5
                                                                                                    0
                                                                                                         0    10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                          e s nd
                                          Data Rate (Mbps)                                                                     Data Rate (Mbps)
Figure 10. Si8441 Typical VDD1 Supply Current                                       Figure 13. Si8441 Typical VDD2 Supply Current
  vs. Data Rate 5, 3.3, and 2.70 V Operation                                          vs. Data Rate 5, 3.3, and 2.70 V Operation
                                             ig e                                                    (15 pF Load)
                 30
                 25                            ns d                                                10
                                                                                                   9                                      Falling Edge
 Current (mA)
                 20                                                 5V
                                                                                    Delay (ns)
                                                                                                   8
                 15
                                                                     3.3V                          7
                 10
                                                                     2.70V                                                                            Rising Edge
                 5                                                                                 6
                 0                                                                                 5
                      0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150                            -40     -20    0     20     40     60        80        100     120
                                          Data Rate (Mbps)                                                                 Temperature (Degrees C)
Figure 11. Si8442 Typical VDD1 or VDD2 Supply                                       Figure 14. Propagation Delay vs. Temperature
   Current vs. Data Rate 5, 3.3, and 2.70 V
            Operation (15 pF Load)
                                                                              Rev. 1.7                                                                                       22


                                             Si8440/41/42/45
  N ot
fo R
  r N ec
       e w om
  Figure 15. Si84xx Time-Dependent Dielectric Breakdown
          D e m
           e s nd
              ig e
                ns d
                         Rev. 1.7                          23


Si8440/41/42/45
3. Errata and Design Migration Guidelines
The following errata apply to Revision C devices only. See "5. Ordering Guide" on page 26 for more details. No
errata exist for Revision D devices.
3.1. Enable Pin Causes Outputs to Go Low (Revision C Only)
When using the enable pin (EN1, EN2) function on the 4-channel (Si8440/1/2) isolators, the corresponding output
pin states (pin = An, Bn, where n can be 1…4) are driven to a logic low (to ground) when the enable pin is disabled
(EN1 or EN2 = 0). This functionality is different from the legacy 4-channel (Si8440/1/2) isolators. On those devices,
the isolator outputs go into a high-impedance state (Hi-Z) when the enable pin is disabled (EN1 = 0 or EN2 = 0).
3.1.1. Resolution
The enable pin functionality causing the outputs to go low is supported in production for Revision C of the Si844x
information.   N
devices. Revision D corrects the enable pin functionality (i.e., the outputs will go into the high-impedance state to
match the legacy isolator products). Refer to the Ordering Guide sections of the data sheet(s) for current ordering
                 ot
3.2. Power Supply Bypass Capacitors (Revision C and Revision D)
             fo R
When using the Si844x isolators with power supplies > 4.5 V, sufficient VDD bypass capacitors must be present on
both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a > 4.5 V
               r N ec
supply). Although rise time is power supply dependent, > 1 µF capacitors are required on both power supply pins
(VDD1, VDD2) of the isolator device.
3.2.1. Resolution
                    e w om
For recommendations on resolving this issue, see "2.4.1. Supply Bypass" on page 21. Additionally, refer to "5.
Ordering Guide" on page 26 for current ordering information.
3.3. Latch Up Immunity (Revision C Only)
                       D e m
Latch up immunity generally exceeds ± 200 mA per pin. Exceptions: Certain pins provide < 100 mA of latch-up
immunity. To increase latch-up immunity on these pins, 100  of equivalent resistance must be included in series
with all of the pins listed in Table 14. The 100  equivalent resistance can be comprised of the source driver's
                        e s nd
output resistance and a series termination resistor. The Si8441 is not affected when using power supply voltages
(VDD1 and VDD2) < 3.5 V.
3.3.1. Resolution
                           ig e
This issue has been corrected with Revision D of the device. Refer to “5. Ordering Guide” for current ordering
information.
                             ns d
                      Table 14. Affected Ordering Part Numbers (Revision C Only)
                                                  Device
Affected Ordering Part Numbers*                                     Pin#             Name             Pin Type
                                                 Revision
                                                                     6                A4           Input or Output
SI8440SV-C-IS/IS1, SI8441SV-C-IS/IS1,
                                                     C               10               EN2               Input
SI8442SV-C-IS/IS1
                                                                     14               B1               Output
                                                                     6                A4                Input
SI8445SV-C-IS/IS1                                    C
                                                                     14               B1               Output
*Note: SV = Speed Grade/Isolation Rating (AA, AB, BA, BB).
24                                                       Rev. 1.7


                                                                                                           Si8440/41/42/45
4. Pin Descriptions
     VDD1                                  VDD2      VDD1                                       VDD2      VDD1                             VDD2
    GND1                                   GND2     GND1                                        GND2   GND1                                GND2
                           I                                                  I                                              I
                    RF          RF                                  RF                RF                             RF              RF
      A1
                   XMITR
                           s   RCVR
                                           B1         A1
                                                                   XMITR
                                                                              s      RCVR
                                                                                                B1         A1
                                                                                                                    XMITR
                                                                                                                             s      RCVR
                                                                                                                                           B1
                           o                                                  o                                              o
                    RF          RF                                  RF                RF                             RF              RF
      A2
                   XMITR
                           l   RCVR
                                           B2         A2
                                                                   XMITR
                                                                              l      RCVR
                                                                                                B2         A2
                                                                                                                    XMITR
                                                                                                                             l      RCVR
                                                                                                                                           B2
                           a                                                  a                                              a
                    RF          RF                                  RF                RF                             RF           RF
                                                                                                                                  RF
      A3
                   XMITR   t   RCVR
                                           B3         A3
                                                                   XMITR      t      RCVR
                                                                                                B3         A3
                                                                                                                    RCVR     t   XMITR
                                                                                                                                 RCVR
                                                                                                                                           B3
                           i                                                  i                                              i
                    RF          RF                                    RF            RF                               RF           RF
      A4
                   XMITR   o   RCVR
                                           B4         A4
                                                                     RCVR     o    XMITR
                                                                                                B4         A4
                                                                                                                    RCVR     o   XMITR
                                                                                                                                           B4
                           n                                                  n                                              n
      NC                                   EN2/NC    EN1                                        EN2       EN1                              EN2
    GND1
            Name
                    N Si8440/45
                      ot       SOIC-16 Pin#
                                           GND2     GND1
                                                            Type
                                                                            Si8441
                                                                                  Description1
                                                                                                GND2      GND1
                                                                                                                           Si8442
                                                                                                                                           GND2
            VDD1
            GND1  fo R                1
                                      2
                                                            Supply
                                                            Ground
                                                                                  Side 1 power supply.
                                                                                  Side 1 ground.
             A1
                    r N ec            3               Digital Input               Side 1 digital input.
                         e w om
             A2                       4               Digital Input               Side 1 digital input.
             A3                       5                 Digital I/O               Side 1 digital input or output.
             A4                       6                 Digital I/O               Side 1 digital input or output.
      EN1/NC2
            GND1
                            D e m     7
                                      8
                                                      Digital Input
                                                            Ground
                                                                                  Side 1 active high enable. NC on Si8440/45.
                                                                                  Side 1 ground.
            GND2
      EN2/NC2                e s nd   9
                                      10
                                                            Ground
                                                      Digital Input
                                                                                  Side 2 ground.
                                                                                  Side 2 active high enable. NC on Si8445.
             B4
                                ig e  11                Digital I/O               Side 2 digital input or output.
             B3
             B2
             B1
                                  ns d12
                                      13
                                      14
                                                        Digital I/O
                                                    Digital Output
                                                    Digital Output
                                                                                  Side 2 digital input or output.
                                                                                  Side 2 digital output.
                                                                                  Side 2 digital output.
            GND2                      15                    Ground                Side 2 ground.
            VDD2                      16                    Supply                Side 2 power supply.
Notes:
   1. For narrow-body devices, Pin 2 and Pin 8 GND must be externally connected to respective ground. Pin 9 and Pin 15
       must also be connected to external ground.
   2. No Connect. These pins are not internally connected. They can be left floating, tied to VDD or tied to GND.
                                                                       Rev. 1.7                                                                   25


Si8440/41/42/45
5. Ordering Guide
These devices are not recommended for new designs. Please see the Si864x datasheet for replacement options.
                                 Table 15. Ordering Guide for Valid OPNs1
     Ordering Part    Alternative Part Number of    Number of              Maximum        Isolation    Package Type
       Number             Number       Inputs VDD1 Inputs VDD2             Data Rate       Rating
        (OPN)              (APN)           Side        Side                 (Mbps)
Revision D Devices2
     Si8440AA-D-IS1    Si8640AB-B-IS1           4                 0             1
                N
     Si8440BA-D-IS1    Si8640BB-B-IS1           4                 0           150
     Si8441AA-D-IS1    Si8641AB-B-IS1           3                 1             1
                  ot
     Si8441BA-D-IS1
     Si8442AA-D-IS1
                       Si8641BB-B-IS1
                       Si8642AB-B-IS1
                                                3
                                                2
                                                                  1
                                                                  2
                                                                              150
                                                                                1
                                                                                          1 kVrms      NB SOIC-161
              fo R
     Si8442BA-D-IS1    Si8642BB-B-IS1           2                 2           150
                r N ec
     Si8445BA-D-IS1    Si8645BB-B-IS1           4                 0           150
     Si8440AB-D-IS     Si8640AB-B-IS            4                 0             1
                     e w om
     Si8440BB-D-IS     Si8640BB-B-IS            4                 0           150
     Si8441AB-D-IS     Si8641AB-B-IS            3                 1             1
     Si8441BB-D-IS     Si8641BB-B-IS            3                 1           150        2.5 kVrms WB SOIC-161,3
     Si8442AB-D-IS
     Si8442BB-D-IS
     Si8445BB-D-IS      D e m
                       Si8642AB-B-IS
                       Si8642BB-B-IS
                       Si8645BB-B-IS
                                                2
                                                2
                                                4
                                                                  2
                                                                  2
                                                                  0
                                                                                1
                                                                              150
                                                                              150
     Si8440AB-D-IS1
     Si8440BB-D-IS1
                         e s nd
                       Si8640AB-B-IS1
                       Si8640BB-B-IS1
                                                4
                                                4
                                                                  0
                                                                  0
                                                                                1
                                                                              150
     Si8441AB-D-IS1
                            ig e
                       Si8641AB-B-IS1           3                 1             1
     Si8441BB-D-IS1
     Si8442AB-D-IS1
     Si8442BB-D-IS1
                              ns d
                       Si8641BB-B-IS1
                       Si8642AB-B-IS1
                       Si8642BB-B-IS1
                                                3
                                                2
                                                2
                                                                  1
                                                                  2
                                                                  2
                                                                              150
                                                                                1
                                                                              150
                                                                                         2.5 kVrms     NB SOIC-161
     Si8445BB-D-IS1    Si8645BB-B-IS1           4                 0           150
Notes:
   1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard
       classifications and peak solder temperatures.
   2. Revision C and Revision D devices are supported for existing designs.
   3. AEC-Q100 qualified.
26                                                     Rev. 1.7


                                                                                    Si8440/41/42/45
                          Table 15. Ordering Guide for Valid OPNs1 (Continued)
   Ordering Part      Alternative Part Number of    Number of              Maximum        Isolation    Package Type
     Number               Number       Inputs VDD1 Inputs VDD2             Data Rate       Rating
      (OPN)                (APN)           Side        Side                 (Mbps)
Revision C Devices2
  Si8440AA-C-IS1       Si8640AB-B-IS1           4                 0             1
  Si8440BA-C-IS1       Si8640BB-B-IS1           4                 0           150
  Si8441AA-C-IS1       Si8641AB-B-IS1           3                 1             1
  Si8441BA-C-IS1       Si8641BB-B-IS1           3                 1           150         1 kVrms      NB SOIC-161
               N
  Si8442AA-C-IS1
  Si8442BA-C-IS1
  Si8445BA-C-IS1
                 ot
                       Si8642AB-B-IS1
                       Si8642BB-B-IS1
                       Si8645BB-B-IS1
                                                2
                                                2
                                                4
                                                                  2
                                                                  2
                                                                  0
                                                                                1
                                                                              150
                                                                              150
  Si8440AB-C-IS        Si8640AB-B-IS            4                 0             1
             fo R
  Si8440BB-C-IS        Si8640BB-B-IS            4                 0           150
  Si8441AB-C-IS
  Si8441BB-C-IS
               r N ec  Si8641AB-B-IS
                       Si8641BB-B-IS
                                                3
                                                3
                                                                  1
                                                                  1
                                                                                1
                                                                              150        2.5 kVrms     WB SOIC-161
                    e w om
  Si8442AB-C-IS        Si8642AB-B-IS            2                 2             1
  Si8442BB-C-IS        Si8642BB-B-IS            2                 2           150
  Si8445BB-C-IS        Si8645BB-B-IS            4                 0           150
  Si8440AB-C-IS1
  Si8440BB-C-IS1
                       D e m
                       Si8640AB-B-IS1
                       Si8640BB-B-IS1
                                                4
                                                4
                                                                  0
                                                                  0
                                                                                1
                                                                              150
  Si8441AB-C-IS1
  Si8441BB-C-IS1        e s nd
                       Si8641AB-B-IS1
                       Si8641BB-B-IS1
                                                3
                                                3
                                                                  1
                                                                  1
                                                                                1
                                                                              150        2.5 kVrms     NB SOIC-161
  Si8442AB-C-IS1
  Si8442BB-C-IS1           ig e
                       Si8642AB-B-IS1
                       Si8642BB-B-IS1
                                                2
                                                2
                                                                  2
                                                                  2
                                                                                1
                                                                              150
  Si8445BB-C-IS1
Notes:                       ns d
                       Si8645BB-B-IS1           4                 0           150
   1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard
       classifications and peak solder temperatures.
   2. Revision C and Revision D devices are supported for existing designs.
   3. AEC-Q100 qualified.
                                                       Rev. 1.7                                                      27


Si8440/41/42/45
6. Package Outline: 16-Pin Wide Body SOIC
Figure 16 illustrates the package details for the Si844x Digital Isolator. Table 16 lists the values for the dimensions
shown in the illustration.
                N ot
              fo R
                r N ec
                     e w om
                        D e m         Figure 16. 16-Pin Wide Body SOIC
                         e s nd    Table 16. Package Diagram Dimensions
                            ig e          Symbol
                                                          Millimeters
                                                        Min         Max
                              ns d            A
                                             A1
                                              D
                                                         —
                                                        0.1
                                                           10.3 BSC
                                                                    2.65
                                                                        0.3
                                              E            10.3 BSC
                                             E1               7.5 BSC
                                              b         0.31        0.51
                                              c         0.20        0.33
                                              e            1.27 BSC
                                              h         0.25        0.75
                                              L         0.4         1.27
                                                        0°             7°
28                                                     Rev. 1.7


                                                                            Si8440/41/42/45
7. Land Pattern: 16-Pin Wide-Body SOIC
Figure 17 illustrates the recommended land pattern details for the Si844x in a 16-pin wide-body SOIC. Table 17
lists the values for the dimensions shown in the illustration.
              N ot
            fo R
              r N ec
                   e w om
                      D e m       Figure 17. 16-Pin SOIC Land Pattern
                     Table 17. 16-Pin Wide Body SOIC Land Pattern Dimensions
                       e s nd
                  Dimension                           Feature                           (mm)
                      C1
                       E  ig e                  Pad Column Spacing
                                                   Pad Row Pitch
                                                                                        9.40
                                                                                        1.27
                      X1
                      Y1
                            ns d                     Pad Width
                                                     Pad Length
                                                                                        0.60
                                                                                        1.90
               Notes:
                  1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN
                      for Density Level B (Median Land Protrusion).
                  2. All feature sizes shown are at Maximum Material Condition (MMC) and a card
                      fabrication tolerance of 0.05 mm is assumed.
                                                   Rev. 1.7                                                29


Si8440/41/42/45
8. Package Outline: 16-Pin Narrow Body SOIC
Figure 18 illustrates the package details for the Si844x in a 16-pin narrow-body SOIC (SO-16). Table 18 lists the
values for the dimensions shown in the illustration.
               N ot
             fo R
               r N ec
                    e w om
                       D e m
                        e s nd
                  Figure 18. 16-pin Small Outline Integrated Circuit (SOIC) Package
                           ig e  Table 18. Package Diagram Dimensions
                             ns d
                          Dimension
                               A
                               A1
                                                        Min
                                                         —
                                                        0.10
                                                                                Max
                                                                                1.75
                                                                                0.25
                               A2                       1.25                     —
                               b                        0.31                    0.51
                                c                       0.17                    0.25
                               D                                 9.90 BSC
                               E                                 6.00 BSC
                               E1                                3.90 BSC
                               e                                 1.27 BSC
                               L                        0.40                    1.27
                               L2                                0.25 BSC
30                                                  Rev. 1.7


                                                              Si8440/41/42/45
       Table 18. Package Diagram Dimensions (Continued)
        Dimension                       Min                      Max
              h                         0.25                     0.50
              θ                          0°                       8°
            aaa                                     0.10
            bbb                                     0.20
             ccc                                    0.10
            ddd                                     0.25
  N
 Notes:
    1. All dimensions shown are in millimeters (mm) unless otherwise noted.
    ot
    2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
    3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation
        AC.
fo R4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020
        specification for Small Body Components.
  r N ec
       e w om
          D e m
           e s nd
              ig e
                ns d
                                    Rev. 1.7                                      31


Si8440/41/42/45
9. Land Pattern: 16-Pin Narrow Body SOIC
Figure 19 illustrates the recommended land pattern details for the Si844x in a 16-pin narrow-body SOIC. Table 19
lists the values for the dimensions shown in the illustration.
               N ot
             fo R
               r N ec
                    e w om
                       D e m
                        Figure 19. 16-Pin Narrow Body SOIC PCB Land Pattern
                        e s nd
                    Table 19. 16-Pin Narrow Body SOIC Land Pattern Dimensions
                  Dimension
                           ig e                        Feature                          (mm)
                       C1
                       E
                       X1
                             ns d               Pad Column Spacing
                                                   Pad Row Pitch
                                                      Pad Width
                                                                                         5.40
                                                                                         1.27
                                                                                         0.60
                       Y1                            Pad Length                          1.55
               Notes:
                  1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N
                      for Density Level B (Median Land Protrusion).
                  2. All feature sizes shown are at Maximum Material Condition (MMC) and a card
                      fabrication tolerance of 0.05 mm is assumed.
32                                                  Rev. 1.7


                                                                             Si8440/41/42/45
10. Top Marking: 16-Pin Wide Body SOIC
10.1. 16-Pin Wide Body SOIC Top Marking
                                               Si84XYSV
                                            YYWWTTTTTT
                                                 e3  TW
Line 1 Marking:
               N
10.2. Top Marking Explanation
                 ot     Base Part Number             Si84 = Isolator product series
                        Ordering Options             XY = Channel Configuration
             fo R       (See Ordering Guide for more
                                                            X = # of data channels (4, 3, 2, 1)
                                                            Y = # of reverse channels (2, 1, 0)*
               r N ec   information).                S = Speed Grade
                                                            A = 1 Mbps; B = 150 Mbps
                                                     V = Insulation rating
                    e w om
                                                            A = 1 kV; B = 2.5 kV
Line 2 Marking:         YY = Year                      Assigned by Assembly House. Corresponds to the year
                        WW = Workweek                  and workweek of the mold date.
Line 3 Marking:
                       D e m
                        TTTTTT = Mfg Code
                        Circle = 1.5 mm Diameter
                        (Center-Justified)
                                                       Manufacturing Code from Assembly House
                                                       “e3” Pb-Free Symbol
                        e s nd
                        Country of Origin ISO Code
                        Abbreviation
                                                       TW = Taiwan
                           ig e
*Note: Si8445 has 0 reverse channels.
                             ns d
                                                     Rev. 1.7                                                33


Si8440/41/42/45
11. Top Marking: 16-Pin Narrow Body SOIC
11.1. 16-Pin Narrow Body SOIC Top Marking
                                                    Si84XYSV
                                            e3   YYWWTTTTTT
11.2. Top Marking Explanation
Line 1 Marking:
               N ot
                         Base Part Number
                         Ordering Options
                                                         Si84 = Isolator product series
                                                         XY = Channel Configuration
                                                                X = # of data channels (4, 3, 2, 1)
                         (See Ordering Guide for more           Y = # of reverse channels (2, 1, 0)*
             fo R        information).                   S = Speed Grade
                                                                A = 1 Mbps; B = 150 Mbps
               r N ec                                    V = Insulation rating
                                                                A = 1 kV; B = 2.5 kV
                    e w om
Line 2 Marking:          Circle = 1.2 mm Diameter        “e3” Pb-Free Symbol
                         YY = Year                       Assigned by the Assembly House. Corresponds to the
                         WW = Work Week                  year and work week of the mold date.
                       D e m
                         TTTTTT = Mfg code
                         Circle = 1.2 mm diameter
                                                         Manufacturing Code from Assembly Purchase Order
                                                         form.
                                                         “e3” Pb-Free Symbol.
                        e s nd
*Note: Si8445 has 0 reverse channels.
                           ig e
                             ns d
34                                                  Rev. 1.7


Si8440/41/42/45
DOCUMENT CHANGE LIST                                             Revision 1.0 to Revision 1.1
                                                                     Updated Tables 3, 4, and 5.
Revision 0.62 to Revision 0.63                                        Updated notes in both tables to reflect output
 Rev 0.63 is the first revision of this document that                  impedance of 85 .
  applies to the new series of ultra low power isolators              Updated rise and fall time specifications.
  featuring pinout and functional compatibility with                  Updated CMTI value.
  previous isolator products.
                                                                 Revision 1.1 to Revision 1.2
 Updated “1. Electrical Specifications”.
                                                                  Updated document throughout to include MSL
 Updated “5. Ordering Guide”.
                                                                   improvements to MSL2A.
 Added “10. Top Marking: 16-Pin Wide Body SOIC”.
                                                                  Updated "5. Ordering Guide" on page 26.
Revision 0.63 to Revision 0.64                                        Updated    Note 1 in ordering guide table to reflect


                   N
     Updated all specs to reflect latest silicon.
                     ot
Revision 0.64 to Revision 0.65
  Updated all specs to reflect latest silicon.
                                                                        improvement and compliance to MSL2A moisture
                                                                        sensitivity level.
                                                                 Revision 1.2 to Revision 1.3
                                                                  Updated " Features" on page 1.
  on page 24.
                 fo R
 Added "3. Errata and Design Migration Guidelines"
                                                                  Moved Tables 1 and 2 to page 3.
                                                                  Updated Tables 6, 7, 8, and 9.
                   r N ec
 Added "11. Top Marking: 16-Pin Narrow Body SOIC"
  on page 34.                                                     Updated Table 12 footnotes.
                                                                  Added Figure 15, “Si84xx Time-Dependent
                        e w om
Revision 0.65 to Revision 1.0                                      Dielectric Breakdown,” on page 23.
 Updated document to reflect availability of Revision
                                                                 Revision 1.3 to Revision 1.4
  D silicon.
                                                                  Updated "2.4.1. Supply Bypass" on page 21.
 Updated Tables 3,4, and 5.

     Updated
     Updated Table 2.
     Updated
                               m
                 all supply currents and channel-channel skew.
                           D e
                 absolute maximum supply voltage.
                                                                  Added Figure 8, “Recommended Bypass
                                                                   Components for the Si84xx Digital Isolator Family,”
                                                                   on page 21.
    Updated Table 7.
     Updated
                            e s nd
                 clearance and creepage dimensions.
                                                                  Updated "3.2. Power Supply Bypass Capacitors
                                                                   (Revision C and Revision D)" on page 24.
    Updated Table 12.
     Updated   Note 7.
                               ig e                              Revision 1.4 to Revision 1.5
                                                                     Updated "5. Ordering Guide" on page 26 to include


     Updated Table 13.
     Updated   Note 3.
                                 ns d
  Updated "3. Errata and Design Migration Guidelines"
  on page 24.
                                                                      MSL2A.
                                                                 Revision 1.5 to Revision 1.6
                                                                     Updated "5. Ordering Guide" on page 26 to include
 Updated "5. Ordering Guide" on page 26.                             new title note and “ Alternative Part Number (APN)”
                                                                      column.
                                                                 Revision 1.6 to Revision 1.7
                                                                     Deleted references to MSL ratings throughout
                                                                      document to eliminate redundancy and maintain
                                                                      compliance with corporate data sheet format
                                                                      requirements. The MSL ratings are specified in the
                                                                      Qualification Report for the product.
35                                                         Rev. 1.7


      Smart.
      Connected.
      Energy-Friendly.
                           Products                                                          Quality                                          Support and Community
                    www.silabs.com/products                                          www.silabs.com/quality                                        community.silabs.com
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes
without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included
information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted
hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of
Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant
personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass
destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®,
EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered
trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other
products or brand names mentioned herein are trademarks of their respective holders.
                                                        Silicon Laboratories Inc.
                                                        400 West Cesar Chavez
                                                        Austin, TX 78701
                                                        USA
                                                        http://www.silabs.com


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Silicon Laboratories:
 SI8440AA-D-IS1R SI8440AB-D-IS1R SI8440AB-D-ISR SI8440BA-D-IS1R SI8440BB-D-IS1R SI8441AA-D-IS1R
SI8441AB-D-IS1R SI8441AB-D-ISR SI8441BA-D-IS1R SI8441BB-D-IS1R SI8442AA-D-IS1R SI8442AB-D-IS1R
SI8442AB-D-ISR SI8442BA-D-IS1R SI8442BB-D-IS1R SI8445BA-D-IS1R SI8445BB-D-IS1R SI8440BB-C-ISR
SI8440BB-D-ISR SI8441BB-C-ISR SI8441BB-D-ISR SI8442BB-C-ISR SI8442BB-D-ISR SI8445BB-C-ISR
SI8445BB-D-ISR SI8440AA-D-IS1 SI8440AB-C-ISR SI8440BA-C-IS1R SI8441AA-D-IS1 SI8440BB-C-IS SI8441BB-
D-IS SI8442BB-D-IS1 SI8440BA-D-IS1 SI8440BB-C-IS1R SI8441BB-C-IS1R SI8445BA-D-IS1 SI8440BB-D-IS
SI8441AB-C-IS1R SI8442BA-D-IUR SI8442BB-D-IS SI8441BA-C-IS1R SI8442AB-D-IS1 SI8445BB-D-IS1
SI8441AB-C-ISR SI8441BA-D-IS1 SI8442BA-D-IS1 SI8442AB-C-ISR SI8441AB-C-IS SI8440AB-C-IS1R SI8440AB-
C-IS SI8445BB-C-IS SI8442BA-C-IS1R SI8442AB-C-IS1R SI8441BB-D-IS1 SI8442AA-D-IS1 SI8445BB-D-IS
SI8442AB-D-IS SI8442BB-C-IS SI8442AA-C-IS1R SI8440AB-D-IS1 SI8442BA-D-IU SI8440AB-D-IS SI8441BB-C-IS
 SI8445BA-C-IS1R SI8441AA-C-IS1R SI8441AB-D-IS1 SI8440AA-C-IS1R SI8441AB-D-IS SI8440BB-D-IS1
SI8442AB-C-IS SI8442BB-C-IS1R SI8440AA-C-IS1 SI8440AB-C-IS1 SI8440BA-C-IS1 SI8440BB-C-IS1 SI8441AA-
C-IS1 SI8441AB-C-IS1 SI8445BA-C-IS1 SI8441BA-C-IS1 SI8441BB-C-IS1 SI8442AA-C-IS1 SI8442AB-C-IS1
SI8442BA-C-IS1 SI8442BB-C-IS1
