DECL|ALTERA_AVALON_JTAG_UART_BUF_LEN|macro|ALTERA_AVALON_JTAG_UART_BUF_LEN
DECL|ALTERA_AVALON_JTAG_UART_DEFAULT_TIMEOUT|macro|ALTERA_AVALON_JTAG_UART_DEFAULT_TIMEOUT
DECL|ALTERA_AVALON_JTAG_UART_IGNORE_FIFO_FULL_ERROR|macro|ALTERA_AVALON_JTAG_UART_IGNORE_FIFO_FULL_ERROR
DECL|ALTERA_AVALON_JTAG_UART_INIT|macro|ALTERA_AVALON_JTAG_UART_INIT
DECL|ALTERA_AVALON_JTAG_UART_INIT|macro|ALTERA_AVALON_JTAG_UART_INIT
DECL|ALTERA_AVALON_JTAG_UART_INSTANCE|macro|ALTERA_AVALON_JTAG_UART_INSTANCE
DECL|ALTERA_AVALON_JTAG_UART_INSTANCE|macro|ALTERA_AVALON_JTAG_UART_INSTANCE
DECL|ALTERA_AVALON_JTAG_UART_SMALL|macro|ALTERA_AVALON_JTAG_UART_SMALL
DECL|ALTERA_AVALON_JTAG_UART_STATE_INIT|macro|ALTERA_AVALON_JTAG_UART_STATE_INIT
DECL|ALTERA_AVALON_JTAG_UART_STATE_INIT|macro|ALTERA_AVALON_JTAG_UART_STATE_INIT
DECL|ALTERA_AVALON_JTAG_UART_STATE_INSTANCE|macro|ALTERA_AVALON_JTAG_UART_STATE_INSTANCE
DECL|ALTERA_AVALON_JTAG_UART_STATE_INSTANCE|macro|ALTERA_AVALON_JTAG_UART_STATE_INSTANCE
DECL|ALT_JTAG_UART_READ_RDY|macro|ALT_JTAG_UART_READ_RDY
DECL|ALT_JTAG_UART_TIMEOUT|macro|ALT_JTAG_UART_TIMEOUT
DECL|ALT_JTAG_UART_WRITE_RDY|macro|ALT_JTAG_UART_WRITE_RDY
DECL|__ALT_AVALON_JTAG_UART_H__|macro|__ALT_AVALON_JTAG_UART_H__
DECL|alarm|member|alt_alarm alarm;
DECL|altera_avalon_jtag_uart_state_s|struct|typedef struct altera_avalon_jtag_uart_state_s
DECL|altera_avalon_jtag_uart_state|typedef|} altera_avalon_jtag_uart_state;
DECL|base|member|unsigned int base;
DECL|host_inactive|member|unsigned int host_inactive;
DECL|irq_enable|member|unsigned int irq_enable;
DECL|rx_buf|member|char rx_buf[ALTERA_AVALON_JTAG_UART_BUF_LEN];
DECL|rx_out|member|unsigned int rx_out;
DECL|timeout|member|unsigned int timeout; /* Timeout until host is assumed inactive */
DECL|tx_buf|member|char tx_buf[ALTERA_AVALON_JTAG_UART_BUF_LEN];
DECL|tx_in|member|unsigned int tx_in;
DECL|tx_out|member|volatile unsigned int tx_out;
