[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846995 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846995 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846995 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11335159 heartbeat IPC: 1.178 cumulative IPC: 1.178 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18405521 heartbeat IPC: 1.414 cumulative IPC: 1.285 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26247481 heartbeat IPC: 1.275 cumulative IPC: 1.282 (Simulation time: 00 hr 02 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30824158 cumulative IPC: 1.298 (Simulation time: 00 hr 03 min 29 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30824158 cumulative IPC: 1.298 (Simulation time: 00 hr 03 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.298 instructions: 40000000 cycles: 30824158
CPU 0 Branch Prediction Accuracy: 95.59% MPKI: 9.959 Average ROB Occupancy at Mispredict: 48.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.086
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197786 HIT:     194177 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197786 HIT:     194177 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568598 HIT:     461014 MISS:     107584 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430608 HIT:     343716 MISS:      86892 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35415 HIT:      21790 MISS:      13625 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95497 HIT:      95253 MISS:        244 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        255 MISS:       6823 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.13 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3343828 HIT:    3072058 MISS:     271770 MSHR_MERGE:      72056
cpu0->cpu0_L1I LOAD         ACCESS:    3343828 HIT:    3072058 MISS:     271770 MSHR_MERGE:      72056
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.414 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13237994 HIT:   12818234 MISS:     419760 MSHR_MERGE:     146369
cpu0->cpu0_L1D LOAD         ACCESS:    7345578 HIT:    7047185 MISS:     298393 MSHR_MERGE:      67498
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884673 HIT:    5770400 MISS:     114273 MSHR_MERGE:      78855
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7743 HIT:        649 MISS:       7094 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2956536 HIT:    2911453 MISS:      45083 MSHR_MERGE:      29208
cpu0->cpu0_ITLB LOAD         ACCESS:    2956536 HIT:    2911453 MISS:      45083 MSHR_MERGE:      29208
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.314 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12507305 HIT:   12265409 MISS:     241896 MSHR_MERGE:      59985
cpu0->cpu0_DTLB LOAD         ACCESS:   12507305 HIT:   12265409 MISS:     241896 MSHR_MERGE:      59985
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.852 cycles
cpu0->LLC TOTAL        ACCESS:     135856 HIT:     128524 MISS:       7332 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86892 HIT:      83728 MISS:       3164 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13625 HIT:      10913 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28516 HIT:      28407 MISS:        109 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6823 HIT:       5476 MISS:       1347 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        467
  ROW_BUFFER_MISS:       6756
  AVG DBUS CONGESTED CYCLE: 4.93
Channel 0 WQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:        132
  FULL:          0
Channel 0 REFRESHES ISSUED:       2568
