-- Bibliotecas --
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

-- Interface --
entity CounterLoadUpDown4 is
	port(reset : in std_logic;
		  load : in std_logic;
		  en : in std_logic;
		  clk : in std_logic;
		  upDwn : in std_logic;
		  dataIn : in std_logic_vector(3 downto 0);
		  dataOut : out std_logic_vector(3 downto 0));
end CounterLoadUpDown4;

-- Implementa√ßao --
architecture Behavioral of CounterLoadUpDown4 is
	signal s_count : unsigned(3 downto 0);
begin

	process( clk, upDwn)
	begin
	
		if( rising_edge(clk) ) then
			if( en = '1' ) then
				if( reset = '1' ) then
					s_count <= ( others => '0' );
				elsif( load = '1' ) then
					s_count <= unsigned(dataIn);
				end if;
			elsif( upDwn='0' ) then
				s_count <= s_count - 1;
			elsif( upDwn='1' ) then
				s_count <= s_count + 1;
			end if;
		end if;
		
	end process;
	
	dataOut <= std_logic_vector(s_count);
	
end Behavioral;