

================================================================
== Vivado HLS Report for 'separate_complex_up'
================================================================
* Date:           Thu Jul 28 17:41:20 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       unrolled
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.124|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   54|   54|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- separation  |   52|   52|         1|          1|          1|    52|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     43|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     39|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       9|     82|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln261_fu_145_p2  |     +    |      0|  0|  15|           6|           7|
    |i_fu_102_p2          |     +    |      0|  0|  15|           6|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln257_fu_96_p2  |   icmp   |      0|  0|  11|           6|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  43|          19|          14|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |LS_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm              |  21|          4|    1|          4|
    |i_0_reg_85             |   9|          2|    6|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  39|          8|    8|         18|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  3|   0|    3|          0|
    |i_0_reg_85  |  6|   0|    6|          0|
    +------------+---+----+-----+-----------+
    |Total       |  9|   0|    9|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------+-----+-----+------------+---------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | separate_complex_up | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | separate_complex_up | return value |
|ap_start          |  in |    1| ap_ctrl_hs | separate_complex_up | return value |
|ap_done           | out |    1| ap_ctrl_hs | separate_complex_up | return value |
|ap_idle           | out |    1| ap_ctrl_hs | separate_complex_up | return value |
|ap_ready          | out |    1| ap_ctrl_hs | separate_complex_up | return value |
|LS_stream_TDATA   |  in |   64|    axis    |   LS_stream_V_data  |    pointer   |
|LS_stream_TVALID  |  in |    1|    axis    |   LS_stream_V_data  |    pointer   |
|LS_stream_TREADY  | out |    1|    axis    |  LS_stream_V_last_V |    pointer   |
|LS_stream_TLAST   |  in |    1|    axis    |  LS_stream_V_last_V |    pointer   |
|sep_address0      | out |    7|  ap_memory |         sep         |     array    |
|sep_ce0           | out |    1|  ap_memory |         sep         |     array    |
|sep_we0           | out |    1|  ap_memory |         sep         |     array    |
|sep_d0            | out |   32|  ap_memory |         sep         |     array    |
|sep_address1      | out |    7|  ap_memory |         sep         |     array    |
|sep_ce1           | out |    1|  ap_memory |         sep         |     array    |
|sep_we1           | out |    1|  ap_memory |         sep         |     array    |
|sep_d1            | out |   32|  ap_memory |         sep         |     array    |
+------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [5 x i8]* @p_str10, i32 0, i32 0, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:257]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %separation ]"   --->   Operation 6 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.42ns)   --->   "%icmp_ln257 = icmp eq i6 %i_0, -12" [dnn/dnn.cpp:257]   --->   Operation 7 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [dnn/dnn.cpp:257]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln257, label %2, label %separation" [dnn/dnn.cpp:257]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i6 %i_0 to i7" [dnn/dnn.cpp:257]   --->   Operation 11 'zext' 'zext_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dnn/dnn.cpp:257]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)" [dnn/dnn.cpp:257]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:258]   --->   Operation 14 'specpipeline' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_11 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V)" [dnn/dnn.cpp:259]   --->   Operation 15 'read' 'empty_11' <Predicate = (!icmp_ln257)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%LS_stream_V_data_val = extractvalue { i64, i1 } %empty_11, 0" [dnn/dnn.cpp:259]   --->   Operation 16 'extractvalue' 'LS_stream_V_data_val' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i64 %LS_stream_V_data_val to i32" [dnn/dnn.h:13->dnn/dnn.cpp:259]   --->   Operation 17 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i32 %trunc_ln13 to float" [dnn/dnn.h:13->dnn/dnn.cpp:259]   --->   Operation 18 'bitcast' 'bitcast_ln13' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_M_imag_loa = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %LS_stream_V_data_val, i32 32, i32 63)" [dnn/dnn.h:13->dnn/dnn.cpp:259]   --->   Operation 19 'partselect' 'tmp_data_M_imag_loa' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i32 %tmp_data_M_imag_loa to float" [dnn/dnn.h:13->dnn/dnn.cpp:259]   --->   Operation 20 'bitcast' 'bitcast_ln13_1' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i6 %i_0 to i64" [dnn/dnn.cpp:260]   --->   Operation 21 'zext' 'zext_ln260' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sep_addr = getelementptr [104 x float]* %sep, i64 0, i64 %zext_ln260" [dnn/dnn.cpp:260]   --->   Operation 22 'getelementptr' 'sep_addr' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.25ns)   --->   "store float %bitcast_ln13, float* %sep_addr, align 4" [dnn/dnn.cpp:260]   --->   Operation 23 'store' <Predicate = (!icmp_ln257)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln261 = add i7 52, %zext_ln257" [dnn/dnn.cpp:261]   --->   Operation 24 'add' 'add_ln261' <Predicate = (!icmp_ln257)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i7 %add_ln261 to i64" [dnn/dnn.cpp:261]   --->   Operation 25 'zext' 'zext_ln261' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sep_addr_1 = getelementptr [104 x float]* %sep, i64 0, i64 %zext_ln261" [dnn/dnn.cpp:261]   --->   Operation 26 'getelementptr' 'sep_addr_1' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.25ns)   --->   "store float %bitcast_ln13_1, float* %sep_addr_1, align 4" [dnn/dnn.cpp:261]   --->   Operation 27 'store' <Predicate = (!icmp_ln257)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp)" [dnn/dnn.cpp:262]   --->   Operation 28 'specregionend' 'empty_12' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:257]   --->   Operation 29 'br' <Predicate = (!icmp_ln257)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:264]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ LS_stream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ LS_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000]
br_ln257             (br               ) [ 0110]
i_0                  (phi              ) [ 0010]
icmp_ln257           (icmp             ) [ 0010]
empty                (speclooptripcount) [ 0000]
i                    (add              ) [ 0110]
br_ln257             (br               ) [ 0000]
zext_ln257           (zext             ) [ 0000]
specloopname_ln257   (specloopname     ) [ 0000]
tmp                  (specregionbegin  ) [ 0000]
specpipeline_ln258   (specpipeline     ) [ 0000]
empty_11             (read             ) [ 0000]
LS_stream_V_data_val (extractvalue     ) [ 0000]
trunc_ln13           (trunc            ) [ 0000]
bitcast_ln13         (bitcast          ) [ 0000]
tmp_data_M_imag_loa  (partselect       ) [ 0000]
bitcast_ln13_1       (bitcast          ) [ 0000]
zext_ln260           (zext             ) [ 0000]
sep_addr             (getelementptr    ) [ 0000]
store_ln260          (store            ) [ 0000]
add_ln261            (add              ) [ 0000]
zext_ln261           (zext             ) [ 0000]
sep_addr_1           (getelementptr    ) [ 0000]
store_ln261          (store            ) [ 0000]
empty_12             (specregionend    ) [ 0000]
br_ln257             (br               ) [ 0110]
ret_ln264            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="LS_stream_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LS_stream_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LS_stream_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LS_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sep">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sep"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="empty_11_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="65" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sep_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sep_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="7" slack="0"/>
<pin id="81" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="83" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/2 store_ln261/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="sep_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sep_addr_1/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="1"/>
<pin id="87" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_0_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln257_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln257_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="LS_stream_V_data_val_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="65" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="LS_stream_V_data_val/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln13_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bitcast_ln13_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_data_M_imag_loa_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="0" index="3" bw="7" slack="0"/>
<pin id="130" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_M_imag_loa/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="bitcast_ln13_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln260_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln261_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln261/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln261_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="73" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="89" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="89" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="89" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="52" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="112" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="138"><net_src comp="125" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="67" pin=4"/></net>

<net id="143"><net_src comp="89" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="108" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="162"><net_src comp="102" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="89" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: LS_stream_V_data | {}
	Port: LS_stream_V_last_V | {}
	Port: sep | {2 }
 - Input state : 
	Port: separate_complex_up : LS_stream_V_data | {2 }
	Port: separate_complex_up : LS_stream_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln257 : 1
		i : 1
		br_ln257 : 2
		zext_ln257 : 1
		trunc_ln13 : 1
		bitcast_ln13 : 2
		tmp_data_M_imag_loa : 1
		bitcast_ln13_1 : 2
		zext_ln260 : 1
		sep_addr : 2
		store_ln260 : 3
		add_ln261 : 2
		zext_ln261 : 3
		sep_addr_1 : 4
		store_ln261 : 5
		empty_12 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_102          |    0    |    15   |
|          |       add_ln261_fu_145      |    0    |    15   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln257_fu_96      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   read   |     empty_11_read_fu_52     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln257_fu_108      |    0    |    0    |
|   zext   |      zext_ln260_fu_140      |    0    |    0    |
|          |      zext_ln261_fu_151      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue| LS_stream_V_data_val_fu_112 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln13_fu_116      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|  tmp_data_M_imag_loa_fu_125 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    41   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_0_reg_85|    6   |
| i_reg_159|    6   |
+----------+--------+
|   Total  |   12   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   41   |
+-----------+--------+--------+
