<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>Carrier Transport in Advanced Silicon Carbide (SiC) Devices</AwardTitle>
    <AwardEffectiveDate>07/15/2002</AwardEffectiveDate>
    <AwardExpirationDate>06/30/2005</AwardExpirationDate>
    <AwardAmount>240000</AwardAmount>
    <AwardInstrument>
      <Value>Continuing grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>07010000</Code>
      <Directorate>
        <LongName>Directorate For Engineering</LongName>
      </Directorate>
      <Division>
        <LongName>Div Of Electrical, Commun &amp; Cyber Sys</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Lawrence S. Goldberg</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>0207093&lt;br/&gt;White&lt;br/&gt;&lt;br/&gt;This research program addresses the study of carrier transport in advanced silicon carbide (SiC) devices. The research focuses on the modeling, fabrication and electrical characterization of advanced SiC devices, including n and p-channel MOSFETs, and novel surface and buried-channel DIMOS and IGBT devices with particular emphasis on their utilization for power switching applications. The research emphasizes the development of a low temperature fabrication sequence to reduce the detrimental effects of 'step bunching', while simultaneously achieving the required activation of the implanted species. A goal of the research is to increase carrier inversion and accumulation-layer mobility through a combination of low temperature processing with an optimized gate dielectric. The research focuses on the physical modeling of carrier mobility where electrons move in localized states at the SiC-SiO2 interface and are thermally activated into extended states in the conduction band. A combination of thermal activation, surface roughness and point Coulomb scattering all play a role in limiting the carrier mobility and hence the specific ON resistance of SiC power MOSFETs. The study of both electron and hole transport is important in planar SiC integrated circuit technology, particularly for 'smart' power applications. The research employs novel test structures, fabrication techniques and instrumentation to study the influence of surface and bulk traps on carrier transport in inversion and layers over an extended temperature range, while contributing to the advancement of SiC devices, particularly power semiconductor devices.</AbstractNarration>
    <MinAmdLetterDate>07/22/2002</MinAmdLetterDate>
    <MaxAmdLetterDate>08/05/2004</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0207093</AwardID>
    <Investigator>
      <FirstName>Marvin</FirstName>
      <LastName>White</LastName>
      <EmailAddress>white@ece.osu.edu</EmailAddress>
      <StartDate>07/22/2002</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>Lehigh University</Name>
      <CityName>Bethlehem</CityName>
      <ZipCode>180153005</ZipCode>
      <PhoneNumber>6107583021</PhoneNumber>
      <StreetAddress>Alumni Building 27</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>Pennsylvania</StateName>
      <StateCode>PA</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0206000</Code>
      <Name>Telecommunications</Name>
    </FoaInformation>
    <ProgramElement>
      <Code>1517</Code>
      <Text>ELECT, PHOTONICS, &amp; MAG DEVICE</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>0000</Code>
      <Text>UNASSIGNED</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>OTHR</Code>
      <Text>OTHER RESEARCH OR EDUCATION</Text>
    </ProgramReference>
  </Award>
</rootTag>
