/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  reg [20:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_26z;
  wire [32:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [29:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_17z;
  reg [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = !(celloutsig_1_8z ? celloutsig_1_10z[2] : celloutsig_1_7z[2]);
  assign celloutsig_1_1z = in_data[174] | in_data[99];
  assign celloutsig_0_18z = celloutsig_0_7z[29] | celloutsig_0_16z;
  assign celloutsig_1_19z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_0_16z = ~(celloutsig_0_2z ^ celloutsig_0_13z[3]);
  assign celloutsig_1_0z = ~(in_data[129] ^ in_data[175]);
  assign celloutsig_0_7z = { celloutsig_0_4z[11:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z } + { in_data[31:3], celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_15z, celloutsig_0_19z } / { 1'h1, celloutsig_0_14z };
  assign celloutsig_1_7z = { celloutsig_1_3z[3:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_8z = celloutsig_0_0z[6:4] / { 1'h1, celloutsig_0_4z[10:9] };
  assign celloutsig_0_13z = { celloutsig_0_9z[4:1], celloutsig_0_5z } / { 1'h1, celloutsig_0_9z[5:3], celloutsig_0_10z };
  assign celloutsig_0_1z = { celloutsig_0_0z[5:1], celloutsig_0_0z } / { 1'h1, in_data[39:27] };
  assign celloutsig_0_19z = { celloutsig_0_4z[6:0], celloutsig_0_16z } / { 1'h1, celloutsig_0_0z[7:1] };
  assign celloutsig_1_2z = { in_data[177:173], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } >= in_data[116:109];
  assign celloutsig_1_4z = { celloutsig_1_3z[4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >= { celloutsig_1_3z[5:4], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[50:44], celloutsig_0_9z } >= { celloutsig_0_4z[14:8], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_11z[9:6], celloutsig_0_10z, celloutsig_0_13z } >= celloutsig_0_12z[20:11];
  assign celloutsig_1_6z = { in_data[171:166], celloutsig_1_2z, celloutsig_1_5z } % { 1'h1, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_27z = { celloutsig_0_12z[19:16], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_26z } % { 1'h1, celloutsig_0_4z[7:6], celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z } * { celloutsig_0_1z[2], celloutsig_0_1z };
  assign celloutsig_0_11z = celloutsig_0_4z[11:1] * celloutsig_0_4z[14:4];
  assign celloutsig_0_14z = celloutsig_0_12z[15:8] * { celloutsig_0_7z[10:4], celloutsig_0_3z };
  assign celloutsig_0_6z = | { in_data[58:26], celloutsig_0_5z };
  assign celloutsig_0_5z = | { celloutsig_0_3z, in_data[35:25] };
  assign celloutsig_1_3z = { in_data[183:179], celloutsig_1_2z } <<< in_data[149:144];
  assign celloutsig_0_9z = celloutsig_0_7z[24:18] <<< celloutsig_0_1z[11:5];
  assign celloutsig_0_28z = celloutsig_0_27z[20:18] <<< { celloutsig_0_4z[8:7], celloutsig_0_18z };
  assign celloutsig_1_10z = celloutsig_1_6z[3:0] ^ in_data[137:134];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_0z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_0z = in_data[11:3];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_18z = { celloutsig_1_6z[7:1], celloutsig_1_0z, celloutsig_1_17z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_12z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_1z[10:0], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_5z = ~((in_data[108] & celloutsig_1_4z) | (celloutsig_1_0z & celloutsig_1_2z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_4z) | (celloutsig_1_7z[4] & in_data[103]));
  assign celloutsig_0_3z = ~((in_data[38] & celloutsig_0_1z[9]) | (celloutsig_0_2z & in_data[95]));
  assign celloutsig_0_2z = ~((in_data[52] & celloutsig_0_1z[8]) | (celloutsig_0_1z[3] & in_data[66]));
  assign { out_data[136:128], out_data[96], out_data[63:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z[32:1], celloutsig_0_28z };
endmodule
