---
layout: page
title: Publications
---

[Google Scholar](http://scholar.google.com.br/citations?user=ToWKC8gAAAAJ&hl=en) \| [Currículo Lattes (Portuguese)](http://lattes.cnpq.br/8653611969517458)

# 2015

* &thinsp;<u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux. **“Locality vs. Balance: Exploring Data Mapping Policies on NUMA Systems.”** Euromicro International Conference on Parallel, Distributed, and Network­Based Processing (PDP), March 2015.
* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Laércio L. Pilla, Philippe O. A. Navaux. **“An Efficient Algorithm for Communication­-Based Task Mapping.”** Euromicro International Conference on Parallel, Distributed, and Network­Based Processing (PDP), March 2015.

# 2014

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Marco A. Z. Alves, Laércio L. Pilla, Philippe O. A. Navaux. **"Optimizing Memory Locality Using a Locality-Aware Page Table."** International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), October 2014. [[pdf](../files/2014-SBAC-LAPT.pdf)]

* Francis B. Moreira, Marco A. Z. Alves, <u>Matthias Diener</u>, Philippe O. A. Navaux, Israel Koren. **"Profiling and Reducing Micro-Architecture Bottlenecks at the Hardware Level."** International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), October 2014. [[pdf](../files/2014-SBAC-BLAP.pdf)]

* **kMAF**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiß. **“kMAF: Automatic Kernel-Level Management of Thread and Data Affinity.”** International Conference on Parallel Architectures and Compilation Techniques (PACT), August 2014.
[[pdf](../files/2014-PACT-kMAF.pdf)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Marco A. Z. Alves, Philippe O. A. Navaux. **“Dynamic thread mapping of shared memory applications by exploiting cache coherence protocols.”** Journal of Parallel and Distributed Computing (JPDC), March 2014. [[pdf](../files/2014-JPDC-CohMap.pdf)]

# 2013

* Marco A. Z. Alves, Carlos Villavieja, <u>Matthias Diener</u>, Philippe O. A. Navaux. **“Energy Efficient Last Level Caches via Last Read/Write Prediction.”** International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), October 2013. [[pdf](../files/2014-SBAC-DEWP.pdf)]

* **SPCD**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux. **“Communication-Based Mapping using Shared Pages.”** International Parallel & Distributed Processing Symposium (IPDPS), May 2013. [[pdf](../files/2013-IPDPS-SPCD.pdf), [ppt](../files/2013-IPDPS-SPCD-presentation.pdf)]

* Anselm Busse, Jan H. Schönherr, <u>Matthias Diener</u>, Gero Mühl, Jan Richling. **“Holistic Process Scheduling: Resource Interdependencies in Multi-Core Architectures.”** ACM Symposium on Applied Computing (SAC), March 2013. [[pdf](../files/2013-SAC-Quadbench.pdf)]

# 2012

* Eduardo Roloff, <u>Matthias Diener</u>, Alexandre Carissimi, Philippe O. A. Navaux. **“High Performance Computing in the Cloud: Deployment, Performance and Cost Efficiency.”** International Conference on Cloud Computing Technology and Science (CloudCom), November 2012. [[pdf](../files/2012-CloudCom-CloudMPI.pdf)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Philippe O. A. Navaux. **“Using the Translation Lookaside Buffer to Map Threads in Parallel Applications Based on Shared Memory.”** International Parallel & Distributed Processing Symposium (IPDPS), May 2012. [[pdf](../files/2012-IPDPS-TLB.pdf)]

* Eduardo Roloff, Francis Birck, <u>Matthias Diener</u>, Alexandre Carissimi, Philippe O. A. Navaux. **“Evaluating High Performance Computing on the Windows Azure Platform.”** International Conference on Cloud Computing (CLOUD), May 2012. [[pdf](../files/2012-CLOUD-Azure.pdf)]

# 2011

* Rodrigo V. Kassick, Francieli Z. Boito, <u>Matthias Diener</u>, et al. **“Trace-based Visualization as a Tool to Understand Applications’ I/O Performance in Multi-Core Machines.”** Workshop on Architecture and Multi-Core Applications (WAMCA), October 2011. [[pdf](../files/2011-WAMCA-OLAM.pdf)]

# 2010

* &thinsp;<u>Matthias Diener</u>, Felipe L. Madruga, Eduardo R. Rodrigues, et al. **“Evaluating Thread Placement Based on Memory Access Patterns for Multi-core Processors.”** International Conference on High Performance Computing and Communications (HPCC), September 2010. [[pdf](../files/2010-HPCC-SimpleMap.pdf)]
