\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{Generic board support}{\pageref{group__group__common__boards}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SAM D20 Xplained Pro board}{\pageref{group__samd20__xplained__pro__group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Features}{\pageref{group__samd20__xplained__pro__features__group}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Debug Print Service for Free\+RTOS}{\pageref{group__asfdoc__common__freertos__dbg__print__group}}{}
\item \contentsline{section}{Global interrupt management}{\pageref{group__interrupt__group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Deprecated interrupt definitions}{\pageref{group__interrupt__deprecated__group}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Atmel part identification macros}{\pageref{group__part__macros__group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{AVR UC3 parts}{\pageref{group__uc3__part__macros__group}}{}
\item \contentsline{section}{AVR XMEGA parts}{\pageref{group__xmega__part__macros__group}}{}
\item \contentsline{section}{mega\+AVR parts}{\pageref{group__mega__part__macros__group}}{}
\item \contentsline{section}{SAM parts}{\pageref{group__sam__part__macros__group}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Busy-\/\+Wait Delay Routines}{\pageref{group__group__common__services__delay}}{}
\item \contentsline{section}{SAM Analog-\/to-\/\+Digital Converter (ADC) Driver}{\pageref{group__asfdoc__sam0__adc__group}}{}
\item \contentsline{section}{SAM Port (PORT) Driver}{\pageref{group__asfdoc__sam0__port__group}}{}
\item \contentsline{section}{SAM RTC Count (RTC COUNT) Driver}{\pageref{group__asfdoc__sam0__rtc__count__group}}{}
\item \contentsline{section}{SAM Serial USART (SERCOM USART) Driver}{\pageref{group__asfdoc__sam0__sercom__usart__group}}{}
\item \contentsline{section}{SAM System Clock Management Driver (SYSTEM CLOCK)}{\pageref{group__asfdoc__sam0__system__clock__group}}{}
\item \contentsline{section}{SAM System Interrupt (SYSTEM INTERRUPT) Driver}{\pageref{group__asfdoc__sam0__system__interrupt__group}}{}
\item \contentsline{section}{SAM System Pin Multiplexer (SYSTEM PINMUX) Driver}{\pageref{group__asfdoc__sam0__system__pinmux__group}}{}
\item \contentsline{section}{SAM System (SYSTEM) Driver}{\pageref{group__asfdoc__sam0__system__group}}{}
\item \contentsline{section}{SAM Timer/\+Counter (TC) Driver}{\pageref{group__asfdoc__sam0__tc__group}}{}
\item \contentsline{section}{SAM Watchdog (WDT) Driver}{\pageref{group__asfdoc__sam0__wdt__group}}{}
\item \contentsline{section}{SAMD20 Device Definitions}{\pageref{group___s_a_m_d20__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SAMD20\+E14 definitions}{\pageref{group___s_a_m_d20_e14__definitions}}{}
\item \contentsline{section}{SAMD20\+E14B definitions}{\pageref{group___s_a_m_d20_e14_b__definitions}}{}
\item \contentsline{section}{SAMD20\+E15 definitions}{\pageref{group___s_a_m_d20_e15__definitions}}{}
\item \contentsline{section}{SAMD20\+E15B definitions}{\pageref{group___s_a_m_d20_e15_b__definitions}}{}
\item \contentsline{section}{SAMD20\+E16 definitions}{\pageref{group___s_a_m_d20_e16__definitions}}{}
\item \contentsline{section}{SAMD20\+E16B definitions}{\pageref{group___s_a_m_d20_e16_b__definitions}}{}
\item \contentsline{section}{SAMD20\+E17 definitions}{\pageref{group___s_a_m_d20_e17__definitions}}{}
\item \contentsline{section}{SAMD20\+E18 definitions}{\pageref{group___s_a_m_d20_e18__definitions}}{}
\item \contentsline{section}{SAMD20\+G14 definitions}{\pageref{group___s_a_m_d20_g14__definitions}}{}
\item \contentsline{section}{SAMD20\+G14B definitions}{\pageref{group___s_a_m_d20_g14_b__definitions}}{}
\item \contentsline{section}{SAMD20\+G15 definitions}{\pageref{group___s_a_m_d20_g15__definitions}}{}
\item \contentsline{section}{SAMD20\+G15B definitions}{\pageref{group___s_a_m_d20_g15_b__definitions}}{}
\item \contentsline{section}{SAMD20\+G16 definitions}{\pageref{group___s_a_m_d20_g16__definitions}}{}
\item \contentsline{section}{SAMD20\+G16B definitions}{\pageref{group___s_a_m_d20_g16_b__definitions}}{}
\item \contentsline{section}{SAMD20\+G17 definitions}{\pageref{group___s_a_m_d20_g17__definitions}}{}
\item \contentsline{section}{SAMD20\+G17U definitions}{\pageref{group___s_a_m_d20_g17_u__definitions}}{}
\item \contentsline{section}{SAMD20\+G18 definitions}{\pageref{group___s_a_m_d20_g18__definitions}}{}
\item \contentsline{section}{SAMD20\+G18U definitions}{\pageref{group___s_a_m_d20_g18_u__definitions}}{}
\item \contentsline{section}{SAMD20\+J14 definitions}{\pageref{group___s_a_m_d20_j14__definitions}}{}
\item \contentsline{section}{SAMD20\+J14B definitions}{\pageref{group___s_a_m_d20_j14_b__definitions}}{}
\item \contentsline{section}{SAMD20\+J15 definitions}{\pageref{group___s_a_m_d20_j15__definitions}}{}
\item \contentsline{section}{SAMD20\+J15B definitions}{\pageref{group___s_a_m_d20_j15_b__definitions}}{}
\item \contentsline{section}{SAMD20\+J16 definitions}{\pageref{group___s_a_m_d20_j16__definitions}}{}
\item \contentsline{section}{SAMD20\+J16B definitions}{\pageref{group___s_a_m_d20_j16_b__definitions}}{}
\item \contentsline{section}{SAMD20\+J17 definitions}{\pageref{group___s_a_m_d20_j17__definitions}}{}
\item \contentsline{section}{SAMD20\+J18 definitions}{\pageref{group___s_a_m_d20_j18__definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_e14__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_e14__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_e14__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_e14__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_e14__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_e14__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_e14_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_e14_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_e14_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_e14_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_e14_b__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_e14_b__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_e15__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_e15__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_e15__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_e15__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_e15__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_e15__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_e15_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_e15_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_e15_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_e15_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_e15_b__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_e15_b__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_e16__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_e16__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_e16__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_e16__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_e16__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_e16__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_e16_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_e16_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_e16_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_e16_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_e16_b__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_e16_b__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_e17__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_e17__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_e17__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_e17__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_e17__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_e17__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_e18__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_e18__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_e18__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_e18__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_e18__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_e18__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g14__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g14__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g14__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g14__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g14__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g14__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g14_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g14_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g14_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g14_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g14_b__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g14_b__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g15__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g15__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g15__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g15__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g15__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g15__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g15_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g15_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g15_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g15_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g15_b__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g15_b__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g16__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g16__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g16__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g16__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g16__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g16__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g16_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g16_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g16_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g16_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g16_b__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g16_b__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g17__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g17__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g17__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g17__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g17__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g17__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g17_u__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g17_u__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g17_u__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g17_u__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g17_u__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g17_u__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g18__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g18__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g18__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g18__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g18__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g18__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_g18_u__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_g18_u__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_g18_u__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_g18_u__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_g18_u__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_g18_u__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_j14__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_j14__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_j14__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_j14__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_j14__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_j14__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_j14_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_j14_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_j14_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_j14_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_j14_b__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_j14_b__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_j15__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_j15__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_j15__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_j15__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_j15__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_j15__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_j15_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_j15_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_j15_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_j15_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_j15_b__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_j15_b__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_j16__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_j16__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_j16__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_j16__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_j16__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_j16__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_j16_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_j16_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_j16_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_j16_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_j16_b__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_j16_b__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_j17__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_j17__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_j17__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_j17__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_j17__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_j17__port}}{}
\item \contentsline{section}{CMSIS Definitions}{\pageref{group___s_a_m_d20_j18__cmsis}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group___s_a_m_d20_j18__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d20_j18__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d20_j18__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d20_j18__base}}{}
\item \contentsline{section}{PORT Definitions}{\pageref{group___s_a_m_d20_j18__port}}{}
\item \contentsline{section}{Compiler abstraction layer and code utilities}{\pageref{group__group__sam0__utils}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Preprocessor -\/ Macro Recursion}{\pageref{group__group__sam0__utils__mrecursion}}{}
\item \contentsline{section}{Preprocessor -\/ Macro Repeat}{\pageref{group__group__sam0__utils__mrepeat}}{}
\item \contentsline{section}{Preprocessor -\/ Stringize}{\pageref{group__group__sam0__utils__stringz}}{}
\item \contentsline{section}{Preprocessor -\/ Token Paste}{\pageref{group__group__sam0__utils__tpaste}}{}
\item \contentsline{section}{Status Codes}{\pageref{group__group__sam0__utils__status__codes}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Basic Math Functions}{\pageref{group__group_math}}{}
\item \contentsline{section}{Fast Math Functions}{\pageref{group__group_fast_math}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Square Root}{\pageref{group___s_q_r_t}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Complex Math Functions}{\pageref{group__group_cmplx_math}}{}
\item \contentsline{section}{Filtering Functions}{\pageref{group__group_filters}}{}
\item \contentsline{section}{Matrix Functions}{\pageref{group__group_matrix}}{}
\item \contentsline{section}{Transform Functions}{\pageref{group__group_transforms}}{}
\item \contentsline{section}{Controller Functions}{\pageref{group__group_controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PID Motor Control}{\pageref{group___p_i_d}}{}
\item \contentsline{section}{Vector Clarke Transform}{\pageref{group__clarke}}{}
\item \contentsline{section}{Vector Inverse Clarke Transform}{\pageref{group__inv__clarke}}{}
\item \contentsline{section}{Vector Park Transform}{\pageref{group__park}}{}
\item \contentsline{section}{Vector Inverse Park transform}{\pageref{group__inv__park}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Statistics Functions}{\pageref{group__group_stats}}{}
\item \contentsline{section}{Support Functions}{\pageref{group__group_support}}{}
\item \contentsline{section}{Interpolation Functions}{\pageref{group__group_interpolation}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Linear Interpolation}{\pageref{group___linear_interpolate}}{}
\item \contentsline{section}{Bilinear Interpolation}{\pageref{group___bilinear_interpolate}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Examples}{\pageref{group__group_examples}}{}
\item \contentsline{section}{CMSIS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (NVIC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (SCB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{x\+Co\+Routine\+Create}{\pageref{group__x_co_routine_create}}{}
\item \contentsline{section}{v\+Co\+Routine\+Schedule}{\pageref{group__v_co_routine_schedule}}{}
\item \contentsline{section}{cr\+START}{\pageref{group__cr_s_t_a_r_t}}{}
\item \contentsline{section}{cr\+DELAY}{\pageref{group__cr_d_e_l_a_y}}{}
\item \contentsline{section}{cr\+QUEUE\+\_\+\+SEND}{\pageref{group__cr_q_u_e_u_e___s_e_n_d}}{}
\item \contentsline{section}{cr\+QUEUE\+\_\+\+RECEIVE}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e}}{}
\item \contentsline{section}{cr\+QUEUE\+\_\+\+SEND\+\_\+\+FROM\+\_\+\+ISR}{\pageref{group__cr_q_u_e_u_e___s_e_n_d___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{cr\+QUEUE\+\_\+\+RECEIVE\+\_\+\+FROM\+\_\+\+ISR}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{Event\+Group}{\pageref{group___event_group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Event\+Group\+Handle\+\_\+t}{\pageref{group___event_group_handle__t}}{}
\item \contentsline{section}{x\+Event\+Group\+Create}{\pageref{group__x_event_group_create}}{}
\item \contentsline{section}{x\+Event\+Group\+Wait\+Bits}{\pageref{group__x_event_group_wait_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits}{\pageref{group__x_event_group_clear_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits\+From\+ISR}{\pageref{group__x_event_group_clear_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits}{\pageref{group__x_event_group_set_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits\+From\+ISR}{\pageref{group__x_event_group_set_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Sync}{\pageref{group__x_event_group_sync}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits}{\pageref{group__x_event_group_get_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits\+From\+ISR}{\pageref{group__x_event_group_get_bits_from_i_s_r}}{}
\end{DoxyCompactList}
\item \contentsline{section}{x\+Message\+Buffer\+Create}{\pageref{group__x_message_buffer_create}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Create\+Static}{\pageref{group__x_message_buffer_create_static}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send}{\pageref{group__x_message_buffer_send}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+From\+ISR}{\pageref{group__x_message_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive}{\pageref{group__x_message_buffer_receive}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+From\+ISR}{\pageref{group__x_message_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Reset}{\pageref{group__x_message_buffer_reset}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Space\+Available}{\pageref{group__x_message_buffer_space_available}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+Completed\+From\+ISR}{\pageref{group__x_message_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+Completed\+From\+ISR}{\pageref{group__x_message_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Create}{\pageref{group__x_queue_create}}{}
\item \contentsline{section}{x\+Queue\+Create\+Static}{\pageref{group__x_queue_create_static}}{}
\item \contentsline{section}{x\+Queue\+Send}{\pageref{group__x_queue_send}}{}
\item \contentsline{section}{x\+Queue\+Overwrite}{\pageref{group__x_queue_overwrite}}{}
\item \contentsline{section}{x\+Queue\+Peek}{\pageref{group__x_queue_peek}}{}
\item \contentsline{section}{x\+Queue\+Peek\+From\+ISR}{\pageref{group__x_queue_peek_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive}{\pageref{group__x_queue_receive}}{}
\item \contentsline{section}{ux\+Queue\+Messages\+Waiting}{\pageref{group__ux_queue_messages_waiting}}{}
\item \contentsline{section}{v\+Queue\+Delete}{\pageref{group__v_queue_delete}}{}
\item \contentsline{section}{x\+Queue\+Send\+From\+ISR}{\pageref{group__x_queue_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Overwrite\+From\+ISR}{\pageref{group__x_queue_overwrite_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive\+From\+ISR}{\pageref{group__x_queue_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Semaphore\+Create\+Binary}{\pageref{group__v_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary}{\pageref{group__x_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary\+Static}{\pageref{group__x_semaphore_create_binary_static}}{}
\item \contentsline{section}{x\+Semaphore\+Take}{\pageref{group__x_semaphore_take}}{}
\item \contentsline{section}{x\+Semaphore\+Take\+Recursive}{\pageref{group__x_semaphore_take_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give}{\pageref{group__x_semaphore_give}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+Recursive}{\pageref{group__x_semaphore_give_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+From\+ISR}{\pageref{group__x_semaphore_give_from_i_s_r}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex}{\pageref{group__x_semaphore_create_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex\+Static}{\pageref{group__x_semaphore_create_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex}{\pageref{group__x_semaphore_create_recursive_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex\+Static}{\pageref{group__x_semaphore_create_recursive_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting}{\pageref{group__x_semaphore_create_counting}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting\+Static}{\pageref{group__x_semaphore_create_counting_static}}{}
\item \contentsline{section}{v\+Semaphore\+Delete}{\pageref{group__v_semaphore_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create}{\pageref{group__x_stream_buffer_create}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create\+Static}{\pageref{group__x_stream_buffer_create_static}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send}{\pageref{group__x_stream_buffer_send}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+From\+ISR}{\pageref{group__x_stream_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive}{\pageref{group__x_stream_buffer_receive}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+From\+ISR}{\pageref{group__x_stream_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Stream\+Buffer\+Delete}{\pageref{group__v_stream_buffer_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Full}{\pageref{group__x_stream_buffer_is_full}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Empty}{\pageref{group__x_stream_buffer_is_empty}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Reset}{\pageref{group__x_stream_buffer_reset}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Spaces\+Available}{\pageref{group__x_stream_buffer_spaces_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Bytes\+Available}{\pageref{group__x_stream_buffer_bytes_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Set\+Trigger\+Level}{\pageref{group__x_stream_buffer_set_trigger_level}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+Completed\+From\+ISR}{\pageref{group__x_stream_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+Completed\+From\+ISR}{\pageref{group__x_stream_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{Task\+Handle\+\_\+t}{\pageref{group___task_handle__t}}{}
\item \contentsline{section}{task\+YIELD}{\pageref{group__task_y_i_e_l_d}}{}
\item \contentsline{section}{task\+ENTER\+\_\+\+CRITICAL}{\pageref{group__task_e_n_t_e_r___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+EXIT\+\_\+\+CRITICAL}{\pageref{group__task_e_x_i_t___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+DISABLE\+\_\+\+INTERRUPTS}{\pageref{group__task_d_i_s_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{task\+ENABLE\+\_\+\+INTERRUPTS}{\pageref{group__task_e_n_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{x\+Task\+Create}{\pageref{group__x_task_create}}{}
\item \contentsline{section}{x\+Task\+Create\+Static}{\pageref{group__x_task_create_static}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted}{\pageref{group__x_task_create_restricted}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted\+Static}{\pageref{group__x_task_create_restricted_static}}{}
\item \contentsline{section}{v\+Task\+Delete}{\pageref{group__v_task_delete}}{}
\item \contentsline{section}{v\+Task\+Delay}{\pageref{group__v_task_delay}}{}
\item \contentsline{section}{v\+Task\+Delay\+Until}{\pageref{group__v_task_delay_until}}{}
\item \contentsline{section}{x\+Task\+Abort\+Delay}{\pageref{group__x_task_abort_delay}}{}
\item \contentsline{section}{ux\+Task\+Priority\+Get}{\pageref{group__ux_task_priority_get}}{}
\item \contentsline{section}{v\+Task\+Get\+Info}{\pageref{group__v_task_get_info}}{}
\item \contentsline{section}{v\+Task\+Priority\+Set}{\pageref{group__v_task_priority_set}}{}
\item \contentsline{section}{v\+Task\+Suspend}{\pageref{group__v_task_suspend}}{}
\item \contentsline{section}{v\+Task\+Resume}{\pageref{group__v_task_resume}}{}
\item \contentsline{section}{v\+Task\+Resume\+From\+ISR}{\pageref{group__v_task_resume_from_i_s_r}}{}
\item \contentsline{section}{v\+Task\+Start\+Scheduler}{\pageref{group__v_task_start_scheduler}}{}
\item \contentsline{section}{v\+Task\+End\+Scheduler}{\pageref{group__v_task_end_scheduler}}{}
\item \contentsline{section}{v\+Task\+Suspend\+All}{\pageref{group__v_task_suspend_all}}{}
\item \contentsline{section}{x\+Task\+Resume\+All}{\pageref{group__x_task_resume_all}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count}{\pageref{group__x_task_get_tick_count}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count\+From\+ISR}{\pageref{group__x_task_get_tick_count_from_i_s_r}}{}
\item \contentsline{section}{ux\+Task\+Get\+Number\+Of\+Tasks}{\pageref{group__ux_task_get_number_of_tasks}}{}
\item \contentsline{section}{pc\+Task\+Get\+Name}{\pageref{group__pc_task_get_name}}{}
\item \contentsline{section}{pc\+Task\+Get\+Handle}{\pageref{group__pc_task_get_handle}}{}
\item \contentsline{section}{v\+Task\+List}{\pageref{group__v_task_list}}{}
\item \contentsline{section}{v\+Task\+Get\+Run\+Time\+Stats}{\pageref{group__v_task_get_run_time_stats}}{}
\item \contentsline{section}{x\+Task\+Notify}{\pageref{group__x_task_notify}}{}
\item \contentsline{section}{x\+Task\+Notify\+Wait}{\pageref{group__x_task_notify_wait}}{}
\item \contentsline{section}{x\+Task\+Notify\+Give}{\pageref{group__x_task_notify_give}}{}
\item \contentsline{section}{ul\+Task\+Notify\+Take}{\pageref{group__ul_task_notify_take}}{}
\item \contentsline{section}{x\+Task\+Notify\+State\+Clear}{\pageref{group__x_task_notify_state_clear}}{}
\item \contentsline{section}{Asfdoc\+\_\+sam0\+\_\+sercom\+\_\+i2c\+\_\+group}{\pageref{group__asfdoc__sam0__sercom__i2c__group}}{}
\item \contentsline{section}{Analog Comparators}{\pageref{group___s_a_m_d20___a_c}}{}
\item \contentsline{section}{Analog Digital Converter}{\pageref{group___s_a_m_d20___a_d_c}}{}
\item \contentsline{section}{Digital Analog Converter}{\pageref{group___s_a_m_d20___d_a_c}}{}
\item \contentsline{section}{Device Service Unit}{\pageref{group___s_a_m_d20___d_s_u}}{}
\item \contentsline{section}{External Interrupt Controller}{\pageref{group___s_a_m_d20___e_i_c}}{}
\item \contentsline{section}{Event System Interface}{\pageref{group___s_a_m_d20___e_v_s_y_s}}{}
\item \contentsline{section}{Generic Clock Generator}{\pageref{group___s_a_m_d20___g_c_l_k}}{}
\item \contentsline{section}{Non-\/\+Volatile Memory Controller}{\pageref{group___s_a_m_d20___n_v_m_c_t_r_l}}{}
\item \contentsline{section}{Peripheral Software API}{\pageref{group__fuses__api}}{}
\item \contentsline{section}{Peripheral Access Controller}{\pageref{group___s_a_m_d20___p_a_c}}{}
\item \contentsline{section}{Power Manager}{\pageref{group___s_a_m_d20___p_m}}{}
\item \contentsline{section}{Port Module}{\pageref{group___s_a_m_d20___p_o_r_t}}{}
\item \contentsline{section}{Real-\/\+Time Counter}{\pageref{group___s_a_m_d20___r_t_c}}{}
\item \contentsline{section}{Serial Communication Interface}{\pageref{group___s_a_m_d20___s_e_r_c_o_m}}{}
\item \contentsline{section}{System Control}{\pageref{group___s_a_m_d20___s_y_s_c_t_r_l}}{}
\item \contentsline{section}{Basic Timer Counter}{\pageref{group___s_a_m_d20___t_c}}{}
\item \contentsline{section}{Watchdog Timer}{\pageref{group___s_a_m_d20___w_d_t}}{}
\end{DoxyCompactList}
