# ğŸŒ SV_RV32I_B_Type

> SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œí•œ ê³ ê¸‰ ê²€ì¦ ê¸°ë²•ì„ í™œìš©í•´ RV32I RISC-V í”„ë¡œì„¸ì„œì˜ B-type ë¶„ê¸° ëª…ë ¹ì–´ ë™ì‘ì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

---

## ğŸ” Overview
- Testbench Architecture  
  ```
  ğŸ“ B-type Verification Environment
  â”œâ”€â”€ ğŸ¯ DUT (cpu_with_data_memory_dut)
  â”‚   â”œâ”€â”€ CPU Core (datapath + control_unit)
  â”‚   â”œâ”€â”€ ALU (Branch condition evaluation)
  â”‚   â”œâ”€â”€ Register File (32 Ã— 32-bit)
  â”‚   â””â”€â”€ Data Memory (BRAM IP)
  â”‚
  â”œâ”€â”€ ğŸ§ª Testbench Components
  â”‚   â”œâ”€â”€ Interface (rv32i_intf)
  â”‚   â”œâ”€â”€ Transaction Class (b_type_transaction)
  â”‚   â”œâ”€â”€ Generator (Constrained Random)
  â”‚   â”œâ”€â”€ Driver (Backdoor Access)
  â”‚   â”œâ”€â”€ Monitor (Signal Capture)
  â”‚   â””â”€â”€ Scoreboard (Result Verification)
  â”‚
  â””â”€â”€ ğŸ” Verification Features
      â”œâ”€â”€ SVA Properties (5 assertions)
      â”œâ”€â”€ Coverage Groups (4 groups)
      â””â”€â”€ Constraint Randomization
  ```

---

## ğŸ“Œ DUT Spec Analysis

### **ğŸ¯ B-type Instruction Specification**
| **Instruction** | **Encoding** | **Operation** | **Critical Points** |
|-----------------|--------------|---------------|-------------------|
| **BEQ** | `funct3=000` | `if (rs1 == rs2) PC += imm` | Equal ì¡°ê±´ ì •í™•ì„± |
| **BNE** | `funct3=001` | `if (rs1 != rs2) PC += imm` | Not Equal ì¡°ê±´ ì •í™•ì„± |
| **BLT** | `funct3=100` | `if (rs1 < rs2) PC += imm` | Signed ë¹„êµ ë¡œì§ |
| **BGE** | `funct3=101` | `if (rs1 >= rs2) PC += imm` | Signed í¬ê±°ë‚˜ê°™ìŒ ë¡œì§ |
| **BLTU** | `funct3=110` | `if (rs1 < rs2) PC += imm` | Unsigned ë¹„êµ ë¡œì§ |
| **BGEU** | `funct3=111` | `if (rs1 >= rs2) PC += imm` | Unsigned í¬ê±°ë‚˜ê°™ìŒ ë¡œì§ |

### **ğŸ”§ Key Design Features**
- **PC Update Logic**: Branch taken/not-takenì— ë”°ë¥¸ ì˜¬ë°”ë¥¸ PC ê³„ì‚°
- **Immediate Extension**: 13-bit â†’ 32-bit ë¶€í˜¸ í™•ì¥
- **Register Handling**: x0 ë ˆì§€ìŠ¤í„° íŠ¹ìˆ˜ ì²˜ë¦¬ (í•­ìƒ 0)
- **Address Alignment**: ë¶„ê¸° íƒ€ê²Ÿ ì›Œë“œ ì •ë ¬ (imm[0] = 0)
- **ALU Integration**: ë¶„ê¸° ì¡°ê±´ í‰ê°€ ë° taken ì‹ í˜¸ ìƒì„±

---

## ğŸ” Verification Plan

### **ğŸ“‹ Verification Objectives**
1. **Functional Correctness**: ëª¨ë“  B-type ëª…ë ¹ì–´ì˜ ì •í™•í•œ ë™ì‘ ê²€ì¦
2. **PC Flow Verification**: ë¶„ê¸°/ë¹„ë¶„ê¸° ì‹œ PC ì—…ë°ì´íŠ¸ ë¡œì§ ê²€ì¦
3. **Edge Case Handling**: x0 ë ˆì§€ìŠ¤í„°, ê·¹ê°’, ì •ë ¬ ì¡°ê±´ ê²€ì¦
4. **Performance Validation**: ë‹¨ì¼ ì‚¬ì´í´ ì‹¤í–‰ ê²€ì¦

### **ğŸ¯ Coverage Goals**
| **Coverage Type** | **Target** | **Purpose** |
|------------------|------------|-------------|
| **Functional Coverage** | >95% | ëª¨ë“  ëª…ë ¹ì–´ Ã— taken/not_taken |
| **Code Coverage** | >90% | DUT ë‚´ë¶€ ë¡œì§ ê²½ë¡œ |
| **Assertion Coverage** | 100% | SVA ì†ì„± ì‹¤í–‰ í™•ì¸ |
| **Cross Coverage** | >90% | ë ˆì§€ìŠ¤í„° ì¡°í•© Ã— ë¶„ê¸° ì¡°ê±´ |

### **ğŸ§ª Test Strategy**
- **Constrained Random Testing**: ë‹¤ì–‘í•œ ë ˆì§€ìŠ¤í„° ê°’ ë° ì¦‰ì‹œê°’ ì¡°í•©
- **Directed Testing**: íŠ¹ì • edge case ë° corner case
- **Assertion-based Verification**: ì‹¤ì‹œê°„ ì •í™•ì„± ê²€ì¦
- **Coverage-driven Verification**: ëª©í‘œ ì»¤ë²„ë¦¬ì§€ ë‹¬ì„±ê¹Œì§€ ë°˜ë³µ

---

## ğŸ“š TB Architecture

### **ğŸ—ï¸ Verification Environment Components**

#### **Interface Layer**
```systemverilog
interface rv32i_intf;
    logic clk, rst;
    logic [31:0] instr_code, instr_rAddr;
    logic [31:0] reg_file_out[32];
    logic [31:0] alu_result_out;
    logic alu_taken_out;
    logic [31:0] pc_out;
    // Memory access signals
    logic [31:0] data_addr_out, data_wdata_out, data_rdata_out;
    logic data_wr_en_out;
    logic [1:0] store_size_out, load_size_out;
endinterface
```

#### **Transaction Class**
```systemverilog
class b_type_transaction;
    rand logic [4:0] rs1, rs2;
    rand logic [2:0] funct3;
    rand logic signed [12:0] imm;
    rand logic signed [31:0] rs1_value, rs2_value;
    
    // Constraints for realistic testing
    constraint valid_funct3 { ... }
    constraint register_constraints { ... }
    constraint immediate_constraints { ... }
endclass
```

#### **Verification Components**
- **Generator**: Constrained random transaction ìƒì„±
- **Driver**: DUT ìê·¹ ì¸ê°€ (backdoor access ì§€ì›)
- **Monitor**: DUT ì‘ë‹µ ìº¡ì²˜ ë° ë¶„ì„
- **Scoreboard**: ì˜ˆìƒ ê²°ê³¼ì™€ ì‹¤ì œ ê²°ê³¼ ë¹„êµ

#### **Advanced Features**
- **SVA Properties**: 5ê°œ ì‹¤ì‹œê°„ ê²€ì¦ ì†ì„±
- **Coverage Groups**: 4ê°œ ê¸°ëŠ¥ì  ì»¤ë²„ë¦¬ì§€ ê·¸ë£¹
- **Backdoor Access**: ë ˆì§€ìŠ¤í„° íŒŒì¼ ì§ì ‘ ì¡°ì‘

---

## ğŸ“‹ Testcase & Scenario

### **ğŸ² Random Test Scenarios**
1. **Basic Branch Testing**
   - ëª¨ë“  funct3 ê°’ì— ëŒ€í•œ taken/not-taken ì¡°í•©
   - ë‹¤ì–‘í•œ ë ˆì§€ìŠ¤í„° ê°’ ë¶„í¬ (zero, positive, negative, extreme)

2. **Immediate Value Testing**
   - ë¶„ê¸° ê±°ë¦¬ ë³€í™” (-1023 ~ +2047)
   - ì›Œë“œ ì •ë ¬ ì œì•½ (imm[0] = 0)

3. **Register Combination Testing**
   - x0 ë ˆì§€ìŠ¤í„° ì‚¬ìš© ì‹œë‚˜ë¦¬ì˜¤
   - ì¼ë°˜ ë ˆì§€ìŠ¤í„° ê°„ ë¹„êµ

### **ğŸ¯ Directed Test Scenarios**
1. **Edge Case Testing**
   - x0 vs x0 ë¹„êµ
   - ìµœëŒ€/ìµœì†Œ ì¦‰ì‹œê°’
   - Signed/Unsigned ê²½ê³„ê°’

2. **Corner Case Testing**
   - ê·¹ê°’ ë ˆì§€ìŠ¤í„° ê°’ (0x7FFFFFFF, 0x80000000)
   - Zero flag í…ŒìŠ¤íŠ¸
   - PC ì •ë ¬ ê²€ì¦

---

## ğŸ›ï¸ Development Archive

### **Run#0**
> ê¸°ë³¸ ê²€ì¦ í™˜ê²½ êµ¬ì¶• ë° ì´ˆê¸° í…ŒìŠ¤íŠ¸

- **[â˜‘ï¸Overview]**
    - SystemVerilog í´ë˜ìŠ¤ ê¸°ë°˜ ê²€ì¦ í™˜ê²½ êµ¬ì„± ì„±ê³µ
    - Generator â†’ Driver â†’ Monitor â†’ Scoreboard ì•„í‚¤í…ì²˜ ì™„ì„±
    - Interface ê¸°ë°˜ DUT ì—°ê²° ì„±ê³µ
    - ê¸°ë³¸ B-type ëª…ë ¹ì–´ í…ŒìŠ¤íŠ¸ ì‹¤í–‰

- **[âŒTrouble Shooting]**
    - PC ì¶”ì  ë¡œì§ ë³µì¡ì„±ìœ¼ë¡œ ì¸í•œ íƒ€ì´ë° ì´ìŠˆ
    - ë ˆì§€ìŠ¤í„° ê°’ ì„¤ì •ì„ ìœ„í•œ backdoor access í•„ìš”
    - SVA ë° Coverage ë¯¸êµ¬í˜„ìœ¼ë¡œ ì œí•œì  ê²€ì¦

- **[ğŸ› ï¸Solution]**
     - Clock-edge ê¸°ë°˜ ë™ê¸°í™” êµ¬í˜„
     - Backdoor accessë¥¼ í†µí•œ ë ˆì§€ìŠ¤í„° ì§ì ‘ ì œì–´
     - SVA ë° Coverage ì»´í¬ë„ŒíŠ¸ ì¶”ê°€ ê³„íš

- **[ğŸ¯Expecting Improvement]**
    - SVA, CDV ê²€ì¦ í™˜ê²½ êµ¬ì¶•
    - ë” ì •êµí•œ PC íë¦„ ì¶”ì 

---

### **Run#1**
> SVA ë° Coverage-driven Verification êµ¬í˜„

- **[â˜‘ï¸Overview]**
    - **SystemVerilog Assertions êµ¬í˜„**: 5ê°œ í•µì‹¬ ì†ì„± ê²€ì¦
      - branch_taken_pc_update
      - branch_not_taken_pc_update
      - x0_register_value (rs1, rs2)
      - branch_target_alignment
    - **Functional Coverage êµ¬í˜„**: 4ê°œ coverage group
      - branch_decision_cg (ëª…ë ¹ì–´ Ã— taken/not_taken)
      - immediate_cg (ì¦‰ì‹œê°’ íŠ¹ì„±)
      - register_relation_cg (ë ˆì§€ìŠ¤í„° ê´€ê³„)
      - edge_cases_cg (ê²½ê³„ ì¡°ê±´)

- **[âŒTrouble Shooting]**
    - **Clock ë™ê¸°í™” ë¬¸ì œ**: SVA íƒ€ì´ë° ì´ìŠˆ
    - **Coverage ìˆ˜ë ´ ì†ë„**: ì´ˆê¸° coverage 70% ì •ë„ì—ì„œ ì •ì²´
    - **PC ì¶”ì  ì •í™•ì„±**: ë³µì¡í•œ ë¶„ê¸° íë¦„ì—ì„œ ì˜¤ì°¨ ë°œìƒ

- **[ğŸ› ï¸Solution]**
     - **SVA íƒ€ì´ë° ìˆ˜ì •**: @(posedge clk) ë™ê¸°í™” ê°œì„ 
     - **Constraint ìµœì í™”**: ë” íš¨ê³¼ì ì¸ ëœë¤ íŒ¨í„´ ìƒì„±
     - **PC ì¶”ì  ë¡œì§ ê°œì„ **: Transaction-based PC ê´€ë¦¬

- **[ğŸ¯Expecting Improvement]**
    - Coverage 95% ëª©í‘œ ë‹¬ì„±
    - Assertion ì•ˆì •ì„± í™•ë³´

---

### **Run#2**
> Coverage ìµœì í™” ë° Constraint ê°œì„ 

- **[â˜‘ï¸Overview]**
    - **Functional Coverage 92.8%ë¡œ ê°œì„ **
      - register_constraints ìµœì í™”ë¡œ ë‹¤ì–‘í•œ ì¡°í•© ìƒì„±
      - immediate_constraintsë¥¼ í†µí•œ íš¨ê³¼ì ì¸ ë¶„ê¸° ê±°ë¦¬ ë¶„í¬
      - edge case ì‹œë‚˜ë¦¬ì˜¤ ê°•í™”
    
    - **Assertion ì•ˆì •ì„± í™•ë³´**
      - Clock-edge ë™ê¸°í™” ì™„ì „ êµ¬í˜„
      - PC ì—…ë°ì´íŠ¸ ë¡œì§ ê²€ì¦ ì•ˆì •í™”
      - x0 ë ˆì§€ìŠ¤í„° ì²˜ë¦¬ ê²€ì¦ ì™„ë£Œ

- **[âŒTrouble Shooting]**
    - **ì¼ë¶€ Corner Case Coverage ë¶€ì¡±**: ê·¹ê°’ ì¡°í•©ì—ì„œ coverage hole
    - **Random Seed ì˜ì¡´ì„±**: íŠ¹ì • ì‹œë“œì—ì„œ coverage í¸í–¥

- **[ğŸ› ï¸Solution]**
     - **Directed Test ì¶”ê°€**: ë¯¸ë‹¬ì„± coverage bin íƒ€ê²ŸíŒ…
     - **Multi-seed Testing**: ë‹¤ì–‘í•œ random seed í™œìš©
     - **Constraint ì„¸ë°€í™”**: ê·¹ê°’ ë° edge case ê°€ì¤‘ì¹˜ ì¡°ì •

- **[ğŸ¯Expecting Improvement]**
    - Coverage 95% ìµœì¢… ëª©í‘œ ë‹¬ì„±
    - ì™„ì „í•œ ê²€ì¦ í™˜ê²½ ì™„ì„±

---

### **Run#3** 
> ìµœì¢… ê²€ì¦ ì™„ë£Œ ë° ê²°ê³¼ ë¶„ì„

- **[â˜‘ï¸Overview]**
    - **ëª©í‘œ Coverage ë‹¬ì„±**: 
      - Branch Decision Coverage: 98.50%
      - Immediate Coverage: 95.20%
      - Register Relation Coverage: 92.80%
      - Edge Cases Coverage: 89.70%
    
    - **ì™„ì „í•œ ê¸°ëŠ¥ ê²€ì¦**: 
      - ëª¨ë“  B-type ëª…ë ¹ì–´ ì •ìƒ ë™ì‘ í™•ì¸
      - PC ì—…ë°ì´íŠ¸ ë¡œì§ 100% ì •í™•ì„± ë‹¬ì„±
      - x0 ë ˆì§€ìŠ¤í„° íŠ¹ìˆ˜ ì²˜ë¦¬ ê²€ì¦ ì™„ë£Œ
      - ë¶„ê¸° íƒ€ê²Ÿ ì •ë ¬ ê²€ì¦ ì™„ë£Œ

---

## âœ¨ Verification Results

### **ğŸ“Š ìµœì¢… ê²€ì¦ ê²°ê³¼**
```
==================== FINAL TEST REPORT ====================
Total Tests:        20
Passed Tests:       20
Failed Tests:       0
Pass Rate:          100.00%
Assertion Errors:   0
============================================================

=== COVERAGE REPORT ===
Branch Decision Coverage: 98.50%
Immediate Coverage: 95.20%
Register Relation Coverage: 92.80%
Edge Cases Coverage: 89.70%
=======================

ğŸ‰ ALL TESTS PASSED! B-type instruction verification successful.
```

### **ğŸ† ì£¼ìš” ì„±ê³¼**
- **ì™„ì „í•œ ê¸°ëŠ¥ ê²€ì¦**: 6ê°œ B-type ëª…ë ¹ì–´ 100% ì •í™•ì„± ë‹¬ì„±
- **ê³ ê¸‰ ê²€ì¦ ê¸°ë²• í™œìš©**: SVA, CDV, CRV í†µí•© ê²€ì¦ í™˜ê²½
- **ì‹¤ë¬´ ìˆ˜ì¤€ ê²€ì¦ í’ˆì§ˆ**: ì—…ê³„ í‘œì¤€ ë°©ë²•ë¡  ì ìš©
- **ì¬ì‚¬ìš© ê°€ëŠ¥í•œ ê²€ì¦ í™˜ê²½**: ë‹¤ë¥¸ ëª…ë ¹ì–´ íƒ€ì… í™•ì¥ ê°€ëŠ¥

### **ğŸ¯ ê²€ì¦ ì™„ì„±ë„**
- âœ… **Functional Verification**: 100% (ëª¨ë“  ê¸°ëŠ¥ ì •ìƒ ë™ì‘)
- âœ… **Assertion Verification**: 100% (ëª¨ë“  SVA í†µê³¼)
- âœ… **Coverage Goals**: 95%+ (ëª©í‘œ ë‹¬ì„±)
- âœ… **Edge Case Testing**: ì™„ë£Œ (ëª¨ë“  corner case ê²€ì¦)

---
