#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x129604170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x129604310 .scope module, "tb_signal_path_verification" "tb_signal_path_verification" 3 12;
 .timescale -9 -12;
P_0x129604480 .param/l "CLK_PERIOD" 0 3 36, +C4<00000000000000000000000101001101>;
P_0x1296044c0 .param/l "SCK_PERIOD" 0 3 45, +C4<00000000000000000000001111101000>;
v0x129616800_0 .var "clk", 0 0;
v0x129616890_0 .net "command_sent", 0 0, L_0x129617830;  1 drivers
v0x129616920_0 .net "done", 0 0, v0x129615e50_0;  1 drivers
v0x1296169b0_0 .var "drum_code", 3 0;
v0x129616a40_0 .var "drum_trigger_valid", 0 0;
v0x129616b10_0 .var/i "i", 31 0;
v0x129616ba0_0 .var "kick_btn_n", 0 0;
v0x129616c50_0 .net "kick_btn_pulse", 0 0, v0x129614ac0_0;  1 drivers
v0x129616d00_0 .var "load", 0 0;
v0x129616e30_0 .var "received_cmd", 7 0;
v0x129616ec0_0 .var "rst_n", 0 0;
v0x129616f50_0 .var "sck", 0 0;
v0x129616fe0_0 .var "sck_enable", 0 0;
v0x129617070_0 .var "sdi", 0 0;
v0x129617120_0 .net "sdo", 0 0, L_0x1296176d0;  1 drivers
v0x1296171d0_0 .var/i "test_failed", 31 0;
v0x129617260_0 .var/i "test_passed", 31 0;
v0x1296173f0_0 .var "trigger_hold_counter", 2 0;
S_0x129604630 .scope module, "kick_debouncer" "button_debouncer" 3 62, 4 8 0, S_0x129604310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "btn_n";
    .port_info 3 /OUTPUT 1 "btn_pressed";
    .port_info 4 /OUTPUT 1 "btn_released";
    .port_info 5 /OUTPUT 1 "btn_state";
P_0x1296047a0 .param/l "DEBOUNCE_CYCLES" 0 4 9, +C4<00000000000000000000000001100100>;
enum0x13960c350 .enum4 (2)
   "IDLE" 2'b00,
   "DEBOUNCING" 2'b01,
   "BUTTON_HELD" 2'b10
 ;
v0x129604a10_0 .net "btn_n", 0 0, v0x129616ba0_0;  1 drivers
v0x129614ac0_0 .var "btn_pressed", 0 0;
v0x129614b60_0 .var "btn_released", 0 0;
v0x129614bf0_0 .var "btn_state", 0 0;
v0x129614c80_0 .var "btn_sync1", 0 0;
v0x129614d10_0 .var "btn_sync2", 0 0;
v0x129614db0_0 .var "btn_sync2_prev", 0 0;
v0x129614e50_0 .net "clk", 0 0, v0x129616800_0;  1 drivers
v0x129614ef0_0 .var "current_state", 1 0;
v0x129615000_0 .var "debounce_counter", 17 0;
v0x1296150b0_0 .net "rst_n", 0 0, v0x129616ec0_0;  1 drivers
E_0x129604960 .event anyedge, v0x129614ef0_0, v0x129615000_0, v0x129614db0_0, v0x129614d10_0;
E_0x1296049c0/0 .event negedge, v0x1296150b0_0;
E_0x1296049c0/1 .event posedge, v0x129614e50_0;
E_0x1296049c0 .event/or E_0x1296049c0/0, E_0x1296049c0/1;
S_0x1296151e0 .scope task, "mcu_read_command" "mcu_read_command" 3 109, 3 109 0, S_0x129604310;
 .timescale -9 -12;
v0x1296153e0_0 .var "cmd", 7 0;
v0x129615470_0 .var "temp_cmd", 7 0;
v0x129615500_0 .var/i "timeout", 31 0;
E_0x1296153a0 .event posedge, v0x1296161e0_0;
TD_tb_signal_path_verification.mcu_read_command ;
    %vpi_call/w 3 113 "$display", "[%0t] Waiting for DONE signal...", $time {0 0 0};
T_0.0 ;
    %load/vec4 v0x129616920_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x129615500_0;
    %cmpi/s 10000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %delay 333000, 0;
    %load/vec4 v0x129615500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x129615500_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x129616920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call/w 3 120 "$display", "[%0t] ERROR: DONE never asserted! done=%b", $time, v0x129616920_0 {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1296153e0_0, 0, 8;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call/w 3 123 "$display", "[%0t] DONE asserted! Starting SPI read...", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129616fe0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x129616b10_0, 0, 32;
T_0.5 ;
    %load/vec4 v0x129616b10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.6, 5;
    %wait E_0x1296153a0;
    %delay 1000, 0;
    %load/vec4 v0x129617120_0;
    %ix/getv/s 4, v0x129616b10_0;
    %store/vec4 v0x129615470_0, 4, 1;
    %vpi_call/w 3 134 "$display", "[%0t] Bit %0d: sdo=%b", $time, v0x129616b10_0, v0x129617120_0 {0 0 0};
    %load/vec4 v0x129616b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x129616b10_0, 0, 32;
    %jmp T_0.5;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616fe0_0, 0, 1;
    %load/vec4 v0x129615470_0;
    %store/vec4 v0x1296153e0_0, 0, 8;
    %vpi_call/w 3 141 "$display", "[%0t] Received: 0x%02X", $time, v0x1296153e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129616d00_0, 0, 1;
    %delay 3330000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616d00_0, 0, 1;
    %delay 3330000, 0;
T_0.4 ;
    %end;
S_0x1296155c0 .scope module, "spi_slave" "drum_spi_slave" 3 96, 5 15 0, S_0x129604310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sck";
    .port_info 2 /INPUT 1 "sdi";
    .port_info 3 /OUTPUT 1 "sdo";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 1 "drum_trigger_valid";
    .port_info 7 /INPUT 4 "drum_code";
    .port_info 8 /OUTPUT 1 "command_sent";
L_0x129617540 .functor AND 1, v0x129615e50_0, L_0x129617480, C4<1>, C4<1>;
L_0x129617830 .functor BUFZ 1, v0x129615c40_0, C4<0>, C4<0>, C4<0>;
v0x129615970_0 .net *"_ivl_1", 0 0, L_0x129617480;  1 drivers
v0x129615a20_0 .net *"_ivl_2", 0 0, L_0x129617540;  1 drivers
v0x129615ad0_0 .net *"_ivl_5", 0 0, L_0x129617630;  1 drivers
v0x129615b90_0 .net "clk", 0 0, v0x129616800_0;  alias, 1 drivers
v0x129615c40_0 .var "command_acknowledged", 0 0;
v0x129615d10_0 .var "command_ready", 0 0;
v0x129615db0_0 .net "command_sent", 0 0, L_0x129617830;  alias, 1 drivers
v0x129615e50_0 .var "done", 0 0;
v0x129615ef0_0 .net "drum_code", 3 0, v0x1296169b0_0;  1 drivers
v0x129616000_0 .net "drum_trigger_valid", 0 0, v0x129616a40_0;  1 drivers
v0x1296160a0_0 .net "load", 0 0, v0x129616d00_0;  1 drivers
v0x129616140_0 .var "load_prev", 0 0;
v0x1296161e0_0 .net "sck", 0 0, v0x129616f50_0;  1 drivers
v0x129616280_0 .net "sdi", 0 0, v0x129617070_0;  1 drivers
v0x129616320_0 .net "sdo", 0 0, L_0x1296176d0;  alias, 1 drivers
v0x1296163c0_0 .var "sdodelayed", 0 0;
v0x129616460_0 .var "tx_buffer", 7 0;
v0x1296165f0_0 .var "tx_shift_reg", 7 0;
v0x129616680_0 .var "wasdone", 0 0;
E_0x1296158d0/0 .event negedge, v0x1296161e0_0;
E_0x1296158d0/1 .event posedge, v0x129616000_0;
E_0x1296158d0 .event/or E_0x1296158d0/0, E_0x1296158d0/1;
E_0x129615920 .event posedge, v0x129614e50_0;
L_0x129617480 .reduce/nor v0x129616680_0;
L_0x129617630 .part v0x129616460_0, 7, 1;
L_0x1296176d0 .functor MUXZ 1, v0x1296163c0_0, L_0x129617630, L_0x129617540, C4<>;
    .scope S_0x1296151e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129615500_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x129604630;
T_2 ;
    %wait E_0x1296049c0;
    %load/vec4 v0x1296150b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129614c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129614d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129614db0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x129604a10_0;
    %assign/vec4 v0x129614c80_0, 0;
    %load/vec4 v0x129614c80_0;
    %assign/vec4 v0x129614d10_0, 0;
    %load/vec4 v0x129614d10_0;
    %assign/vec4 v0x129614db0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x129604630;
T_3 ;
    %wait E_0x1296049c0;
    %load/vec4 v0x1296150b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x129614ef0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x129615000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x129614ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x129614ef0_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x129614db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x129614d10_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x129614ef0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x129615000_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x129614db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x129614d10_0;
    %nor/r;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x129614ef0_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x129615000_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.13, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x129614ef0_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x129615000_0;
    %addi 1, 0, 18;
    %assign/vec4 v0x129615000_0, 0;
T_3.14 ;
T_3.11 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x129614db0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.17, 9;
    %load/vec4 v0x129614d10_0;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x129614ef0_0, 0;
T_3.15 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x129604630;
T_4 ;
Ewait_0 .event/or E_0x129604960, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x129614ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614bf0_0, 0, 1;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614bf0_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x129615000_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129614ac0_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614ac0_0, 0, 1;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614bf0_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614ac0_0, 0, 1;
    %load/vec4 v0x129614db0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.9, 9;
    %load/vec4 v0x129614d10_0;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129614b60_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129614b60_0, 0, 1;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129614bf0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1296155c0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1296165f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296163c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129615d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129615c40_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x1296155c0;
T_6 ;
    %wait E_0x129615920;
    %load/vec4 v0x1296160a0_0;
    %assign/vec4 v0x129616140_0, 0;
    %load/vec4 v0x129616000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x129615ef0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x129616460_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x129615ef0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1296165f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129615d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129615c40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x129615d10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.5, 10;
    %load/vec4 v0x1296160a0_0;
    %and;
T_6.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x129616140_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129615d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129615c40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x129615c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129615c40_0, 0;
T_6.6 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1296155c0;
T_7 ;
    %wait E_0x129615920;
    %load/vec4 v0x129615d10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x129615c40_0;
    %nor/r;
    %and;
T_7.0;
    %assign/vec4 v0x129615e50_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1296155c0;
T_8 ;
    %wait E_0x1296153a0;
    %load/vec4 v0x129616680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x129616460_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x1296165f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1296165f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x1296165f0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1296155c0;
T_9 ;
    %wait E_0x1296158d0;
    %load/vec4 v0x129616000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616680_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x129615e50_0;
    %store/vec4 v0x129616680_0, 0, 1;
T_9.1 ;
    %load/vec4 v0x1296165f0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x1296163c0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x129604310;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129617260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1296171d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616fe0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x129604310;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616800_0, 0, 1;
    %delay 166000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129616800_0, 0, 1;
    %delay 166000, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x129604310;
T_12 ;
    %load/vec4 v0x129616fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616f50_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129616f50_0, 0, 1;
    %delay 500000, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616f50_0, 0, 1;
    %delay 1000000, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x129604310;
T_13 ;
    %wait E_0x1296049c0;
    %load/vec4 v0x129616ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129616a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1296169b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1296173f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x129616c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129616a40_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1296169b0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1296173f0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1296173f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.4, 5;
    %load/vec4 v0x1296173f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x1296173f0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x129616890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129616a40_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x129604310;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129616ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129617070_0, 0, 1;
    %delay 33300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129616ec0_0, 0, 1;
    %delay 333000000, 0;
    %vpi_call/w 3 162 "$display", "=== Signal Path Verification Test ===" {0 0 0};
    %vpi_call/w 3 163 "$display", "Testing: Button -> Debouncer -> drum_trigger_valid -> SPI Slave -> done" {0 0 0};
    %vpi_call/w 3 164 "$display", "\000" {0 0 0};
    %vpi_call/w 3 167 "$display", "=== Test 1: Button Press Triggers DONE ===" {0 0 0};
    %vpi_call/w 3 168 "$display", "[%0t] Pressing button...", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129616ba0_0, 0, 1;
    %delay 166500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129616ba0_0, 0, 1;
    %delay 166500000, 0;
    %vpi_call/w 3 174 "$display", "[%0t] Button released, checking signals...", $time {0 0 0};
    %vpi_call/w 3 175 "$display", "  kick_btn_pulse: %b", v0x129616c50_0 {0 0 0};
    %vpi_call/w 3 176 "$display", "  drum_trigger_valid: %b", v0x129616a40_0 {0 0 0};
    %vpi_call/w 3 177 "$display", "  drum_code: %0d", v0x1296169b0_0 {0 0 0};
    %vpi_call/w 3 178 "$display", "  done: %b", v0x129616920_0 {0 0 0};
    %load/vec4 v0x129616a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x1296169b0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 3 181 "$display", "\342\234\205 drum_trigger_valid asserted correctly" {0 0 0};
    %load/vec4 v0x129617260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x129617260_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 184 "$display", "\342\235\214 drum_trigger_valid not asserted correctly" {0 0 0};
    %load/vec4 v0x1296171d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1296171d0_0, 0, 32;
T_14.1 ;
    %delay 333000000, 0;
    %load/vec4 v0x129616920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %vpi_call/w 3 192 "$display", "\342\234\205 DONE signal asserted!" {0 0 0};
    %load/vec4 v0x129617260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x129617260_0, 0, 32;
    %jmp T_14.4;
T_14.3 ;
    %vpi_call/w 3 195 "$display", "\342\235\214 DONE signal NOT asserted!" {0 0 0};
    %vpi_call/w 3 196 "$display", "  drum_trigger_valid: %b", v0x129616a40_0 {0 0 0};
    %vpi_call/w 3 197 "$display", "  done: %b", v0x129616920_0 {0 0 0};
    %load/vec4 v0x1296171d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1296171d0_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x129616920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %vpi_call/w 3 203 "$display", "\000" {0 0 0};
    %vpi_call/w 3 204 "$display", "=== Test 2: SPI Read ===" {0 0 0};
    %fork TD_tb_signal_path_verification.mcu_read_command, S_0x1296151e0;
    %join;
    %load/vec4 v0x1296153e0_0;
    %store/vec4 v0x129616e30_0, 0, 8;
    %load/vec4 v0x129616e30_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_14.7, 4;
    %vpi_call/w 3 208 "$display", "\342\234\205 Correct command received: 0x02 (kick)" {0 0 0};
    %load/vec4 v0x129617260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x129617260_0, 0, 32;
    %jmp T_14.8;
T_14.7 ;
    %vpi_call/w 3 211 "$display", "\342\235\214 Wrong command: expected 0x02, got 0x%02X", v0x129616e30_0 {0 0 0};
    %load/vec4 v0x1296171d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1296171d0_0, 0, 32;
T_14.8 ;
T_14.5 ;
    %vpi_call/w 3 217 "$display", "\000" {0 0 0};
    %vpi_call/w 3 218 "$display", "==========================================" {0 0 0};
    %vpi_call/w 3 219 "$display", "Test Results:" {0 0 0};
    %vpi_call/w 3 220 "$display", "  Passed: %0d", v0x129617260_0 {0 0 0};
    %vpi_call/w 3 221 "$display", "  Failed: %0d", v0x1296171d0_0 {0 0 0};
    %load/vec4 v0x1296171d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.9, 4;
    %vpi_call/w 3 223 "$display", "\342\234\205 ALL SIGNAL PATH TESTS PASSED!" {0 0 0};
    %vpi_call/w 3 224 "$display", "\342\234\205 System logic is working correctly!" {0 0 0};
    %jmp T_14.10;
T_14.9 ;
    %vpi_call/w 3 226 "$display", "\342\235\214 Some signal path tests failed" {0 0 0};
T_14.10 ;
    %vpi_call/w 3 228 "$display", "==========================================" {0 0 0};
    %delay 333000000, 0;
    %vpi_call/w 3 231 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x129604310;
T_15 ;
    %vpi_call/w 3 236 "$monitor", "[%0t] btn=%b btn_pulse=%b valid=%b code=%0d done=%b", $time, v0x129616ba0_0, v0x129616c50_0, v0x129616a40_0, v0x1296169b0_0, v0x129616920_0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb_signal_path_verification.sv";
    "button_debouncer.sv";
    "drum_spi_slave.sv";
