# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_2.srcs/sources_1/imports/project_1.srcs/sources_1/new" \
"../../../../project_2.srcs/sources_1/imports/project_1.srcs/sources_1/new/RTL_crypto_hashblocks_sha256.v" \
"../../../../project_2.srcs/sources_1/new/get_22_bytes_addr.v" \
"../../../../project_2.srcs/sources_1/new/treehash_fors_gen_leaf_8_core_sha256_height_6.v" \
"../../../../project_2.srcs/sim_1/new/treehash_8_core_sha256_height_6.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
