// Seed: 2218019387
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input tri1 id_2,
    output wand id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    input wand id_7,
    input tri id_8,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    input uwire id_12,
    output wire id_13,
    output wand id_14,
    input supply1 id_15,
    input supply1 id_16,
    output supply1 id_17
);
  wire id_19;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output tri0  id_4
);
  wire id_6;
  module_0(
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_1,
      id_4,
      id_2,
      id_3,
      id_4
  );
endmodule
