/*
 * MIT License
 *
 * Copyright (c) 2023 Carnegie Mellon University
 *
 * This file is part of RoWild.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
*/

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010i-clg225-1L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.784000,HLS_SYN_LAT=3233793,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=2826,HLS_SYN_LUT=3637,HLS_VERSION=2023_2}" *)

module main (
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    ap_return
);

    parameter ap_ST_fsm_state1 = 38'd1;
    parameter ap_ST_fsm_state2 = 38'd2;
    parameter ap_ST_fsm_state3 = 38'd4;
    parameter ap_ST_fsm_state4 = 38'd8;
    parameter ap_ST_fsm_state5 = 38'd16;
    parameter ap_ST_fsm_state6 = 38'd32;
    parameter ap_ST_fsm_state7 = 38'd64;
    parameter ap_ST_fsm_state8 = 38'd128;
    parameter ap_ST_fsm_state9 = 38'd256;
    parameter ap_ST_fsm_state10 = 38'd512;
    parameter ap_ST_fsm_state11 = 38'd1024;
    parameter ap_ST_fsm_state12 = 38'd2048;
    parameter ap_ST_fsm_state13 = 38'd4096;
    parameter ap_ST_fsm_state14 = 38'd8192;
    parameter ap_ST_fsm_state15 = 38'd16384;
    parameter ap_ST_fsm_state16 = 38'd32768;
    parameter ap_ST_fsm_state17 = 38'd65536;
    parameter ap_ST_fsm_state18 = 38'd131072;
    parameter ap_ST_fsm_state19 = 38'd262144;
    parameter ap_ST_fsm_state20 = 38'd524288;
    parameter ap_ST_fsm_state21 = 38'd1048576;
    parameter ap_ST_fsm_state22 = 38'd2097152;
    parameter ap_ST_fsm_state23 = 38'd4194304;
    parameter ap_ST_fsm_state24 = 38'd8388608;
    parameter ap_ST_fsm_state25 = 38'd16777216;
    parameter ap_ST_fsm_state26 = 38'd33554432;
    parameter ap_ST_fsm_state27 = 38'd67108864;
    parameter ap_ST_fsm_state28 = 38'd134217728;
    parameter ap_ST_fsm_state29 = 38'd268435456;
    parameter ap_ST_fsm_state30 = 38'd536870912;
    parameter ap_ST_fsm_state31 = 38'd1073741824;
    parameter ap_ST_fsm_state32 = 38'd2147483648;
    parameter ap_ST_fsm_state33 = 38'd4294967296;
    parameter ap_ST_fsm_state34 = 38'd8589934592;
    parameter ap_ST_fsm_state35 = 38'd17179869184;
    parameter ap_ST_fsm_state36 = 38'd34359738368;
    parameter ap_ST_fsm_state37 = 38'd68719476736;
    parameter ap_ST_fsm_state38 = 38'd137438953472;

    input ap_clk;
    input ap_rst;
    input ap_start;
    output ap_done;
    output ap_idle;
    output ap_ready;
    output [31:0] ap_return;

    reg ap_done;
    reg ap_idle;
    reg ap_ready;

    (* fsm_encoding = "none" *) reg [37:0] ap_CS_fsm;
    wire ap_CS_fsm_state1;
    wire [31:0] controlSequence_q0;
    reg [31:0] reg_269;
    wire ap_CS_fsm_state6;
    wire [31:0] controlSequence_q1;
    wire ap_CS_fsm_state11;
    wire [31:0] grp_fu_247_p2;
    reg [31:0] reg_276;
    wire ap_CS_fsm_state15;
    wire ap_CS_fsm_state37;
    wire ap_CS_fsm_state2;
    wire [31:0] controls_q0;
    reg [31:0] controls_load_reg_464;
    wire ap_CS_fsm_state3;
    wire [31:0] grp_fu_242_p2;
    reg [31:0] sub_reg_469;
    reg [31:0] controlSequence_load_2_reg_474;
    wire [31:0] state_q1;
    reg [31:0] state_load_reg_479;
    wire ap_CS_fsm_state14;
    wire [31:0] state_q0;
    reg [31:0] state_load_1_reg_484;
    wire [31:0] grp_fu_252_p2;
    reg [31:0] mul1_reg_489;
    wire [31:0] grp_fu_257_p2;
    reg [31:0] mul2_reg_494;
    reg [31:0] state_load_2_reg_499;
    reg [31:0] state_load_3_reg_504;
    reg [31:0] state_load_4_reg_509;
    wire ap_CS_fsm_state16;
    reg [31:0] state_load_5_reg_514;
    wire [31:0] grp_fu_264_p2;
    reg [31:0] div_reg_522;
    wire ap_CS_fsm_state33;
    wire [11:0] controls_address0;
    reg controls_ce0;
    reg [2:0] state_address0;
    reg state_ce0;
    reg state_we0;
    reg [31:0] state_d0;
    reg [2:0] state_address1;
    reg state_ce1;
    reg state_we1;
    reg [31:0] state_d1;
    reg [4:0] controlSequence_address0;
    reg controlSequence_ce0;
    reg controlSequence_we0;
    reg [31:0] controlSequence_d0;
    reg [4:0] controlSequence_address1;
    reg controlSequence_ce1;
    wire grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_start;
    wire grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_done;
    wire grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_idle;
    wire grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_ready;
    wire [2:0] grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_address0;
    wire grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_ce0;
    wire grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_we0;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_d0;
    wire grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start;
    wire grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_done;
    wire grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_idle;
    wire grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_ready;
    wire [4:0] grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_address0;
    wire grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_ce0;
    wire grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_we0;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_d0;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_start;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_done;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_idle;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_ready;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3411_out;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3411_out_ap_vld;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out_ap_vld;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3010_out;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3010_out_ap_vld;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out1;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out1_ap_vld;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add9_out;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add9_out_ap_vld;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out2;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out2_ap_vld;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_cost_out;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_cost_out_ap_vld;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_din0;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_din1;
    wire [0:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_opcode;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_ce;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_247_p_din0;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_247_p_din1;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_247_p_ce;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_252_p_din0;
    wire [31:0] grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_252_p_din1;
    wire grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_252_p_ce;
    wire grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_start;
    wire grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_done;
    wire grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_idle;
    wire grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_ready;
    wire   [4:0] grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_address0;
    wire    grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_ce0;
    wire    grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_we0;
    wire   [31:0] grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_d0;
    wire   [4:0] grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_address1;
    wire    grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_ce1;
    wire   [31:0] grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_din0;
    wire   [31:0] grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_din1;
    wire   [0:0] grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_opcode;
    wire grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_ce;
    reg grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_start_reg;
    wire ap_CS_fsm_state4;
    reg grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start_reg;
    reg grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_start_reg;
    wire ap_CS_fsm_state17;
    reg grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_start_reg;
    wire ap_CS_fsm_state38;
    wire [63:0] p_cast_fu_324_p1;
    wire [0:0] icmp_ln38_fu_290_p2;
    reg [10:0] idx_fu_56;
    wire [10:0] add_ln38_fu_296_p2;
    wire ap_CS_fsm_state18;
    wire ap_CS_fsm_state19;
    wire ap_CS_fsm_state20;
    wire ap_CS_fsm_state5;
    wire ap_CS_fsm_state10;
    wire ap_CS_fsm_state13;
    reg [31:0] grp_fu_242_p0;
    reg [31:0] grp_fu_242_p1;
    wire ap_CS_fsm_state7;
    reg [31:0] grp_fu_247_p0;
    reg [31:0] grp_fu_247_p1;
    wire ap_CS_fsm_state12;
    wire ap_CS_fsm_state34;
    reg [31:0] grp_fu_252_p0;
    reg [31:0] grp_fu_252_p1;
    wire [9:0] empty_fu_306_p1;
    wire [11:0] p_shl_fu_310_p3;
    wire [11:0] zext_ln38_fu_302_p1;
    wire [11:0] empty_11_fu_318_p2;
    reg [1:0] grp_fu_242_opcode;
    reg grp_fu_242_ce;
    reg grp_fu_247_ce;
    reg grp_fu_252_ce;
    reg [37:0] ap_NS_fsm;
    reg ap_ST_fsm_state1_blk;
    wire ap_ST_fsm_state2_blk;
    wire ap_ST_fsm_state3_blk;
    reg ap_block_state4_on_subcall_done;
    reg ap_ST_fsm_state4_blk;
    wire ap_ST_fsm_state5_blk;
    wire ap_ST_fsm_state6_blk;
    wire ap_ST_fsm_state7_blk;
    wire ap_ST_fsm_state8_blk;
    wire ap_ST_fsm_state9_blk;
    wire ap_ST_fsm_state10_blk;
    wire ap_ST_fsm_state11_blk;
    wire ap_ST_fsm_state12_blk;
    wire ap_ST_fsm_state13_blk;
    wire ap_ST_fsm_state14_blk;
    wire ap_ST_fsm_state15_blk;
    wire ap_ST_fsm_state16_blk;
    reg ap_ST_fsm_state17_blk;
    wire ap_ST_fsm_state18_blk;
    wire ap_ST_fsm_state19_blk;
    wire ap_ST_fsm_state20_blk;
    wire ap_ST_fsm_state21_blk;
    wire ap_ST_fsm_state22_blk;
    wire ap_ST_fsm_state23_blk;
    wire ap_ST_fsm_state24_blk;
    wire ap_ST_fsm_state25_blk;
    wire ap_ST_fsm_state26_blk;
    wire ap_ST_fsm_state27_blk;
    wire ap_ST_fsm_state28_blk;
    wire ap_ST_fsm_state29_blk;
    wire ap_ST_fsm_state30_blk;
    wire ap_ST_fsm_state31_blk;
    wire ap_ST_fsm_state32_blk;
    wire ap_ST_fsm_state33_blk;
    wire ap_ST_fsm_state34_blk;
    wire ap_ST_fsm_state35_blk;
    wire ap_ST_fsm_state36_blk;
    wire ap_ST_fsm_state37_blk;
    reg ap_ST_fsm_state38_blk;
    wire ap_ce_reg;

    // power-on initialization
    initial begin
        #0 ap_CS_fsm = 38'd1;
        #0 grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_start_reg = 1'b0;
        #0 grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start_reg = 1'b0;
        #0 grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_start_reg = 1'b0;
        #0
        grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_start_reg = 1'b0;
        #0 idx_fu_56 = 11'd0;
    end

    main_controls_RAM_AUTO_1R1W #(
        .DataWidth(32),
        .AddressRange(3072),
        .AddressWidth(12)
    ) controls_U (
        .clk(ap_clk),
        .reset(ap_rst),
        .address0(controls_address0),
        .ce0(controls_ce0),
        .q0(controls_q0)
    );

    main_state_RAM_AUTO_1R1W #(
        .DataWidth(32),
        .AddressRange(6),
        .AddressWidth(3)
    ) state_U (
        .clk(ap_clk),
        .reset(ap_rst),
        .address0(state_address0),
        .ce0(state_ce0),
        .we0(state_we0),
        .d0(state_d0),
        .q0(state_q0),
        .address1(state_address1),
        .ce1(state_ce1),
        .we1(state_we1),
        .d1(state_d1),
        .q1(state_q1)
    );

    main_controlSequence_RAM_AUTO_1R1W #(
        .DataWidth(32),
        .AddressRange(30),
        .AddressWidth(5)
    ) controlSequence_U (
        .clk(ap_clk),
        .reset(ap_rst),
        .address0(controlSequence_address0),
        .ce0(controlSequence_ce0),
        .we0(controlSequence_we0),
        .d0(controlSequence_d0),
        .q0(controlSequence_q0),
        .address1(controlSequence_address1),
        .ce1(controlSequence_ce1),
        .q1(controlSequence_q1)
    );

    main_main_Pipeline_VITIS_LOOP_40_2 grp_main_Pipeline_VITIS_LOOP_40_2_fu_202 (
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_start),
        .ap_done(grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_done),
        .ap_idle(grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_idle),
        .ap_ready(grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_ready),
        .state_address0(grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_address0),
        .state_ce0(grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_ce0),
        .state_we0(grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_we0),
        .state_d0(grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_d0)
    );

    main_main_Pipeline_VITIS_LOOP_43_3 grp_main_Pipeline_VITIS_LOOP_43_3_fu_207 (
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start),
        .ap_done(grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_done),
        .ap_idle(grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_idle),
        .ap_ready(grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_ready),
        .controlSequence_address0(grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_address0),
        .controlSequence_ce0(grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_ce0),
        .controlSequence_we0(grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_we0),
        .controlSequence_d0(grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_d0),
        .controls_load(controls_load_reg_464)
    );

    main_main_Pipeline_VITIS_LOOP_48_4 grp_main_Pipeline_VITIS_LOOP_48_4_fu_214 (
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_start),
        .ap_done(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_done),
        .ap_idle(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_idle),
        .ap_ready(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_ready),
        .state_load_5(state_load_5_reg_514),
        .state_load_4(state_load_4_reg_509),
        .state_load_3(state_load_3_reg_504),
        .state_load_2(state_load_2_reg_499),
        .state_load_1(state_load_1_reg_484),
        .state_load(state_load_reg_479),
        .mul(reg_276),
        .mul1(mul1_reg_489),
        .mul2(mul2_reg_494),
        .add3411_out(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3411_out),
        .add3411_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3411_out_ap_vld),
        .p_out(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out),
        .p_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out_ap_vld),
        .add3010_out(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3010_out),
        .add3010_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3010_out_ap_vld),
        .p_out1(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out1),
        .p_out1_ap_vld(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out1_ap_vld),
        .add9_out(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add9_out),
        .add9_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add9_out_ap_vld),
        .p_out2(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out2),
        .p_out2_ap_vld(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out2_ap_vld),
        .cost_out(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_cost_out),
        .cost_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_cost_out_ap_vld),
        .grp_fu_242_p_din0(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_din0),
        .grp_fu_242_p_din1(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_din1),
        .grp_fu_242_p_opcode(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_opcode),
        .grp_fu_242_p_dout0(grp_fu_242_p2),
        .grp_fu_242_p_ce(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_ce),
        .grp_fu_247_p_din0(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_247_p_din0),
        .grp_fu_247_p_din1(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_247_p_din1),
        .grp_fu_247_p_dout0(grp_fu_247_p2),
        .grp_fu_247_p_ce(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_247_p_ce),
        .grp_fu_252_p_din0(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_252_p_din0),
        .grp_fu_252_p_din1(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_252_p_din1),
        .grp_fu_252_p_dout0(grp_fu_252_p2),
        .grp_fu_252_p_ce(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_252_p_ce)
    );

    main_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7 grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236(
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_start),
        .ap_done(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_done),
        .ap_idle(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_idle),
        .ap_ready(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_ready),
        .controlSequence_address0(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_address0),
        .controlSequence_ce0(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_ce0),
        .controlSequence_we0(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_we0),
        .controlSequence_d0(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_d0),
        .controlSequence_address1(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_address1),
        .controlSequence_ce1(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_ce1),
        .controlSequence_q1(controlSequence_q1),
        .mul3(reg_276),
        .grp_fu_242_p_din0(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_din0),
        .grp_fu_242_p_din1(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_din1),
        .grp_fu_242_p_opcode(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_opcode),
        .grp_fu_242_p_dout0(grp_fu_242_p2),
        .grp_fu_242_p_ce(grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_ce)
    );

    main_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
        .ID(1),
        .NUM_STAGE(5),
        .din0_WIDTH(32),
        .din1_WIDTH(32),
        .dout_WIDTH(32)
    ) faddfsub_32ns_32ns_32_5_full_dsp_1_U31 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(grp_fu_242_p0),
        .din1(grp_fu_242_p1),
        .opcode(grp_fu_242_opcode),
        .ce(grp_fu_242_ce),
        .dout(grp_fu_242_p2)
    );

    main_fmul_32ns_32ns_32_4_max_dsp_1 #(
        .ID(1),
        .NUM_STAGE(4),
        .din0_WIDTH(32),
        .din1_WIDTH(32),
        .dout_WIDTH(32)
    ) fmul_32ns_32ns_32_4_max_dsp_1_U32 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(grp_fu_247_p0),
        .din1(grp_fu_247_p1),
        .ce(grp_fu_247_ce),
        .dout(grp_fu_247_p2)
    );

    main_fmul_32ns_32ns_32_4_max_dsp_1 #(
        .ID(1),
        .NUM_STAGE(4),
        .din0_WIDTH(32),
        .din1_WIDTH(32),
        .dout_WIDTH(32)
    ) fmul_32ns_32ns_32_4_max_dsp_1_U33 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(grp_fu_252_p0),
        .din1(grp_fu_252_p1),
        .ce(grp_fu_252_ce),
        .dout(grp_fu_252_p2)
    );

    main_fmul_32ns_32ns_32_4_max_dsp_1 #(
        .ID(1),
        .NUM_STAGE(4),
        .din0_WIDTH(32),
        .din1_WIDTH(32),
        .dout_WIDTH(32)
    ) fmul_32ns_32ns_32_4_max_dsp_1_U34 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(controlSequence_load_2_reg_474),
        .din1(32'd1036831949),
        .ce(1'b1),
        .dout(grp_fu_257_p2)
    );

    main_fdiv_32ns_32ns_32_16_no_dsp_1 #(
        .ID(1),
        .NUM_STAGE(16),
        .din0_WIDTH(32),
        .din1_WIDTH(32),
        .dout_WIDTH(32)
    ) fdiv_32ns_32ns_32_16_no_dsp_1_U35 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_cost_out),
        .din1(32'd1092616192),
        .ce(1'b1),
        .dout(grp_fu_264_p2)
    );

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            ap_CS_fsm <= ap_ST_fsm_state1;
        end else begin
            ap_CS_fsm <= ap_NS_fsm;
        end
    end

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_start_reg <= 1'b0;
        end else begin
            if ((1'b1 == ap_CS_fsm_state3)) begin
                grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_start_reg <= 1'b1;
            end else if ((grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_ready == 1'b1)) begin
                grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_start_reg <= 1'b0;
            end
        end
    end

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start_reg <= 1'b0;
        end else begin
            if ((1'b1 == ap_CS_fsm_state3)) begin
                grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start_reg <= 1'b1;
            end else if ((grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_ready == 1'b1)) begin
                grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start_reg <= 1'b0;
            end
        end
    end

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_start_reg <= 1'b0;
        end else begin
            if ((1'b1 == ap_CS_fsm_state16)) begin
                grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_start_reg <= 1'b1;
            end else if ((grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_ready == 1'b1)) begin
                grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_start_reg <= 1'b0;
            end
        end
    end

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_start_reg <= 1'b0;
        end else begin
            if ((1'b1 == ap_CS_fsm_state37)) begin
                grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_start_reg <= 1'b1;
            end else if ((grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_ready == 1'b1)) begin
                grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_start_reg <= 1'b0;
            end
        end
    end

    always @(posedge ap_clk) begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            idx_fu_56 <= 11'd0;
        end else if (((icmp_ln38_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            idx_fu_56 <= add_ln38_fu_296_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            reg_269 <= controlSequence_q1;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            reg_269 <= controlSequence_q0;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            controlSequence_load_2_reg_474 <= controlSequence_q0;
            sub_reg_469 <= grp_fu_242_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            controls_load_reg_464 <= controls_q0;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            div_reg_522 <= grp_fu_264_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            mul1_reg_489 <= grp_fu_252_p2;
            mul2_reg_494 <= grp_fu_257_p2;
            state_load_2_reg_499 <= state_q1;
            state_load_3_reg_504 <= state_q0;
        end
    end

    always @(posedge ap_clk) begin
        if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state15))) begin
            reg_276 <= grp_fu_247_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            state_load_1_reg_484 <= state_q0;
            state_load_reg_479   <= state_q1;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            state_load_4_reg_509 <= state_q1;
            state_load_5_reg_514 <= state_q0;
        end
    end

    assign ap_ST_fsm_state10_blk = 1'b0;

    assign ap_ST_fsm_state11_blk = 1'b0;

    assign ap_ST_fsm_state12_blk = 1'b0;

    assign ap_ST_fsm_state13_blk = 1'b0;

    assign ap_ST_fsm_state14_blk = 1'b0;

    assign ap_ST_fsm_state15_blk = 1'b0;

    assign ap_ST_fsm_state16_blk = 1'b0;

    always @(*) begin
        if ((grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_done == 1'b0)) begin
            ap_ST_fsm_state17_blk = 1'b1;
        end else begin
            ap_ST_fsm_state17_blk = 1'b0;
        end
    end

    assign ap_ST_fsm_state18_blk = 1'b0;

    assign ap_ST_fsm_state19_blk = 1'b0;

    always @(*) begin
        if ((ap_start == 1'b0)) begin
            ap_ST_fsm_state1_blk = 1'b1;
        end else begin
            ap_ST_fsm_state1_blk = 1'b0;
        end
    end

    assign ap_ST_fsm_state20_blk = 1'b0;

    assign ap_ST_fsm_state21_blk = 1'b0;

    assign ap_ST_fsm_state22_blk = 1'b0;

    assign ap_ST_fsm_state23_blk = 1'b0;

    assign ap_ST_fsm_state24_blk = 1'b0;

    assign ap_ST_fsm_state25_blk = 1'b0;

    assign ap_ST_fsm_state26_blk = 1'b0;

    assign ap_ST_fsm_state27_blk = 1'b0;

    assign ap_ST_fsm_state28_blk = 1'b0;

    assign ap_ST_fsm_state29_blk = 1'b0;

    assign ap_ST_fsm_state2_blk  = 1'b0;

    assign ap_ST_fsm_state30_blk = 1'b0;

    assign ap_ST_fsm_state31_blk = 1'b0;

    assign ap_ST_fsm_state32_blk = 1'b0;

    assign ap_ST_fsm_state33_blk = 1'b0;

    assign ap_ST_fsm_state34_blk = 1'b0;

    assign ap_ST_fsm_state35_blk = 1'b0;

    assign ap_ST_fsm_state36_blk = 1'b0;

    assign ap_ST_fsm_state37_blk = 1'b0;

    always @(*) begin
        if ((grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_done == 1'b0)) begin
            ap_ST_fsm_state38_blk = 1'b1;
        end else begin
            ap_ST_fsm_state38_blk = 1'b0;
        end
    end

    assign ap_ST_fsm_state3_blk = 1'b0;

    always @(*) begin
        if ((1'b1 == ap_block_state4_on_subcall_done)) begin
            ap_ST_fsm_state4_blk = 1'b1;
        end else begin
            ap_ST_fsm_state4_blk = 1'b0;
        end
    end

    assign ap_ST_fsm_state5_blk = 1'b0;

    assign ap_ST_fsm_state6_blk = 1'b0;

    assign ap_ST_fsm_state7_blk = 1'b0;

    assign ap_ST_fsm_state8_blk = 1'b0;

    assign ap_ST_fsm_state9_blk = 1'b0;

    always @(*) begin
        if (((icmp_ln38_fu_290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done = 1'b1;
        end else begin
            ap_done = 1'b0;
        end
    end

    always @(*) begin
        if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_idle = 1'b1;
        end else begin
            ap_idle = 1'b0;
        end
    end

    always @(*) begin
        if (((icmp_ln38_fu_290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_ready = 1'b1;
        end else begin
            ap_ready = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            controlSequence_address0 = 64'd2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            controlSequence_address0 = 64'd0;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            controlSequence_address0 = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_address0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            controlSequence_address0 = grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_address0;
        end else begin
            controlSequence_address0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            controlSequence_address1 = 64'd1;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            controlSequence_address1 = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_address1;
        end else begin
            controlSequence_address1 = 'bx;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state5))) begin
            controlSequence_ce0 = 1'b1;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            controlSequence_ce0 = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_ce0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            controlSequence_ce0 = grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_ce0;
        end else begin
            controlSequence_ce0 = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            controlSequence_ce1 = 1'b1;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            controlSequence_ce1 = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_ce1;
        end else begin
            controlSequence_ce1 = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            controlSequence_d0 = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_d0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            controlSequence_d0 = grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_d0;
        end else begin
            controlSequence_d0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            controlSequence_we0 = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_controlSequence_we0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            controlSequence_we0 = grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_controlSequence_we0;
        end else begin
            controlSequence_we0 = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            controls_ce0 = 1'b1;
        end else begin
            controls_ce0 = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_fu_242_ce = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_ce;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_242_ce = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_ce;
        end else begin
            grp_fu_242_ce = 1'b1;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_fu_242_opcode = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_opcode;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_242_opcode = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_opcode;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_fu_242_opcode = 2'd0;
        end else begin
            grp_fu_242_opcode = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_fu_242_p0 = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_din0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_242_p0 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_din0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_fu_242_p0 = reg_269;
        end else begin
            grp_fu_242_p0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_fu_242_p1 = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_grp_fu_242_p_din1;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_242_p1 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_242_p_din1;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_fu_242_p1 = 32'd3239900611;
        end else begin
            grp_fu_242_p1 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_247_ce = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_247_p_ce;
        end else begin
            grp_fu_247_ce = 1'b1;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_247_p0 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_247_p_din0;
        end else if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_fu_247_p0 = div_reg_522;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_fu_247_p0 = sub_reg_469;
        end else begin
            grp_fu_247_p0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_247_p1 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_247_p_din1;
        end else if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_fu_247_p1 = 32'd1008981770;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_fu_247_p1 = 32'd1036831949;
        end else begin
            grp_fu_247_p1 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_252_ce = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_252_p_ce;
        end else begin
            grp_fu_252_ce = 1'b1;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_252_p0 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_252_p_din0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_fu_252_p0 = reg_269;
        end else begin
            grp_fu_252_p0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fu_252_p1 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_grp_fu_252_p_din1;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_fu_252_p1 = 32'd1036831949;
        end else begin
            grp_fu_252_p1 = 'bx;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state20))) begin
            state_address0 = 64'd2;
        end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14))) begin
            state_address0 = 64'd1;
        end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state18))) begin
            state_address0 = 64'd0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            state_address0 = grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_address0;
        end else begin
            state_address0 = 'bx;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state20))) begin
            state_address1 = 64'd5;
        end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14))) begin
            state_address1 = 64'd4;
        end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state18))) begin
            state_address1 = 64'd3;
        end else begin
            state_address1 = 'bx;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14))) begin
            state_ce0 = 1'b1;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            state_ce0 = grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_ce0;
        end else begin
            state_ce0 = 1'b0;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14))) begin
            state_ce1 = 1'b1;
        end else begin
            state_ce1 = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            state_d0 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3411_out;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            state_d0 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add3010_out;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            state_d0 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_add9_out;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            state_d0 = grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_d0;
        end else begin
            state_d0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            state_d1 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            state_d1 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out1;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            state_d1 = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_p_out2;
        end else begin
            state_d1 = 'bx;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
            state_we0 = 1'b1;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            state_we0 = grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_state_we0;
        end else begin
            state_we0 = 1'b0;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
            state_we1 = 1'b1;
        end else begin
            state_we1 = 1'b0;
        end
    end

    always @(*) begin
        case (ap_CS_fsm)
            ap_ST_fsm_state1: begin
                if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                    ap_NS_fsm = ap_ST_fsm_state2;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state1;
                end
            end
            ap_ST_fsm_state2: begin
                if (((icmp_ln38_fu_290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                    ap_NS_fsm = ap_ST_fsm_state1;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state3;
                end
            end
            ap_ST_fsm_state3: begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
            ap_ST_fsm_state4: begin
                if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                    ap_NS_fsm = ap_ST_fsm_state5;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state4;
                end
            end
            ap_ST_fsm_state5: begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
            ap_ST_fsm_state6: begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
            ap_ST_fsm_state7: begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
            ap_ST_fsm_state8: begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
            ap_ST_fsm_state9: begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
            ap_ST_fsm_state10: begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
            ap_ST_fsm_state11: begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
            ap_ST_fsm_state12: begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
            ap_ST_fsm_state13: begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
            ap_ST_fsm_state14: begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
            ap_ST_fsm_state15: begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
            ap_ST_fsm_state16: begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
            ap_ST_fsm_state17: begin
                if (((grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                    ap_NS_fsm = ap_ST_fsm_state18;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state17;
                end
            end
            ap_ST_fsm_state18: begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
            ap_ST_fsm_state19: begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
            ap_ST_fsm_state20: begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
            ap_ST_fsm_state21: begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
            ap_ST_fsm_state22: begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
            ap_ST_fsm_state23: begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
            ap_ST_fsm_state24: begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
            ap_ST_fsm_state25: begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
            ap_ST_fsm_state26: begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
            ap_ST_fsm_state27: begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
            ap_ST_fsm_state28: begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
            ap_ST_fsm_state29: begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
            ap_ST_fsm_state30: begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
            ap_ST_fsm_state31: begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
            ap_ST_fsm_state32: begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
            ap_ST_fsm_state33: begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
            ap_ST_fsm_state34: begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
            ap_ST_fsm_state35: begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
            ap_ST_fsm_state36: begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
            ap_ST_fsm_state37: begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
            ap_ST_fsm_state38: begin
                if (((grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                    ap_NS_fsm = ap_ST_fsm_state2;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state38;
                end
            end
            default: begin
                ap_NS_fsm = 'bx;
            end
        endcase
    end

    assign add_ln38_fu_296_p2 = (idx_fu_56 + 11'd1);

    assign ap_CS_fsm_state1   = ap_CS_fsm[32'd0];

    assign ap_CS_fsm_state10  = ap_CS_fsm[32'd9];

    assign ap_CS_fsm_state11  = ap_CS_fsm[32'd10];

    assign ap_CS_fsm_state12  = ap_CS_fsm[32'd11];

    assign ap_CS_fsm_state13  = ap_CS_fsm[32'd12];

    assign ap_CS_fsm_state14  = ap_CS_fsm[32'd13];

    assign ap_CS_fsm_state15  = ap_CS_fsm[32'd14];

    assign ap_CS_fsm_state16  = ap_CS_fsm[32'd15];

    assign ap_CS_fsm_state17  = ap_CS_fsm[32'd16];

    assign ap_CS_fsm_state18  = ap_CS_fsm[32'd17];

    assign ap_CS_fsm_state19  = ap_CS_fsm[32'd18];

    assign ap_CS_fsm_state2   = ap_CS_fsm[32'd1];

    assign ap_CS_fsm_state20  = ap_CS_fsm[32'd19];

    assign ap_CS_fsm_state3   = ap_CS_fsm[32'd2];

    assign ap_CS_fsm_state33  = ap_CS_fsm[32'd32];

    assign ap_CS_fsm_state34  = ap_CS_fsm[32'd33];

    assign ap_CS_fsm_state37  = ap_CS_fsm[32'd36];

    assign ap_CS_fsm_state38  = ap_CS_fsm[32'd37];

    assign ap_CS_fsm_state4   = ap_CS_fsm[32'd3];

    assign ap_CS_fsm_state5   = ap_CS_fsm[32'd4];

    assign ap_CS_fsm_state6   = ap_CS_fsm[32'd5];

    assign ap_CS_fsm_state7   = ap_CS_fsm[32'd6];

    always @(*) begin
        ap_block_state4_on_subcall_done = ((grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_done == 1'b0) | (grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_done == 1'b0));
    end

    assign ap_return = 32'd0;

    assign controls_address0 = p_cast_fu_324_p1;

    assign empty_11_fu_318_p2 = (p_shl_fu_310_p3 - zext_ln38_fu_302_p1);

    assign empty_fu_306_p1 = idx_fu_56[9:0];

    assign grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_start = grp_main_Pipeline_VITIS_LOOP_40_2_fu_202_ap_start_reg;

    assign grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start = grp_main_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start_reg;

    assign grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_start = grp_main_Pipeline_VITIS_LOOP_48_4_fu_214_ap_start_reg;

    assign grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_start = grp_main_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_VITIS_LOOP_62_7_fu_236_ap_start_reg;

    assign icmp_ln38_fu_290_p2 = ((idx_fu_56 == 11'd1024) ? 1'b1 : 1'b0);

    assign p_cast_fu_324_p1 = empty_11_fu_318_p2;

    assign p_shl_fu_310_p3 = {{empty_fu_306_p1}, {2'd0}};

    assign zext_ln38_fu_302_p1 = idx_fu_56;

endmodule  //main
