DEFINE SHIFT65_HV_LP50 /soft64/design-kits/stm/65nm-cmos065_536/SHIFT65_HV_LP50@2.4.a.UD5357/CADENCE/CDS5
DEFINE SHIFT65_HV_50 /soft64/design-kits/stm/65nm-cmos065_536/SHIFT65_HV_50_2.2/CADENCE/CDS5
DEFINE SHIFT65_HS_LP_SW /soft64/design-kits/stm/65nm-cmos065_536/SHIFT65_HS_LP_SW_3.1/CADENCE/CDS5
DEFINE SHIFT65_HS_LP /soft64/design-kits/stm/65nm-cmos065_536/SHIFT65_HS_LP_4.2/CADENCE/CDS5
DEFINE SHIFT65_HS_LP50 /soft64/design-kits/stm/65nm-cmos065_536/SHIFT65_HS_LP50_3.2/CADENCE/CDS5
DEFINE SHIFT65_HS_LP50L072 /soft64/design-kits/stm/65nm-cmos065_536/SHIFT65_HS_LP50L072_1.0/CADENCE/CDS5
DEFINE PRHS65 /soft64/design-kits/stm/65nm-cmos065_536/PRHS65_7.0.a/CADENCE/CDS5
DEFINE IO65LP_TF_BASIC_50A_ST_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LP_TF_BASIC_50A_ST_7M4X0Y2Z_7.2/CADENCE/CDS5
DEFINE IO65LP_TF3V3_FT_50A_ST_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LP_TF3V3_FT_50A_ST_7M4X0Y2Z_7.1/CADENCE/CDS5
DEFINE IO65LP_TF3V3_BASIC_50A_ST_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LP_TF3V3_BASIC_50A_ST_7M4X0Y2Z_7.2/CADENCE/CDS5
DEFINE IO65LP_STEP_50A_ST_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LP_STEP_50A_ST_7M4X0Y2Z@7.1.UD5357/CADENCE/CDS5
DEFINE IO65LP_SF_TF_BASIC_50A_ST_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LP_SF_TF_BASIC_50A_ST_7M4X0Y2Z_7.2/CADENCE/CDS5
DEFINE IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/CADENCE/CDS5
DEFINE IO65LP_REG_3V3TO2V5_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LP_REG_3V3TO2V5_50A_7M4X0Y2Z@7.4.UD8153/CADENCE/CDS5
DEFINE IO65LP_DEVKIT_50A_ST_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LP_DEVKIT_50A_ST_7M4X0Y2Z_7.0.a/CADENCE/CDS5
DEFINE IO65LPSVTHVT_TF_BDPROG_1V8_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPSVTHVT_TF_BDPROG_1V8_50A_7M4X0Y2Z@7.2.UD8153/CADENCE/CDS5
DEFINE IO65LPSVTHVT_COMPENSATION_3V3_50A /soft64/design-kits/stm/65nm-cmos065_536/IO65LPSVTHVT_COMPENSATION_3V3_50A@7.1.UD8153/CADENCE/CDS5
DEFINE IO65LPSVTHVT_COMPENSATION_1V8_2V5_50A /soft64/design-kits/stm/65nm-cmos065_536/IO65LPSVTHVT_COMPENSATION_1V8_2V5_50A@7.0.a.UD5357/CADENCE/CDS5
DEFINE IO65LPSVTHVT_COMPENSATION_1V8_2V5_3V3_50A /soft64/design-kits/stm/65nm-cmos065_536/IO65LPSVTHVT_COMPENSATION_1V8_2V5_3V3_50A@7.0.a.UD5357/CADENCE/CDS5
DEFINE IO65LPHVT_TF_HV_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_TF_HV_50A_7M4X0Y2Z_7.0/CADENCE/CDS5
DEFINE IO65LPHVT_TF_1V8_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_TF_1V8_50A_7M4X0Y2Z_7.0/CADENCE/CDS5
DEFINE IO65LPHVT_TF3V3_STD_2V5_3V3_3V3TT_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_TF3V3_STD_2V5_3V3_3V3TT_50A_7M4X0Y2Z@7.3.UD8153/CADENCE/CDS5
DEFINE IO65LPHVT_TF3V3_STD_1V8_2V5_3V3_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_TF3V3_STD_1V8_2V5_3V3_50A_7M4X0Y2Z_7.1/CADENCE/CDS5
DEFINE IO65LPHVT_TF3V3_SRC_2V5_3V3_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_TF3V3_SRC_2V5_3V3_50A_7M4X0Y2Z_7.1/CADENCE/CDS5
DEFINE IO65LPHVT_TF3V3_POR_3V3_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_TF3V3_POR_3V3_50A_7M4X0Y2Z_7.0/CADENCE/CDS5
DEFINE IO65LPHVT_TF3V3_HV_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_TF3V3_HV_50A_7M4X0Y2Z_7.0/CADENCE/CDS5
DEFINE IO65LPHVT_TF3V3_HLOAD_3V3_3V3_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_TF3V3_HLOAD_3V3_3V3_50A_7M4X0Y2Z_7.0/CADENCE/CDS5
DEFINE IO65LPHVT_SF_HV_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_SF_HV_50A_7M4X0Y2Z@7.0.c.UD5357/CADENCE/CDS5
DEFINE IO65LPHVT_SF_2V5_ANA_DROWS_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_SF_2V5_ANA_DROWS_50A_7M4X0Y2Z_7.0/CADENCE/CDS5
DEFINE IO65LPHVT_SF_2V5_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_SF_2V5_50A_7M4X0Y2Z@7.0.b.UD5357/CADENCE/CDS5
DEFINE IO65LPHVT_SF_1V8_SPECIAL_IOS_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_SF_1V8_SPECIAL_IOS_50A_7M4X0Y2Z@7.1.UD5357/CADENCE/CDS5
DEFINE IO65LPHVT_SF_1V8_BALANCED_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_SF_1V8_BALANCED_50A_7M4X0Y2Z_7.0/CADENCE/CDS5
DEFINE IO65LPHVT_SF_1V8_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/CADENCE/CDS5
DEFINE IO65LPHVT_SF_1V8_2V8_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_SF_1V8_2V8_50A_7M4X0Y2Z@7.1.UD5357/CADENCE/CDS5
DEFINE IO65LPHVT_SF_1V2_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_SF_1V2_50A_7M4X0Y2Z@7.1.a.UD5357/CADENCE/CDS5
DEFINE IO65LPHVT_CORESUPPLY_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_CORESUPPLY_50A_7M4X0Y2Z@7.0.c.UD5357/CADENCE/CDS5
DEFINE IO65LPHVT_CORESUPPLY_2SLOTS_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_CORESUPPLY_2SLOTS_50A_7M4X0Y2Z_7.0/CADENCE/CDS5
DEFINE IO65LPHVT_ANA_50A_7M4X0Y2Z /soft64/design-kits/stm/65nm-cmos065_536/IO65LPHVT_ANA_50A_7M4X0Y2Z@7.1.UD5357/CADENCE/CDS5
DEFINE ESWITCH65LPSVTHVT_1V2_50A /soft64/design-kits/stm/65nm-cmos065_536/ESWITCH65LPSVTHVT_1V2_50A@7.2.UD5357/CADENCE/CDS5
DEFINE CORXT65LPSVT /soft64/design-kits/stm/65nm-cmos065_536/CORXT65LPSVT_4.1/CADENCE/CDS5
DEFINE CORXT65LPLVT /soft64/design-kits/stm/65nm-cmos065_536/CORXT65LPLVT_4.1/CADENCE/CDS5
DEFINE CORXT65LPHVT /soft64/design-kits/stm/65nm-cmos065_536/CORXT65LPHVT_4.1/CADENCE/CDS5
DEFINE CORXT65GPSVT /soft64/design-kits/stm/65nm-cmos065_536/CORXT65GPSVT_4.1/CADENCE/CDS5
DEFINE CORXT65GPLVT /soft64/design-kits/stm/65nm-cmos065_536/CORXT65GPLVT_4.1/CADENCE/CDS5
DEFINE CORXT65GPHVT /soft64/design-kits/stm/65nm-cmos065_536/CORXT65GPHVT_4.1/CADENCE/CDS5
DEFINE CORL65LPSVT /soft64/design-kits/stm/65nm-cmos065_536/CORL65LPSVT_5.1/CADENCE/CDS5
DEFINE CORL65LPHVT /soft64/design-kits/stm/65nm-cmos065_536/CORL65LPHVT_4.1/CADENCE/CDS5
DEFINE CORL65GPSVT /soft64/design-kits/stm/65nm-cmos065_536/CORL65GPSVT_1.0/CADENCE/CDS5
DEFINE CORI65LPSVT /soft64/design-kits/stm/65nm-cmos065_536/CORI65LPSVT_2.2/CADENCE/CDS5
DEFINE CORI65LPHVT /soft64/design-kits/stm/65nm-cmos065_536/CORI65LPHVT_2.2/CADENCE/CDS5
DEFINE CORE65LPSVT /soft64/design-kits/stm/65nm-cmos065_536/CORE65LPSVT_5.1/CADENCE/CDS5
DEFINE CORE65LPLVT /soft64/design-kits/stm/65nm-cmos065_536/CORE65LPLVT_5.1/CADENCE/CDS5
DEFINE CORE65LPHVT /soft64/design-kits/stm/65nm-cmos065_536/CORE65LPHVT_5.1/CADENCE/CDS5
DEFINE CORE65HV50 /soft64/design-kits/stm/65nm-cmos065_536/CORE65HV50_2.4/CADENCE/CDS5
DEFINE CORE65GPSVT /soft64/design-kits/stm/65nm-cmos065_536/CORE65GPSVT_5.1/CADENCE/CDS5
DEFINE CORE65GPLVT /soft64/design-kits/stm/65nm-cmos065_536/CORE65GPLVT_5.1/CADENCE/CDS5
DEFINE CORE65GPHVT /soft64/design-kits/stm/65nm-cmos065_536/CORE65GPHVT_5.1/CADENCE/CDS5
DEFINE CLOCK65LPSVT /soft64/design-kits/stm/65nm-cmos065_536/CLOCK65LPSVT_3.1/CADENCE/CDS5
DEFINE CLOCK65LPLVT /soft64/design-kits/stm/65nm-cmos065_536/CLOCK65LPLVT_3.1/CADENCE/CDS5
DEFINE CLOCK65LPHVT /soft64/design-kits/stm/65nm-cmos065_536/CLOCK65LPHVT_3.1/CADENCE/CDS5
DEFINE CLOCK65GPSVT /soft64/design-kits/stm/65nm-cmos065_536/CLOCK65GPSVT_3.1/CADENCE/CDS5
DEFINE CLOCK65GPLVT /soft64/design-kits/stm/65nm-cmos065_536/CLOCK65GPLVT_3.1/CADENCE/CDS5
DEFINE CLOCK65GPHVT /soft64/design-kits/stm/65nm-cmos065_536/CLOCK65GPHVT_3.1/CADENCE/CDS5
SOFTINCLUDE /soft64/design-kits/stm/65nm-cmos065_536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/EncounterTechnoKit_cmos065_7m4x0y2z_AP.cdslib
SOFTINCLUDE /soft64/design-kits/stm/65nm-cmos065_536/DK_cmos065lpgp_7m4x0y2z_2V51V8@5.3.6/DK_cmos065lpgp_7m4x0y2z_2V51V8.cdslib
