{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 22 21:21:15 2008 " "Info: Processing started: Fri Feb 22 21:21:15 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off relay_logic -c relay_logic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off relay_logic -c relay_logic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register relay_logic:inst\|counter:LEVEL\|count\[1\] register relay_logic:inst\|counter:LEVEL\|count\[0\] 15.629 ns " "Info: Slack time is 15.629 ns for clock \"clock\" between source register \"relay_logic:inst\|counter:LEVEL\|count\[1\]\" and destination register \"relay_logic:inst\|counter:LEVEL\|count\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "228.78 MHz 4.371 ns " "Info: Fmax is 228.78 MHz (period= 4.371 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.818 ns + Largest register register " "Info: + Largest register to register requirement is 19.818 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.199 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 176 0 168 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.560 ns) 3.199 ns relay_logic:inst\|counter:LEVEL\|count\[0\] 2 REG LC_X52_Y3_N0 16 " "Info: 2: + IC(1.771 ns) + CELL(0.560 ns) = 3.199 ns; Loc. = LC_X52_Y3_N0; Fanout = 16; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.331 ns" { clock relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.64 % ) " "Info: Total cell delay = 1.428 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 55.36 % ) " "Info: Total interconnect delay = 1.771 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.195 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 176 0 168 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.560 ns) 3.195 ns relay_logic:inst\|counter:LEVEL\|count\[1\] 2 REG LC_X52_Y4_N4 16 " "Info: 2: + IC(1.767 ns) + CELL(0.560 ns) = 3.195 ns; Loc. = LC_X52_Y4_N4; Fanout = 16; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.327 ns" { clock relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.69 % ) " "Info: Total cell delay = 1.428 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.767 ns ( 55.31 % ) " "Info: Total interconnect delay = 1.767 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.195 ns" { clock relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.195 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[1] } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.195 ns" { clock relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.195 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[1] } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.195 ns" { clock relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.195 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[1] } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.189 ns - Longest register register " "Info: - Longest register to register delay is 4.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relay_logic:inst\|counter:LEVEL\|count\[1\] 1 REG LC_X52_Y4_N4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y4_N4; Fanout = 16; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.087 ns) 1.192 ns relay_logic:inst\|counter:LEVEL\|count\[2\]~956 2 COMB LC_X52_Y3_N1 1 " "Info: 2: + IC(1.105 ns) + CELL(0.087 ns) = 1.192 ns; Loc. = LC_X52_Y3_N1; Fanout = 1; COMB Node = 'relay_logic:inst\|counter:LEVEL\|count\[2\]~956'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.192 ns" { relay_logic:inst|counter:LEVEL|count[1] relay_logic:inst|counter:LEVEL|count[2]~956 } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.087 ns) 2.387 ns relay_logic:inst\|counter:LEVEL\|count\[2\]~957 3 COMB LC_X52_Y4_N2 4 " "Info: 3: + IC(1.108 ns) + CELL(0.087 ns) = 2.387 ns; Loc. = LC_X52_Y4_N2; Fanout = 4; COMB Node = 'relay_logic:inst\|counter:LEVEL\|count\[2\]~957'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.195 ns" { relay_logic:inst|counter:LEVEL|count[2]~956 relay_logic:inst|counter:LEVEL|count[2]~957 } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.726 ns) 4.189 ns relay_logic:inst\|counter:LEVEL\|count\[0\] 4 REG LC_X52_Y3_N0 16 " "Info: 4: + IC(1.076 ns) + CELL(0.726 ns) = 4.189 ns; Loc. = LC_X52_Y3_N0; Fanout = 16; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.802 ns" { relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 21.48 % ) " "Info: Total cell delay = 0.900 ns ( 21.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.289 ns ( 78.52 % ) " "Info: Total interconnect delay = 3.289 ns ( 78.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.189 ns" { relay_logic:inst|counter:LEVEL|count[1] relay_logic:inst|counter:LEVEL|count[2]~956 relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.189 ns" { relay_logic:inst|counter:LEVEL|count[1] relay_logic:inst|counter:LEVEL|count[2]~956 relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 1.105ns 1.108ns 1.076ns } { 0.000ns 0.087ns 0.087ns 0.726ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.195 ns" { clock relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.195 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[1] } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.189 ns" { relay_logic:inst|counter:LEVEL|count[1] relay_logic:inst|counter:LEVEL|count[2]~956 relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.189 ns" { relay_logic:inst|counter:LEVEL|count[1] relay_logic:inst|counter:LEVEL|count[2]~956 relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 1.105ns 1.108ns 1.076ns } { 0.000ns 0.087ns 0.087ns 0.726ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register relay_logic:inst\|counter:LEVEL\|count\[3\] register relay_logic:inst\|counter:LEVEL\|count\[3\] 1.329 ns " "Info: Minimum slack time is 1.329 ns for clock \"clock\" between source register \"relay_logic:inst\|counter:LEVEL\|count\[3\]\" and destination register \"relay_logic:inst\|counter:LEVEL\|count\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.253 ns + Shortest register register " "Info: + Shortest register to register delay is 1.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relay_logic:inst\|counter:LEVEL\|count\[3\] 1 REG LC_X52_Y3_N5 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y3_N5; Fanout = 13; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.583 ns) 1.253 ns relay_logic:inst\|counter:LEVEL\|count\[3\] 2 REG LC_X52_Y3_N5 13 " "Info: 2: + IC(0.670 ns) + CELL(0.583 ns) = 1.253 ns; Loc. = LC_X52_Y3_N5; Fanout = 13; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.253 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.583 ns ( 46.53 % ) " "Info: Total cell delay = 0.583 ns ( 46.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.670 ns ( 53.47 % ) " "Info: Total interconnect delay = 0.670 ns ( 53.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.253 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.253 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.670ns } { 0.000ns 0.583ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.199 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 176 0 168 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.560 ns) 3.199 ns relay_logic:inst\|counter:LEVEL\|count\[3\] 2 REG LC_X52_Y3_N5 13 " "Info: 2: + IC(1.771 ns) + CELL(0.560 ns) = 3.199 ns; Loc. = LC_X52_Y3_N5; Fanout = 13; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.331 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.64 % ) " "Info: Total cell delay = 1.428 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 55.36 % ) " "Info: Total interconnect delay = 1.771 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.199 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 176 0 168 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.560 ns) 3.199 ns relay_logic:inst\|counter:LEVEL\|count\[3\] 2 REG LC_X52_Y3_N5 13 " "Info: 2: + IC(1.771 ns) + CELL(0.560 ns) = 3.199 ns; Loc. = LC_X52_Y3_N5; Fanout = 13; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.331 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.64 % ) " "Info: Total cell delay = 1.428 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 55.36 % ) " "Info: Total interconnect delay = 1.771 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.253 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.253 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.670ns } { 0.000ns 0.583ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "relay_logic:inst\|counter:LEVEL\|count\[0\] reset clock 4.382 ns register " "Info: tsu for register \"relay_logic:inst\|counter:LEVEL\|count\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is 4.382 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.571 ns + Longest pin register " "Info: + Longest pin to register delay is 7.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns reset 1 PIN PIN_W6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = PIN_W6; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 224 0 168 240 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.142 ns) + CELL(0.332 ns) 5.769 ns relay_logic:inst\|counter:LEVEL\|count\[2\]~957 2 COMB LC_X52_Y4_N2 4 " "Info: 2: + IC(4.142 ns) + CELL(0.332 ns) = 5.769 ns; Loc. = LC_X52_Y4_N2; Fanout = 4; COMB Node = 'relay_logic:inst\|counter:LEVEL\|count\[2\]~957'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.474 ns" { reset relay_logic:inst|counter:LEVEL|count[2]~957 } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.726 ns) 7.571 ns relay_logic:inst\|counter:LEVEL\|count\[0\] 3 REG LC_X52_Y3_N0 16 " "Info: 3: + IC(1.076 ns) + CELL(0.726 ns) = 7.571 ns; Loc. = LC_X52_Y3_N0; Fanout = 16; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.802 ns" { relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 31.08 % ) " "Info: Total cell delay = 2.353 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.218 ns ( 68.92 % ) " "Info: Total interconnect delay = 5.218 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.571 ns" { reset relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.571 ns" { reset reset~out0 relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 0.000ns 4.142ns 1.076ns } { 0.000ns 1.295ns 0.332ns 0.726ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.199 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 176 0 168 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.560 ns) 3.199 ns relay_logic:inst\|counter:LEVEL\|count\[0\] 2 REG LC_X52_Y3_N0 16 " "Info: 2: + IC(1.771 ns) + CELL(0.560 ns) = 3.199 ns; Loc. = LC_X52_Y3_N0; Fanout = 16; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.331 ns" { clock relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.64 % ) " "Info: Total cell delay = 1.428 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 55.36 % ) " "Info: Total interconnect delay = 1.771 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.571 ns" { reset relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.571 ns" { reset reset~out0 relay_logic:inst|counter:LEVEL|count[2]~957 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 0.000ns 4.142ns 1.076ns } { 0.000ns 1.295ns 0.332ns 0.726ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[0] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock pin11\[1\] relay_logic:inst\|counter:LEVEL\|count\[3\] 9.911 ns register " "Info: tco from clock \"clock\" to destination pin \"pin11\[1\]\" through register \"relay_logic:inst\|counter:LEVEL\|count\[3\]\" is 9.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.199 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 176 0 168 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.560 ns) 3.199 ns relay_logic:inst\|counter:LEVEL\|count\[3\] 2 REG LC_X52_Y3_N5 13 " "Info: 2: + IC(1.771 ns) + CELL(0.560 ns) = 3.199 ns; Loc. = LC_X52_Y3_N5; Fanout = 13; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.331 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.64 % ) " "Info: Total cell delay = 1.428 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 55.36 % ) " "Info: Total interconnect delay = 1.771 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.536 ns + Longest register pin " "Info: + Longest register to pin delay is 6.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relay_logic:inst\|counter:LEVEL\|count\[3\] 1 REG LC_X52_Y3_N5 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y3_N5; Fanout = 13; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.459 ns) 1.671 ns relay_logic:inst\|count_to_relays:MAP\|pin11\[1\]~11 2 COMB LC_X52_Y4_N7 1 " "Info: 2: + IC(1.212 ns) + CELL(0.459 ns) = 1.671 ns; Loc. = LC_X52_Y4_N7; Fanout = 1; COMB Node = 'relay_logic:inst\|count_to_relays:MAP\|pin11\[1\]~11'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.671 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|count_to_relays:MAP|pin11[1]~11 } "NODE_NAME" } } { "count_to_relays.v" "" { Text "K:/ece480/verilog/relay_logic/count_to_relays.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(2.495 ns) 6.536 ns pin11\[1\] 3 PIN PIN_N7 0 " "Info: 3: + IC(2.370 ns) + CELL(2.495 ns) = 6.536 ns; Loc. = PIN_N7; Fanout = 0; PIN Node = 'pin11\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.865 ns" { relay_logic:inst|count_to_relays:MAP|pin11[1]~11 pin11[1] } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 192 400 576 208 "pin11\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.954 ns ( 45.20 % ) " "Info: Total cell delay = 2.954 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.582 ns ( 54.80 % ) " "Info: Total interconnect delay = 3.582 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.536 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|count_to_relays:MAP|pin11[1]~11 pin11[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.536 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|count_to_relays:MAP|pin11[1]~11 pin11[1] } { 0.000ns 1.212ns 2.370ns } { 0.000ns 0.459ns 2.495ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.199 ns" { clock relay_logic:inst|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.199 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.771ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.536 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|count_to_relays:MAP|pin11[1]~11 pin11[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.536 ns" { relay_logic:inst|counter:LEVEL|count[3] relay_logic:inst|count_to_relays:MAP|pin11[1]~11 pin11[1] } { 0.000ns 1.212ns 2.370ns } { 0.000ns 0.459ns 2.495ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "relay_logic:inst\|counter:LEVEL\|count\[1\] reset clock -2.527 ns register " "Info: th for register \"relay_logic:inst\|counter:LEVEL\|count\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.195 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 176 0 168 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.560 ns) 3.195 ns relay_logic:inst\|counter:LEVEL\|count\[1\] 2 REG LC_X52_Y4_N4 16 " "Info: 2: + IC(1.767 ns) + CELL(0.560 ns) = 3.195 ns; Loc. = LC_X52_Y4_N4; Fanout = 16; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.327 ns" { clock relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.69 % ) " "Info: Total cell delay = 1.428 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.767 ns ( 55.31 % ) " "Info: Total interconnect delay = 1.767 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.195 ns" { clock relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.195 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[1] } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.822 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns reset 1 PIN PIN_W6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = PIN_W6; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "test.bdf" "" { Schematic "K:/ece480/verilog/relay_logic/test.bdf" { { 224 0 168 240 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.364 ns) 5.822 ns relay_logic:inst\|counter:LEVEL\|count\[1\] 2 REG LC_X52_Y4_N4 16 " "Info: 2: + IC(4.163 ns) + CELL(0.364 ns) = 5.822 ns; Loc. = LC_X52_Y4_N4; Fanout = 16; REG Node = 'relay_logic:inst\|counter:LEVEL\|count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.527 ns" { reset relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 28.50 % ) " "Info: Total cell delay = 1.659 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 71.50 % ) " "Info: Total interconnect delay = 4.163 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.822 ns" { reset relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.822 ns" { reset reset~out0 relay_logic:inst|counter:LEVEL|count[1] } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.295ns 0.364ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.195 ns" { clock relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.195 ns" { clock clock~out0 relay_logic:inst|counter:LEVEL|count[1] } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.822 ns" { reset relay_logic:inst|counter:LEVEL|count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.822 ns" { reset reset~out0 relay_logic:inst|counter:LEVEL|count[1] } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.295ns 0.364ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 22 21:21:16 2008 " "Info: Processing ended: Fri Feb 22 21:21:16 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
