{
  "module_name": "port.h",
  "hash_id": "a9f3753a5e1cea864ff641e0ea696543362324c02ebbd0c79daaa3074e94b034",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/mv88e6xxx/port.h",
  "human_readable_source": " \n \n\n#ifndef _MV88E6XXX_PORT_H\n#define _MV88E6XXX_PORT_H\n\n#include \"chip.h\"\n\n \n#define MV88E6XXX_PORT_STS\t\t\t0x00\n#define MV88E6XXX_PORT_STS_PAUSE_EN\t\t0x8000\n#define MV88E6XXX_PORT_STS_MY_PAUSE\t\t0x4000\n#define MV88E6XXX_PORT_STS_HD_FLOW\t\t0x2000\n#define MV88E6XXX_PORT_STS_PHY_DETECT\t\t0x1000\n#define MV88E6250_PORT_STS_LINK\t\t\t\t0x1000\n#define MV88E6250_PORT_STS_PORTMODE_MASK\t\t0x0f00\n#define MV88E6250_PORT_STS_PORTMODE_PHY_10_HALF\t\t0x0800\n#define MV88E6250_PORT_STS_PORTMODE_PHY_100_HALF\t0x0900\n#define MV88E6250_PORT_STS_PORTMODE_PHY_10_FULL\t\t0x0a00\n#define MV88E6250_PORT_STS_PORTMODE_PHY_100_FULL\t0x0b00\n#define MV88E6250_PORT_STS_PORTMODE_MII_10_HALF\t\t0x0c00\n#define MV88E6250_PORT_STS_PORTMODE_MII_100_HALF\t0x0d00\n#define MV88E6250_PORT_STS_PORTMODE_MII_10_FULL\t\t0x0e00\n#define MV88E6250_PORT_STS_PORTMODE_MII_100_FULL\t0x0f00\n#define MV88E6XXX_PORT_STS_LINK\t\t\t0x0800\n#define MV88E6XXX_PORT_STS_DUPLEX\t\t0x0400\n#define MV88E6XXX_PORT_STS_SPEED_MASK\t\t0x0300\n#define MV88E6XXX_PORT_STS_SPEED_10\t\t0x0000\n#define MV88E6XXX_PORT_STS_SPEED_100\t\t0x0100\n#define MV88E6XXX_PORT_STS_SPEED_1000\t\t0x0200\n#define MV88E6XXX_PORT_STS_SPEED_10000\t\t0x0300\n#define MV88E6352_PORT_STS_EEE\t\t\t0x0040\n#define MV88E6165_PORT_STS_AM_DIS\t\t0x0040\n#define MV88E6185_PORT_STS_MGMII\t\t0x0040\n#define MV88E6XXX_PORT_STS_TX_PAUSED\t\t0x0020\n#define MV88E6XXX_PORT_STS_FLOW_CTL\t\t0x0010\n#define MV88E6XXX_PORT_STS_CMODE_MASK\t\t0x000f\n#define MV88E6XXX_PORT_STS_CMODE_MII_PHY\t0x0001\n#define MV88E6XXX_PORT_STS_CMODE_MII\t\t0x0002\n#define MV88E6XXX_PORT_STS_CMODE_GMII\t\t0x0003\n#define MV88E6XXX_PORT_STS_CMODE_RMII_PHY\t0x0004\n#define MV88E6XXX_PORT_STS_CMODE_RMII\t\t0x0005\n#define MV88E6XXX_PORT_STS_CMODE_RGMII\t\t0x0007\n#define MV88E6XXX_PORT_STS_CMODE_100BASEX\t0x0008\n#define MV88E6XXX_PORT_STS_CMODE_1000BASEX\t0x0009\n#define MV88E6XXX_PORT_STS_CMODE_SGMII\t\t0x000a\n#define MV88E6XXX_PORT_STS_CMODE_2500BASEX\t0x000b\n#define MV88E6XXX_PORT_STS_CMODE_XAUI\t\t0x000c\n#define MV88E6XXX_PORT_STS_CMODE_RXAUI\t\t0x000d\n#define MV88E6393X_PORT_STS_CMODE_5GBASER\t0x000c\n#define MV88E6393X_PORT_STS_CMODE_10GBASER\t0x000d\n#define MV88E6393X_PORT_STS_CMODE_USXGMII\t0x000e\n#define MV88E6185_PORT_STS_CDUPLEX\t\t0x0008\n#define MV88E6185_PORT_STS_CMODE_MASK\t\t0x0007\n#define MV88E6185_PORT_STS_CMODE_GMII_FD\t0x0000\n#define MV88E6185_PORT_STS_CMODE_MII_100_FD_PS\t0x0001\n#define MV88E6185_PORT_STS_CMODE_MII_100\t0x0002\n#define MV88E6185_PORT_STS_CMODE_MII_10\t\t0x0003\n#define MV88E6185_PORT_STS_CMODE_SERDES\t\t0x0004\n#define MV88E6185_PORT_STS_CMODE_1000BASE_X\t0x0005\n#define MV88E6185_PORT_STS_CMODE_PHY\t\t0x0006\n#define MV88E6185_PORT_STS_CMODE_DISABLED\t0x0007\n\n \n#define MV88E6XXX_PORT_MAC_CTL\t\t\t\t0x01\n#define MV88E6XXX_PORT_MAC_CTL_RGMII_DELAY_RXCLK\t0x8000\n#define MV88E6XXX_PORT_MAC_CTL_RGMII_DELAY_TXCLK\t0x4000\n#define MV88E6185_PORT_MAC_CTL_SYNC_OK\t\t\t0x4000\n#define MV88E6390_PORT_MAC_CTL_FORCE_SPEED\t\t0x2000\n#define MV88E6390_PORT_MAC_CTL_ALTSPEED\t\t\t0x1000\n#define MV88E6352_PORT_MAC_CTL_200BASE\t\t\t0x1000\n#define MV88E6XXX_PORT_MAC_CTL_EEE\t\t\t0x0200\n#define MV88E6XXX_PORT_MAC_CTL_FORCE_EEE\t\t0x0100\n#define MV88E6185_PORT_MAC_CTL_AN_EN\t\t\t0x0400\n#define MV88E6185_PORT_MAC_CTL_AN_RESTART\t\t0x0200\n#define MV88E6185_PORT_MAC_CTL_AN_DONE\t\t\t0x0100\n#define MV88E6XXX_PORT_MAC_CTL_FC\t\t\t0x0080\n#define MV88E6XXX_PORT_MAC_CTL_FORCE_FC\t\t\t0x0040\n#define MV88E6XXX_PORT_MAC_CTL_LINK_UP\t\t\t0x0020\n#define MV88E6XXX_PORT_MAC_CTL_FORCE_LINK\t\t0x0010\n#define MV88E6XXX_PORT_MAC_CTL_DUPLEX_FULL\t\t0x0008\n#define MV88E6XXX_PORT_MAC_CTL_FORCE_DUPLEX\t\t0x0004\n#define MV88E6XXX_PORT_MAC_CTL_SPEED_MASK\t\t0x0003\n#define MV88E6XXX_PORT_MAC_CTL_SPEED_10\t\t\t0x0000\n#define MV88E6XXX_PORT_MAC_CTL_SPEED_100\t\t0x0001\n#define MV88E6065_PORT_MAC_CTL_SPEED_200\t\t0x0002\n#define MV88E6XXX_PORT_MAC_CTL_SPEED_1000\t\t0x0002\n#define MV88E6390_PORT_MAC_CTL_SPEED_10000\t\t0x0003\n#define MV88E6XXX_PORT_MAC_CTL_SPEED_UNFORCED\t\t0x0003\n\n \n#define MV88E6097_PORT_JAM_CTL\t\t\t0x02\n#define MV88E6097_PORT_JAM_CTL_LIMIT_OUT_MASK\t0xff00\n#define MV88E6097_PORT_JAM_CTL_LIMIT_IN_MASK\t0x00ff\n\n \n#define MV88E6390_PORT_FLOW_CTL\t\t\t0x02\n#define MV88E6390_PORT_FLOW_CTL_UPDATE\t\t0x8000\n#define MV88E6390_PORT_FLOW_CTL_PTR_MASK\t0x7f00\n#define MV88E6390_PORT_FLOW_CTL_LIMIT_IN\t0x0000\n#define MV88E6390_PORT_FLOW_CTL_LIMIT_OUT\t0x0100\n#define MV88E6390_PORT_FLOW_CTL_DATA_MASK\t0x00ff\n\n \n#define MV88E6XXX_PORT_SWITCH_ID\t\t0x03\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_MASK\t0xfff0\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6020\t0x0200\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6071\t0x0710\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6085\t0x04a0\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6095\t0x0950\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6097\t0x0990\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6190X\t0x0a00\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6390X\t0x0a10\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6131\t0x1060\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6320\t0x1150\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6123\t0x1210\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6161\t0x1610\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6165\t0x1650\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6171\t0x1710\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6172\t0x1720\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6175\t0x1750\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6176\t0x1760\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6190\t0x1900\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6191\t0x1910\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6191X\t0x1920\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6193X\t0x1930\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6185\t0x1a70\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6220\t0x2200\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6240\t0x2400\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6250\t0x2500\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6361\t0x2610\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6290\t0x2900\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6321\t0x3100\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6141\t0x3400\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6341\t0x3410\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6352\t0x3520\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6350\t0x3710\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6351\t0x3750\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6390\t0x3900\n#define MV88E6XXX_PORT_SWITCH_ID_PROD_6393X\t0x3930\n#define MV88E6XXX_PORT_SWITCH_ID_REV_MASK\t0x000f\n\n \n#define MV88E6XXX_PORT_CTL0\t\t\t\t\t0x04\n#define MV88E6XXX_PORT_CTL0_USE_CORE_TAG\t\t\t0x8000\n#define MV88E6XXX_PORT_CTL0_SA_FILT_MASK\t\t\t0xc000\n#define MV88E6XXX_PORT_CTL0_SA_FILT_DISABLED\t\t\t0x0000\n#define MV88E6XXX_PORT_CTL0_SA_FILT_DROP_ON_LOCK\t\t0x4000\n#define MV88E6XXX_PORT_CTL0_SA_FILT_DROP_ON_UNLOCK\t\t0x8000\n#define MV88E6XXX_PORT_CTL0_SA_FILT_DROP_ON_CPU\t\t0xc000\n#define MV88E6XXX_PORT_CTL0_EGRESS_MODE_MASK\t\t\t0x3000\n#define MV88E6XXX_PORT_CTL0_EGRESS_MODE_UNMODIFIED\t\t0x0000\n#define MV88E6XXX_PORT_CTL0_EGRESS_MODE_UNTAGGED\t\t0x1000\n#define MV88E6XXX_PORT_CTL0_EGRESS_MODE_TAGGED\t\t\t0x2000\n#define MV88E6XXX_PORT_CTL0_EGRESS_MODE_ETHER_TYPE_DSA\t\t0x3000\n#define MV88E6XXX_PORT_CTL0_HEADER\t\t\t\t0x0800\n#define MV88E6XXX_PORT_CTL0_IGMP_MLD_SNOOP\t\t\t0x0400\n#define MV88E6XXX_PORT_CTL0_DOUBLE_TAG\t\t\t\t0x0200\n#define MV88E6XXX_PORT_CTL0_FRAME_MODE_MASK\t\t\t0x0300\n#define MV88E6XXX_PORT_CTL0_FRAME_MODE_NORMAL\t\t\t0x0000\n#define MV88E6XXX_PORT_CTL0_FRAME_MODE_DSA\t\t\t0x0100\n#define MV88E6XXX_PORT_CTL0_FRAME_MODE_PROVIDER\t\t\t0x0200\n#define MV88E6XXX_PORT_CTL0_FRAME_MODE_ETHER_TYPE_DSA\t\t0x0300\n#define MV88E6XXX_PORT_CTL0_DSA_TAG\t\t\t\t0x0100\n#define MV88E6XXX_PORT_CTL0_VLAN_TUNNEL\t\t\t\t0x0080\n#define MV88E6XXX_PORT_CTL0_TAG_IF_BOTH\t\t\t\t0x0040\n#define MV88E6185_PORT_CTL0_USE_IP\t\t\t\t0x0020\n#define MV88E6185_PORT_CTL0_USE_TAG\t\t\t\t0x0010\n#define MV88E6185_PORT_CTL0_FORWARD_UNKNOWN\t\t\t0x0004\n#define MV88E6352_PORT_CTL0_EGRESS_FLOODS_UC\t\t\t0x0004\n#define MV88E6352_PORT_CTL0_EGRESS_FLOODS_MC\t\t\t0x0008\n#define MV88E6XXX_PORT_CTL0_STATE_MASK\t\t\t\t0x0003\n#define MV88E6XXX_PORT_CTL0_STATE_DISABLED\t\t\t0x0000\n#define MV88E6XXX_PORT_CTL0_STATE_BLOCKING\t\t\t0x0001\n#define MV88E6XXX_PORT_CTL0_STATE_LEARNING\t\t\t0x0002\n#define MV88E6XXX_PORT_CTL0_STATE_FORWARDING\t\t\t0x0003\n\n \n#define MV88E6XXX_PORT_CTL1\t\t\t0x05\n#define MV88E6XXX_PORT_CTL1_MESSAGE_PORT\t0x8000\n#define MV88E6XXX_PORT_CTL1_TRUNK_PORT\t\t0x4000\n#define MV88E6XXX_PORT_CTL1_TRUNK_ID_MASK\t0x0f00\n#define MV88E6XXX_PORT_CTL1_TRUNK_ID_SHIFT\t8\n#define MV88E6XXX_PORT_CTL1_FID_11_4_MASK\t0x00ff\n\n \n#define MV88E6XXX_PORT_BASE_VLAN\t\t0x06\n#define MV88E6XXX_PORT_BASE_VLAN_FID_3_0_MASK\t0xf000\n\n \n#define MV88E6XXX_PORT_DEFAULT_VLAN\t\t0x07\n#define MV88E6XXX_PORT_DEFAULT_VLAN_MASK\t0x0fff\n\n \n#define MV88E6XXX_PORT_CTL2\t\t\t\t0x08\n#define MV88E6XXX_PORT_CTL2_IGNORE_FCS\t\t\t0x8000\n#define MV88E6XXX_PORT_CTL2_VTU_PRI_OVERRIDE\t\t0x4000\n#define MV88E6XXX_PORT_CTL2_SA_PRIO_OVERRIDE\t\t0x2000\n#define MV88E6XXX_PORT_CTL2_DA_PRIO_OVERRIDE\t\t0x1000\n#define MV88E6XXX_PORT_CTL2_JUMBO_MODE_MASK\t\t0x3000\n#define MV88E6XXX_PORT_CTL2_JUMBO_MODE_1522\t\t0x0000\n#define MV88E6XXX_PORT_CTL2_JUMBO_MODE_2048\t\t0x1000\n#define MV88E6XXX_PORT_CTL2_JUMBO_MODE_10240\t\t0x2000\n#define MV88E6XXX_PORT_CTL2_8021Q_MODE_MASK\t\t0x0c00\n#define MV88E6XXX_PORT_CTL2_8021Q_MODE_DISABLED\t\t0x0000\n#define MV88E6XXX_PORT_CTL2_8021Q_MODE_FALLBACK\t\t0x0400\n#define MV88E6XXX_PORT_CTL2_8021Q_MODE_CHECK\t\t0x0800\n#define MV88E6XXX_PORT_CTL2_8021Q_MODE_SECURE\t\t0x0c00\n#define MV88E6XXX_PORT_CTL2_DISCARD_TAGGED\t\t0x0200\n#define MV88E6XXX_PORT_CTL2_DISCARD_UNTAGGED\t\t0x0100\n#define MV88E6XXX_PORT_CTL2_MAP_DA\t\t\t0x0080\n#define MV88E6XXX_PORT_CTL2_DEFAULT_FORWARD\t\t0x0040\n#define MV88E6XXX_PORT_CTL2_EGRESS_MONITOR\t\t0x0020\n#define MV88E6XXX_PORT_CTL2_INGRESS_MONITOR\t\t0x0010\n#define MV88E6095_PORT_CTL2_CPU_PORT_MASK\t\t0x000f\n\n \n#define MV88E6XXX_PORT_EGRESS_RATE_CTL1\t\t0x09\n\n \n#define MV88E6XXX_PORT_EGRESS_RATE_CTL2\t\t0x0a\n\n \n#define MV88E6XXX_PORT_ASSOC_VECTOR\t\t\t0x0b\n#define MV88E6XXX_PORT_ASSOC_VECTOR_HOLD_AT_1\t\t0x8000\n#define MV88E6XXX_PORT_ASSOC_VECTOR_INT_AGE_OUT\t\t0x4000\n#define MV88E6XXX_PORT_ASSOC_VECTOR_LOCKED_PORT\t\t0x2000\n#define MV88E6XXX_PORT_ASSOC_VECTOR_IGNORE_WRONG\t0x1000\n#define MV88E6XXX_PORT_ASSOC_VECTOR_REFRESH_LOCKED\t0x0800\n\n \n#define MV88E6XXX_PORT_ATU_CTL\t\t0x0c\n\n \n#define MV88E6XXX_PORT_PRI_OVERRIDE\t0x0d\n\n \n#define MV88E6XXX_PORT_POLICY_CTL\t\t0x0e\n#define MV88E6XXX_PORT_POLICY_CTL_DA_MASK\t0xc000\n#define MV88E6XXX_PORT_POLICY_CTL_SA_MASK\t0x3000\n#define MV88E6XXX_PORT_POLICY_CTL_VTU_MASK\t0x0c00\n#define MV88E6XXX_PORT_POLICY_CTL_ETYPE_MASK\t0x0300\n#define MV88E6XXX_PORT_POLICY_CTL_PPPOE_MASK\t0x00c0\n#define MV88E6XXX_PORT_POLICY_CTL_VBAS_MASK\t0x0030\n#define MV88E6XXX_PORT_POLICY_CTL_OPT82_MASK\t0x000c\n#define MV88E6XXX_PORT_POLICY_CTL_UDP_MASK\t0x0003\n#define MV88E6XXX_PORT_POLICY_CTL_NORMAL\t0x0000\n#define MV88E6XXX_PORT_POLICY_CTL_MIRROR\t0x0001\n#define MV88E6XXX_PORT_POLICY_CTL_TRAP\t\t0x0002\n#define MV88E6XXX_PORT_POLICY_CTL_DISCARD\t0x0003\n\n \n#define MV88E6393X_PORT_POLICY_MGMT_CTL\t\t\t\t0x0e\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_UPDATE\t\t\t0x8000\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_PTR_MASK\t\t0x3f00\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_DATA_MASK\t\t0x00ff\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_PTR_01C280000000XLO\t0x2000\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_PTR_01C280000000XHI\t0x2100\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_PTR_01C280000002XLO\t0x2400\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_PTR_01C280000002XHI\t0x2500\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_PTR_INGRESS_DEST\t0x3000\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_PTR_CPU_DEST\t\t0x3800\n#define MV88E6393X_PORT_POLICY_MGMT_CTL_CPU_DEST_MGMTPRI\t0x00e0\n\n \n#define MV88E6XXX_PORT_ETH_TYPE\t\t0x0f\n#define MV88E6XXX_PORT_ETH_TYPE_DEFAULT\t0x9100\n\n \n#define MV88E6XXX_PORT_IN_DISCARD_LO\t0x10\n\n \n#define MV88E6393X_PORT_EPC_CMD\t\t0x10\n#define MV88E6393X_PORT_EPC_CMD_BUSY\t0x8000\n#define MV88E6393X_PORT_EPC_CMD_WRITE\t0x3000\n#define MV88E6393X_PORT_EPC_INDEX_PORT_ETYPE\t0x02\n\n \n#define MV88E6393X_PORT_EPC_DATA\t0x11\n\n \n#define MV88E6XXX_PORT_IN_DISCARD_HI\t0x11\n\n \n#define MV88E6XXX_PORT_IN_FILTERED\t0x12\n\n \n#define MV88E6XXX_PORT_OUT_FILTERED\t0x13\n\n \n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE\t\t\t0x18\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_UPDATE\t\t0x8000\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_MASK\t\t\t0x7000\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_INGRESS_PCP\t\t0x0000\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_EGRESS_GREEN_PCP\t0x1000\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_EGRESS_YELLOW_PCP\t0x2000\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_EGRESS_AVB_PCP\t0x3000\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_EGRESS_GREEN_DSCP\t0x5000\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_EGRESS_YELLOW_DSCP\t0x6000\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_EGRESS_AVB_DSCP\t0x7000\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_PTR_MASK\t\t0x0e00\n#define MV88E6390_PORT_IEEE_PRIO_MAP_TABLE_DATA_MASK\t\t0x01ff\n\n \n#define MV88E6095_PORT_IEEE_PRIO_REMAP_0123\t0x18\n\n \n#define MV88E6095_PORT_IEEE_PRIO_REMAP_4567\t0x19\n\n \n#define MV88E6XXX_PORT_RESERVED_1A\t\t0x1a\n#define MV88E6XXX_PORT_RESERVED_1A_BUSY\t\t0x8000\n#define MV88E6XXX_PORT_RESERVED_1A_WRITE\t0x4000\n#define MV88E6XXX_PORT_RESERVED_1A_READ\t\t0x0000\n#define MV88E6XXX_PORT_RESERVED_1A_PORT_SHIFT\t5\n#define MV88E6XXX_PORT_RESERVED_1A_BLOCK_SHIFT\t10\n#define MV88E6XXX_PORT_RESERVED_1A_CTRL_PORT\t0x04\n#define MV88E6XXX_PORT_RESERVED_1A_DATA_PORT\t0x05\n#define MV88E6341_PORT_RESERVED_1A_FORCE_CMODE\t0x8000\n#define MV88E6341_PORT_RESERVED_1A_SGMII_AN\t0x2000\n\nint mv88e6xxx_port_read(struct mv88e6xxx_chip *chip, int port, int reg,\n\t\t\tu16 *val);\nint mv88e6xxx_port_write(struct mv88e6xxx_chip *chip, int port, int reg,\n\t\t\t u16 val);\nint mv88e6xxx_port_wait_bit(struct mv88e6xxx_chip *chip, int port, int reg,\n\t\t\t    int bit, int val);\n\nint mv88e6185_port_set_pause(struct mv88e6xxx_chip *chip, int port,\n\t\t\t     int pause);\nint mv88e6320_port_set_rgmii_delay(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t   phy_interface_t mode);\nint mv88e6352_port_set_rgmii_delay(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t   phy_interface_t mode);\nint mv88e6390_port_set_rgmii_delay(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t   phy_interface_t mode);\n\nint mv88e6xxx_port_set_link(struct mv88e6xxx_chip *chip, int port, int link);\n\nint mv88e6xxx_port_sync_link(struct mv88e6xxx_chip *chip, int port, unsigned int mode, bool isup);\nint mv88e6185_port_sync_link(struct mv88e6xxx_chip *chip, int port, unsigned int mode, bool isup);\n\nint mv88e6185_port_set_speed_duplex(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t    int speed, int duplex);\nint mv88e6250_port_set_speed_duplex(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t    int speed, int duplex);\nint mv88e6341_port_set_speed_duplex(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t    int speed, int duplex);\nint mv88e6352_port_set_speed_duplex(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t    int speed, int duplex);\nint mv88e6390_port_set_speed_duplex(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t    int speed, int duplex);\nint mv88e6390x_port_set_speed_duplex(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t     int speed, int duplex);\nint mv88e6393x_port_set_speed_duplex(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t     int speed, int duplex);\n\nphy_interface_t mv88e6341_port_max_speed_mode(struct mv88e6xxx_chip *chip,\n\t\t\t\t\t      int port);\nphy_interface_t mv88e6390_port_max_speed_mode(struct mv88e6xxx_chip *chip,\n\t\t\t\t\t      int port);\nphy_interface_t mv88e6390x_port_max_speed_mode(struct mv88e6xxx_chip *chip,\n\t\t\t\t\t       int port);\nphy_interface_t mv88e6393x_port_max_speed_mode(struct mv88e6xxx_chip *chip,\n\t\t\t\t\t       int port);\n\nint mv88e6xxx_port_set_state(struct mv88e6xxx_chip *chip, int port, u8 state);\n\nint mv88e6xxx_port_set_vlan_map(struct mv88e6xxx_chip *chip, int port, u16 map);\n\nint mv88e6xxx_port_get_fid(struct mv88e6xxx_chip *chip, int port, u16 *fid);\nint mv88e6xxx_port_set_fid(struct mv88e6xxx_chip *chip, int port, u16 fid);\n\nint mv88e6xxx_port_get_pvid(struct mv88e6xxx_chip *chip, int port, u16 *pvid);\nint mv88e6xxx_port_set_pvid(struct mv88e6xxx_chip *chip, int port, u16 pvid);\n\nint mv88e6xxx_port_set_lock(struct mv88e6xxx_chip *chip, int port,\n\t\t\t    bool locked);\n\nint mv88e6xxx_port_set_8021q_mode(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t  u16 mode);\nint mv88e6095_port_tag_remap(struct mv88e6xxx_chip *chip, int port);\nint mv88e6390_port_tag_remap(struct mv88e6xxx_chip *chip, int port);\nint mv88e6xxx_port_set_egress_mode(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t   enum mv88e6xxx_egress_mode mode);\nint mv88e6085_port_set_frame_mode(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t  enum mv88e6xxx_frame_mode mode);\nint mv88e6351_port_set_frame_mode(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t  enum mv88e6xxx_frame_mode mode);\nint mv88e6185_port_set_forward_unknown(struct mv88e6xxx_chip *chip,\n\t\t\t\t       int port, bool unicast);\nint mv88e6185_port_set_default_forward(struct mv88e6xxx_chip *chip,\n\t\t\t\t       int port, bool multicast);\nint mv88e6352_port_set_ucast_flood(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t   bool unicast);\nint mv88e6352_port_set_mcast_flood(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t   bool multicast);\nint mv88e6352_port_set_policy(struct mv88e6xxx_chip *chip, int port,\n\t\t\t      enum mv88e6xxx_policy_mapping mapping,\n\t\t\t      enum mv88e6xxx_policy_action action);\nint mv88e6393x_port_set_policy(struct mv88e6xxx_chip *chip, int port,\n\t\t\t       enum mv88e6xxx_policy_mapping mapping,\n\t\t\t       enum mv88e6xxx_policy_action action);\nint mv88e6351_port_set_ether_type(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t  u16 etype);\nint mv88e6393x_set_egress_port(struct mv88e6xxx_chip *chip,\n\t\t\t       enum mv88e6xxx_egress_direction direction,\n\t\t\t       int port);\nint mv88e6393x_port_set_upstream_port(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t      int upstream_port);\nint mv88e6393x_port_mgmt_rsvd2cpu(struct mv88e6xxx_chip *chip);\nint mv88e6393x_port_set_ether_type(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t   u16 etype);\nint mv88e6xxx_port_set_message_port(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t    bool message_port);\nint mv88e6xxx_port_set_trunk(struct mv88e6xxx_chip *chip, int port,\n\t\t\t     bool trunk, u8 id);\nint mv88e6165_port_set_jumbo_size(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t  size_t size);\nint mv88e6095_port_egress_rate_limiting(struct mv88e6xxx_chip *chip, int port);\nint mv88e6097_port_egress_rate_limiting(struct mv88e6xxx_chip *chip, int port);\nint mv88e6xxx_port_set_assoc_vector(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t    u16 pav);\nint mv88e6097_port_pause_limit(struct mv88e6xxx_chip *chip, int port, u8 in,\n\t\t\t       u8 out);\nint mv88e6390_port_pause_limit(struct mv88e6xxx_chip *chip, int port, u8 in,\n\t\t\t       u8 out);\nint mv88e6341_port_set_cmode(struct mv88e6xxx_chip *chip, int port,\n\t\t\t     phy_interface_t mode);\nint mv88e6390_port_set_cmode(struct mv88e6xxx_chip *chip, int port,\n\t\t\t     phy_interface_t mode);\nint mv88e6390x_port_set_cmode(struct mv88e6xxx_chip *chip, int port,\n\t\t\t      phy_interface_t mode);\nint mv88e6393x_port_set_cmode(struct mv88e6xxx_chip *chip, int port,\n\t\t\t      phy_interface_t mode);\nint mv88e6185_port_get_cmode(struct mv88e6xxx_chip *chip, int port, u8 *cmode);\nint mv88e6352_port_get_cmode(struct mv88e6xxx_chip *chip, int port, u8 *cmode);\nint mv88e6xxx_port_drop_untagged(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t bool drop_untagged);\nint mv88e6xxx_port_set_map_da(struct mv88e6xxx_chip *chip, int port, bool map);\nint mv88e6095_port_set_upstream_port(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t     int upstream_port);\nint mv88e6xxx_port_set_mirror(struct mv88e6xxx_chip *chip, int port,\n\t\t\t      enum mv88e6xxx_egress_direction direction,\n\t\t\t      bool mirror);\n\nint mv88e6xxx_port_disable_learn_limit(struct mv88e6xxx_chip *chip, int port);\nint mv88e6xxx_port_disable_pri_override(struct mv88e6xxx_chip *chip, int port);\n\nint mv88e6xxx_port_hidden_write(struct mv88e6xxx_chip *chip, int block,\n\t\t\t\tint port, int reg, u16 val);\nint mv88e6xxx_port_hidden_wait(struct mv88e6xxx_chip *chip);\nint mv88e6xxx_port_hidden_read(struct mv88e6xxx_chip *chip, int block, int port,\n\t\t\t       int reg, u16 *val);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}