set tool_name "ModelSim (VHDL)"
set corner_file_list {
	{{"Slow Model"} {sub_2bits_while.vho sub_2bits_while_vhd.sdo}}
}
