{
  "title": "Digital_Logic - Digital_Logic — Slot 8 (15 Questions)",
  "duration": 42,
  "sections": [
    {
      "name": "Digital_Logic — Slot 8",
      "questions": [
        {
          "id": 1,
          "question": "<p>A half adder is implemented with XOR and AND gates. A full Combinational Circuit is implemented with two half Combinational Circuits and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary Combinational Circuit is implemented by using four full Combinational Circuits. The total propagation time of this 4-bit binary Combinational Circuit in microseconds is____________. <br><br><strong>(GATE CSE 2015 SET-2)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "19.2",
          "marks": 2,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/8250/gate2015-2-55#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p>The number of min-terms after minimizing the following Boolean Algebra is _________. <br>\\({[{D}'+A{B}'+{A}'C+A{C}'D+{A}'{C}'{D}]}'\\) <br><br><strong>(GATE CSE 2015 SET-2)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "1",
          "marks": 2,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/8162/gate2015-2-45#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>The minimum number of JK flip-flops required to construct a synchronous counter with the count sequence (0,0,1,1,2,2,3,3,0,0,...) is __________ . <br><br><strong>(GATE CSE 2015 SET-2)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "3",
          "marks": 1,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/8054/gate2015-2-7#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>A positive edge-triggered D flip-flop is connected to a positive edge-triggered JK flip-flop as follows. The Q output of the D flip-flop is connected to both the J and K inputs of the JK flip-flop, while the Q output of the JK flip-flop is connected to the input of the D flip-flop. Initially, the output of the D flip-flop is set to logic one and the output of the JK flip-flop is cleared. Which one of the following is the bit sequence (including the initial state) generated at the Q output of the JK flip-flop when the flip-flops are connected to a free-running common clock? Assume that J=K=1 is the toggle mode and J=K=0 is the state-holding mode of the JK flip-flop. Both the flip-flops have non-zero propagation delays. <br><br><strong>(GATE CSE 2015 SET-1)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>0110110...</p>",
            "<b>B.</b> <p>0100100...</p>",
            "<b>C.</b> <p>0100100...</p>",
            "<b>D.</b> <p>011001100...</p>"
          ],
          "correct_answer": "<b>A.</b> <p>0110110...</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/8287/gate2015-1-43#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>Consider the operations <br> \\(f(X,Y,Z)=X'YZ+XY'+Y'Z'\\) and \\( g(X,Y,Z)=X'YZ+X'YZ'+XY\\). <br> Which one of the following is correct? <br><br><strong>(GATE CSE 2015 SET-1)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Both {f} and {g} are functionally complete</p>",
            "<b>B.</b> <p>Only {f} is functionally complete</p>",
            "<b>C.</b> <p>Only {g} is functionally complete</p>",
            "<b>D.</b> <p>Neither {f} nor {g} is functionally complete</p>"
          ],
          "correct_answer": "<b>B.</b> <p>Only {f} is functionally complete</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/8294/gate2015-1-33#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>Consider a 4-bit Johnson counter with an initial value of 0000. The counting sequence of this counter is <br><br><strong>(GATE CSE 2015 SET-1)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>0, 1, 3, 7, 15, 14, 12, 8, 0</p>",
            "<b>B.</b> <p>0, 1, 3, 5, 7, 9, 11, 13, 15, 0</p>",
            "<b>C.</b> <p>0, 2, 4, 6, 8, 10, 12, 14, 0</p>",
            "<b>D.</b> <p>0, 8, 12, 14, 15, 7, 3, 1, 0</p>"
          ],
          "correct_answer": "<b>D.</b> <p>0, 8, 12, 14, 15, 7, 3, 1, 0</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/8219/gate2015-1-11#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>Which of the following is not valid Boolean algebra rule ? <br><br><strong>(ISRO CSE 2014)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(X . X=X\\)</p>",
            "<b>B.</b> <p>\\((X+Y) . X=X\\)</p>",
            "<b>C.</b> <p>\\(\\bar{X}+X Y=Y\\)</p>",
            "<b>D.</b> <p>\\((X+Y) \\cdot(X+Z)=X+Y Z\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(\\bar{X}+X Y=Y\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/52781/isro2014-56\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>Consider the logic circuit given below.<br><br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q53_ae983511.jpg\"><br>The inverter, AND and OR gates have delays of 6, 10 and 11 nanoseconds respectively. Assuming that wire delays are negligible, what is the duration of glitch for Q before it becomes stable? <br><br><strong>(ISRO CSE 2014)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>5</p>",
            "<b>B.</b> <p>11</p>",
            "<b>C.</b> <p>16</p>",
            "<b>D.</b> <p>27</p>"
          ],
          "correct_answer": "<b>A.</b> <p>5</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/55003/isro2014-53\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>How many different BCD numbers can be stored in 12 switches ? (Assume two position or on-off switches). <br><br><strong>(ISRO CSE 2014)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(2^{12}\\)</p>",
            "<b>B.</b> <p>\\(2^{12}-1\\)</p>",
            "<b>C.</b> <p>\\(10^{12}\\)</p>",
            "<b>D.</b> <p>\\(10^{3}\\)</p>"
          ],
          "correct_answer": "<b>D.</b> <p>\\(10^{3}\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/50455/isro2014-27\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>The output of a tristate buffer when the enable input in 0 is <br><br><strong>(ISRO CSE 2014)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Always 0</p>",
            "<b>B.</b> <p>Always 1</p>",
            "<b>C.</b> <p>Retains the last value when enable input was high</p>",
            "<b>D.</b> <p>Disconnected state</p>"
          ],
          "correct_answer": "<b>D.</b> <p>Disconnected state</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/54950/isro2014-26\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>What are the final values of Q1 and Q0 after 4 clock cycles, if initial values are 00 in the sequential circuit shown below:<br><br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q21_8a077758.jpg\"><br> <br><br><strong>(ISRO CSE 2014)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>11</p>",
            "<b>B.</b> <p>1</p>",
            "<b>C.</b> <p>10</p>",
            "<b>D.</b> <p>0</p>"
          ],
          "correct_answer": "<b>D.</b> <p>0</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/13385/isro2014-21-ugcnet-dec2012-iii-23-ugcnet-dec2013-iii-22\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>Consider the logic circuit given below:<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q15_4b90dfc8.jpg\"><br>Q=__________? <br><br><strong>(ISRO CSE 2014)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\bar{A} C+B \\bar{C}+C D\\)</p>",
            "<b>B.</b> <p>\\(A B C+\\bar{C} D\\)</p>",
            "<b>C.</b> <p>\\(A B+B \\bar{C}+B \\bar{D}\\)</p>",
            "<b>D.</b> <p>\\(A \\bar{B}+A \\bar{C}+\\bar{C} D\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(A B+B \\bar{C}+B \\bar{D}\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/54948/isro2014-15\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>In the standard IEEE 754 single precision floating point representation, there is 1 bit for sign, 23 bits for fraction and 8 bits for exponent. What is the precision in terms of the number of decimal digits? <br><br><strong>(ISRO CSE 2014)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>5</p>",
            "<b>B.</b> <p>6</p>",
            "<b>C.</b> <p>7</p>",
            "<b>D.</b> <p>8</p>"
          ],
          "correct_answer": "<b>C.</b> <p>7</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/15030/isro2014-8\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>Let \\(\\oplus\\) denote the Exclusive OR (XOR) operation. Let '1' and '0' denote the binary constants. Consider the following Boolean Algebra for F over two variables P and Q. <br> \\(F(P,Q)=((1\\oplus P)\\oplus (P\\oplus Q)) \\oplus ((P\\oplus Q) \\oplus (Q\\oplus 0))\\) <br> The equivalent expression for F is <br><br><strong>(GATE CSE 2014 SET-3)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(P+Q\\)</p>",
            "<b>B.</b> <p>\\(\\overline{P+Q}\\)</p>",
            "<b>C.</b> <p>\\(P\\oplus Q\\)</p>",
            "<b>D.</b> <p>\\(\\overline{P\\oplus Q}\\)</p>"
          ],
          "correct_answer": "<b>D.</b> <p>\\(\\overline{P\\oplus Q}\\)</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/2090/gate2014-3-55#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q45_2b4140de.jpg\"><br> The above synchronous sequential circuit built using JK flip-flops is initialized with\n\\(Q_{2}Q_{1}Q_{0}\\) = 000. The state sequence for this circuit for the next 3 clock cycles is <br><br><strong>(GATE CSE 2014 SET-3)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>001, 010, 011</p>",
            "<b>B.</b> <p>111, 110, 101</p>",
            "<b>C.</b> <p>100, 110, 111</p>",
            "<b>D.</b> <p>100, 011, 001</p>"
          ],
          "correct_answer": "<b>C.</b> <p>100, 110, 111</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/2079/gate2014-3-45#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
}