{
  "Top": "fn1",
  "RtlTop": "fn1",
  "RtlPrefix": "",
  "RtlSubPrefix": "fn1_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"p": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "p",
          "name": "p",
          "usage": "data",
          "direction": "in"
        }]
    }},
  "ReturnValue": {
    "srcType": "long int",
    "srcSize": "64",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top fn1 -name fn1"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fn1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "41"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fn1",
    "Version": "1.0",
    "DisplayName": "Fn1",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fn1_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/dfg_199.c"],
    "Vhdl": [
      "impl\/vhdl\/fn1_sdiv_17s_17ns_3_21_seq_1.vhd",
      "impl\/vhdl\/fn1_srem_16ns_11ns_16_20_seq_1.vhd",
      "impl\/vhdl\/fn1_srem_17s_32ns_16_21_seq_1.vhd",
      "impl\/vhdl\/fn1_urem_8ns_11ns_3_12_seq_1.vhd",
      "impl\/vhdl\/fn1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fn1_sdiv_17s_17ns_3_21_seq_1.v",
      "impl\/verilog\/fn1_srem_16ns_11ns_16_20_seq_1.v",
      "impl\/verilog\/fn1_srem_17s_32ns_16_21_seq_1.v",
      "impl\/verilog\/fn1_urem_8ns_11ns_3_12_seq_1.v",
      "impl\/verilog\/fn1.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/fn1.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/nanwu\/GNN_DFG\/bb\/dfg_17\/project_tmp\/solution_tmp\/.debug\/fn1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "p": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"p": "DATA"},
      "ports": ["p"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "64"
    },
    "p": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fn1"},
    "Info": {"fn1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fn1": {
        "Latency": {
          "LatencyBest": "41",
          "LatencyAvg": "41",
          "LatencyWorst": "41",
          "PipelineII": "42",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.759"
        },
        "Area": {
          "FF": "1047",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "966",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-12 04:39:05 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
