// Seed: 3893119895
module module_0 (
    output wor id_0,
    output uwire id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6
);
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    input uwire id_5,
    output tri0 id_6,
    output wire id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input supply1 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output logic id_16,
    output wor id_17,
    output tri id_18,
    input supply0 id_19
    , id_26,
    input wire id_20,
    input tri id_21,
    input tri id_22,
    input wor id_23,
    input supply1 id_24
);
  assign id_18 = id_9;
  always id_26 = 1;
  module_0(
      id_0, id_10, id_7, id_7, id_8, id_2, id_20
  );
  always
    if (id_12) id_16 = new;
    else begin
      id_10 = 1;
    end
  wire id_27;
  nor (
      id_0,
      id_11,
      id_21,
      id_5,
      id_15,
      id_19,
      id_3,
      id_8,
      id_13,
      id_23,
      id_9,
      id_4,
      id_26,
      id_1,
      id_12
  );
  tri0  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  =  1  ,  id_37  ,  id_38  =  1  ,  id_39  ,  id_40  ,  id_41  ;
  wire id_42;
endmodule
