DSCH 2.7a
VERSION 12-06-2025 10:56:59
BB(45,45,335,140)
SYM  #dreg24
BB(90,65,120,90)
TITLE 102 73  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(65,55,0,0,r)
VIS 5
PIN(90,70,0.000,0.000)D
PIN(90,80,0.000,0.000)RST
PIN(105,90,0.000,0.000)H
PIN(120,80,0.120,0.140)Q
PIN(120,70,0.120,0.070)nQ
LIG(90,80,95,80)
LIG(90,70,95,70)
LIG(105,90,105,89)
LIG(105,87,105,87)
LIG(115,80,120,80)
LIG(115,70,120,70)
LIG(115,85,95,85)
LIG(115,65,115,85)
LIG(95,65,115,65)
LIG(95,85,95,65)
LIG(104,85,105,83)
LIG(105,83,106,85)
VLG      module dreg(D,RST,H,Q,nQ);
VLG       input D,RST,H;
VLG       output Q,nQ;
VLG      endmodule
FSYM
SYM  #dreg25
BB(145,65,175,90)
TITLE 157 73  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(120,55,0,0,r)
VIS 5
PIN(145,70,0.000,0.000)D
PIN(145,80,0.000,0.000)RST
PIN(160,90,0.000,0.000)H
PIN(175,80,0.120,0.140)Q
PIN(175,70,0.120,0.070)nQ
LIG(145,80,150,80)
LIG(145,70,150,70)
LIG(160,90,160,89)
LIG(160,87,160,87)
LIG(170,80,175,80)
LIG(170,70,175,70)
LIG(170,85,150,85)
LIG(170,65,170,85)
LIG(150,65,170,65)
LIG(150,85,150,65)
LIG(159,85,160,83)
LIG(160,83,161,85)
VLG      module dreg(D,RST,H,Q,nQ);
VLG       input D,RST,H;
VLG       output Q,nQ;
VLG      endmodule
FSYM
SYM  #dreg26
BB(195,65,225,90)
TITLE 207 73  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(170,55,0,0,r)
VIS 5
PIN(195,70,0.000,0.000)D
PIN(195,80,0.000,0.000)RST
PIN(210,90,0.000,0.000)H
PIN(225,80,0.120,0.140)Q
PIN(225,70,0.120,0.070)nQ
LIG(195,80,200,80)
LIG(195,70,200,70)
LIG(210,90,210,89)
LIG(210,87,210,87)
LIG(220,80,225,80)
LIG(220,70,225,70)
LIG(220,85,200,85)
LIG(220,65,220,85)
LIG(200,65,220,65)
LIG(200,85,200,65)
LIG(209,85,210,83)
LIG(210,83,211,85)
VLG      module dreg(D,RST,H,Q,nQ);
VLG       input D,RST,H;
VLG       output Q,nQ;
VLG      endmodule
FSYM
SYM  #dreg27
BB(245,65,275,90)
TITLE 257 73  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(220,55,0,0,r)
VIS 5
PIN(245,70,0.000,0.000)D
PIN(245,80,0.000,0.000)RST
PIN(260,90,0.000,0.000)H
PIN(275,80,0.120,0.070)Q
PIN(275,70,0.120,0.070)nQ
LIG(245,80,250,80)
LIG(245,70,250,70)
LIG(260,90,260,89)
LIG(260,87,260,87)
LIG(270,80,275,80)
LIG(270,70,275,70)
LIG(270,85,250,85)
LIG(270,65,270,85)
LIG(250,65,270,65)
LIG(250,85,250,65)
LIG(259,85,260,83)
LIG(260,83,261,85)
VLG      module dreg(D,RST,H,Q,nQ);
VLG       input D,RST,H;
VLG       output Q,nQ;
VLG      endmodule
FSYM
SYM  #clock1
BB(45,102,60,108)
TITLE 50 105  #clock
MODEL 69
PROP   10.00 10.00                                                                                                                                                                                                        
REC(47,103,6,4,r)
VIS 1
PIN(60,105,1.500,0.070)clk1
LIG(55,105,60,105)
LIG(50,103,48,103)
LIG(54,103,52,103)
LIG(55,102,55,108)
LIG(45,108,45,102)
LIG(50,107,50,103)
LIG(52,103,52,107)
LIG(52,107,50,107)
LIG(48,107,46,107)
LIG(48,103,48,107)
LIG(55,108,45,108)
LIG(55,102,45,102)
FSYM
SYM  #button1
BB(46,91,55,99)
TITLE 50 95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(47,92,6,6,r)
VIS 1
PIN(55,95,0.000,0.000)in1
LIG(54,95,55,95)
LIG(46,99,46,91)
LIG(54,99,46,99)
LIG(54,91,54,99)
LIG(46,91,54,91)
LIG(47,98,47,92)
LIG(53,98,47,98)
LIG(53,92,53,98)
LIG(47,92,53,92)
FSYM
SYM  #digit1
BB(310,45,335,80)
TITLE 310 66  #digit
MODEL 89
PROP                                                                                                                                                                                                            
REC(315,50,15,21,r)
VIS 258
PIN(315,80,0.000,0.000)digit13
PIN(320,80,0.000,0.000)digit12
PIN(325,80,0.000,0.000)digit11
PIN(330,80,0.000,0.000)digit10
LIG(310,45,310,75)
LIG(335,45,310,45)
LIG(335,75,335,45)
LIG(310,75,335,75)
LIG(315,75,315,80)
LIG(320,75,320,80)
LIG(325,75,325,80)
LIG(330,75,330,80)
FSYM
CNC(90 95)
CNC(145 95)
CNC(195 95)
CNC(120 105)
CNC(175 105)
CNC(225 105)
LIG(275,120,315,120)
LIG(90,70,90,60)
LIG(90,60,120,60)
LIG(120,60,120,70)
LIG(145,70,145,60)
LIG(145,60,175,60)
LIG(175,60,175,70)
LIG(195,70,195,55)
LIG(195,55,225,55)
LIG(225,55,225,70)
LIG(245,70,245,60)
LIG(245,60,275,60)
LIG(275,60,275,70)
LIG(105,90,105,105)
LIG(60,105,105,105)
LIG(225,80,225,105)
LIG(260,90,260,105)
LIG(210,90,210,105)
LIG(160,90,160,105)
LIG(320,80,320,130)
LIG(275,80,275,120)
LIG(325,80,325,135)
LIG(55,95,90,95)
LIG(245,80,245,95)
LIG(315,80,315,120)
LIG(195,80,195,95)
LIG(195,95,245,95)
LIG(145,80,145,95)
LIG(145,95,195,95)
LIG(90,80,90,95)
LIG(90,95,145,95)
LIG(120,80,120,105)
LIG(120,140,330,140)
LIG(330,80,330,140)
LIG(225,130,320,130)
LIG(175,80,175,105)
LIG(175,135,325,135)
LIG(120,105,160,105)
LIG(120,105,120,140)
LIG(175,105,210,105)
LIG(175,105,175,135)
LIG(225,105,260,105)
LIG(225,105,225,130)
FFIG D:\VLSI\Asynchronous 4 bit upcounter.sch
