#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 18 18:06:26 2025
# Process ID         : 32856
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test
# Command line       : vivado.exe -mode batch -source dct_1d_8x1_synth.tcl
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 9566 MB
# Total Virtual      : 60188 MB
# Available Virtual  : 29619 MB
#-----------------------------------------------------------
source dct_1d_8x1_synth.tcl
# create_project dct_1d_8x1_proj ./dct_1d_8x1_proj -part xc7z020clg484-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1_proj'
# set_property target_language Verilog [current_project]
# add_files -norecurse {./dct_1d_8x1.v ./dct_8muladd.v ./fixed_multiplier.v ./fixed_adder.v}
# update_compile_order -fileset sources_1
# set_property top dct_1d_8x1 [current_fileset]
# synth_design -top dct_1d_8x1 -part xc7z020clg484-1
Command: synth_design -top dct_1d_8x1 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33968
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1129.000 ; gain = 469.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dct_1d_8x1' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:1]
INFO: [Synth 8-6157] synthesizing module 'dct_8muladd' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_8muladd.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_multiplier' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/fixed_multiplier.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fixed_multiplier' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/fixed_multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'fixed_adder' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/fixed_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fixed_adder' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/fixed_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dct_8muladd' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_8muladd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dct_1d_8x1' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:1]
WARNING: [Synth 8-7137] Register results_reg[0] in module dct_1d_8x1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:54]
WARNING: [Synth 8-7137] Register results_reg[1] in module dct_1d_8x1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:54]
WARNING: [Synth 8-7137] Register results_reg[2] in module dct_1d_8x1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:54]
WARNING: [Synth 8-7137] Register results_reg[3] in module dct_1d_8x1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:54]
WARNING: [Synth 8-7137] Register results_reg[4] in module dct_1d_8x1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:54]
WARNING: [Synth 8-7137] Register results_reg[5] in module dct_1d_8x1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:54]
WARNING: [Synth 8-7137] Register results_reg[6] in module dct_1d_8x1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:54]
WARNING: [Synth 8-7137] Register results_reg[7] in module dct_1d_8x1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/dct_1d_8x1.v:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.750 ; gain = 575.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.750 ; gain = 575.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.750 ; gain = 575.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.750 ; gain = 575.352
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 8     
+---Muxes : 
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_stage[7].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[7].mul_inst/product is absorbed into DSP mul_stage[7].mul_inst/product.
DSP Report: operator mul_stage[7].mul_inst/product is absorbed into DSP mul_stage[7].mul_inst/product.
DSP Report: Generating DSP mul_stage[7].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[7].mul_inst/product is absorbed into DSP mul_stage[7].mul_inst/product.
DSP Report: operator mul_stage[7].mul_inst/product is absorbed into DSP mul_stage[7].mul_inst/product.
DSP Report: Generating DSP mul_stage[7].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[7].mul_inst/product is absorbed into DSP mul_stage[7].mul_inst/product.
DSP Report: operator mul_stage[7].mul_inst/product is absorbed into DSP mul_stage[7].mul_inst/product.
DSP Report: Generating DSP mul_stage[7].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[7].mul_inst/product is absorbed into DSP mul_stage[7].mul_inst/product.
DSP Report: operator mul_stage[7].mul_inst/product is absorbed into DSP mul_stage[7].mul_inst/product.
DSP Report: Generating DSP mul_stage[6].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[6].mul_inst/product is absorbed into DSP mul_stage[6].mul_inst/product.
DSP Report: operator mul_stage[6].mul_inst/product is absorbed into DSP mul_stage[6].mul_inst/product.
DSP Report: Generating DSP mul_stage[6].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[6].mul_inst/product is absorbed into DSP mul_stage[6].mul_inst/product.
DSP Report: operator mul_stage[6].mul_inst/product is absorbed into DSP mul_stage[6].mul_inst/product.
DSP Report: Generating DSP mul_stage[6].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[6].mul_inst/product is absorbed into DSP mul_stage[6].mul_inst/product.
DSP Report: operator mul_stage[6].mul_inst/product is absorbed into DSP mul_stage[6].mul_inst/product.
DSP Report: Generating DSP mul_stage[6].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[6].mul_inst/product is absorbed into DSP mul_stage[6].mul_inst/product.
DSP Report: operator mul_stage[6].mul_inst/product is absorbed into DSP mul_stage[6].mul_inst/product.
DSP Report: Generating DSP mul_stage[5].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[5].mul_inst/product is absorbed into DSP mul_stage[5].mul_inst/product.
DSP Report: operator mul_stage[5].mul_inst/product is absorbed into DSP mul_stage[5].mul_inst/product.
DSP Report: Generating DSP mul_stage[5].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[5].mul_inst/product is absorbed into DSP mul_stage[5].mul_inst/product.
DSP Report: operator mul_stage[5].mul_inst/product is absorbed into DSP mul_stage[5].mul_inst/product.
DSP Report: Generating DSP mul_stage[5].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[5].mul_inst/product is absorbed into DSP mul_stage[5].mul_inst/product.
DSP Report: operator mul_stage[5].mul_inst/product is absorbed into DSP mul_stage[5].mul_inst/product.
DSP Report: Generating DSP mul_stage[5].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[5].mul_inst/product is absorbed into DSP mul_stage[5].mul_inst/product.
DSP Report: operator mul_stage[5].mul_inst/product is absorbed into DSP mul_stage[5].mul_inst/product.
DSP Report: Generating DSP mul_stage[4].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[4].mul_inst/product is absorbed into DSP mul_stage[4].mul_inst/product.
DSP Report: operator mul_stage[4].mul_inst/product is absorbed into DSP mul_stage[4].mul_inst/product.
DSP Report: Generating DSP mul_stage[4].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[4].mul_inst/product is absorbed into DSP mul_stage[4].mul_inst/product.
DSP Report: operator mul_stage[4].mul_inst/product is absorbed into DSP mul_stage[4].mul_inst/product.
DSP Report: Generating DSP mul_stage[4].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[4].mul_inst/product is absorbed into DSP mul_stage[4].mul_inst/product.
DSP Report: operator mul_stage[4].mul_inst/product is absorbed into DSP mul_stage[4].mul_inst/product.
DSP Report: Generating DSP mul_stage[4].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[4].mul_inst/product is absorbed into DSP mul_stage[4].mul_inst/product.
DSP Report: operator mul_stage[4].mul_inst/product is absorbed into DSP mul_stage[4].mul_inst/product.
DSP Report: Generating DSP mul_stage[3].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[3].mul_inst/product is absorbed into DSP mul_stage[3].mul_inst/product.
DSP Report: operator mul_stage[3].mul_inst/product is absorbed into DSP mul_stage[3].mul_inst/product.
DSP Report: Generating DSP mul_stage[3].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[3].mul_inst/product is absorbed into DSP mul_stage[3].mul_inst/product.
DSP Report: operator mul_stage[3].mul_inst/product is absorbed into DSP mul_stage[3].mul_inst/product.
DSP Report: Generating DSP mul_stage[3].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[3].mul_inst/product is absorbed into DSP mul_stage[3].mul_inst/product.
DSP Report: operator mul_stage[3].mul_inst/product is absorbed into DSP mul_stage[3].mul_inst/product.
DSP Report: Generating DSP mul_stage[3].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[3].mul_inst/product is absorbed into DSP mul_stage[3].mul_inst/product.
DSP Report: operator mul_stage[3].mul_inst/product is absorbed into DSP mul_stage[3].mul_inst/product.
DSP Report: Generating DSP mul_stage[2].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[2].mul_inst/product is absorbed into DSP mul_stage[2].mul_inst/product.
DSP Report: operator mul_stage[2].mul_inst/product is absorbed into DSP mul_stage[2].mul_inst/product.
DSP Report: Generating DSP mul_stage[2].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[2].mul_inst/product is absorbed into DSP mul_stage[2].mul_inst/product.
DSP Report: operator mul_stage[2].mul_inst/product is absorbed into DSP mul_stage[2].mul_inst/product.
DSP Report: Generating DSP mul_stage[2].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[2].mul_inst/product is absorbed into DSP mul_stage[2].mul_inst/product.
DSP Report: operator mul_stage[2].mul_inst/product is absorbed into DSP mul_stage[2].mul_inst/product.
DSP Report: Generating DSP mul_stage[2].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[2].mul_inst/product is absorbed into DSP mul_stage[2].mul_inst/product.
DSP Report: operator mul_stage[2].mul_inst/product is absorbed into DSP mul_stage[2].mul_inst/product.
DSP Report: Generating DSP mul_stage[1].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[1].mul_inst/product is absorbed into DSP mul_stage[1].mul_inst/product.
DSP Report: operator mul_stage[1].mul_inst/product is absorbed into DSP mul_stage[1].mul_inst/product.
DSP Report: Generating DSP mul_stage[1].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[1].mul_inst/product is absorbed into DSP mul_stage[1].mul_inst/product.
DSP Report: operator mul_stage[1].mul_inst/product is absorbed into DSP mul_stage[1].mul_inst/product.
DSP Report: Generating DSP mul_stage[1].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[1].mul_inst/product is absorbed into DSP mul_stage[1].mul_inst/product.
DSP Report: operator mul_stage[1].mul_inst/product is absorbed into DSP mul_stage[1].mul_inst/product.
DSP Report: Generating DSP mul_stage[1].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[1].mul_inst/product is absorbed into DSP mul_stage[1].mul_inst/product.
DSP Report: operator mul_stage[1].mul_inst/product is absorbed into DSP mul_stage[1].mul_inst/product.
DSP Report: Generating DSP mul_stage[0].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[0].mul_inst/product is absorbed into DSP mul_stage[0].mul_inst/product.
DSP Report: operator mul_stage[0].mul_inst/product is absorbed into DSP mul_stage[0].mul_inst/product.
DSP Report: Generating DSP mul_stage[0].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[0].mul_inst/product is absorbed into DSP mul_stage[0].mul_inst/product.
DSP Report: operator mul_stage[0].mul_inst/product is absorbed into DSP mul_stage[0].mul_inst/product.
DSP Report: Generating DSP mul_stage[0].mul_inst/product, operation Mode is: A*B.
DSP Report: operator mul_stage[0].mul_inst/product is absorbed into DSP mul_stage[0].mul_inst/product.
DSP Report: operator mul_stage[0].mul_inst/product is absorbed into DSP mul_stage[0].mul_inst/product.
DSP Report: Generating DSP mul_stage[0].mul_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_stage[0].mul_inst/product is absorbed into DSP mul_stage[0].mul_inst/product.
DSP Report: operator mul_stage[0].mul_inst/product is absorbed into DSP mul_stage[0].mul_inst/product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1487.383 ; gain = 827.984
---------------------------------------------------------------------------------
 Sort Area is  mul_stage[0].mul_inst/product_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  mul_stage[0].mul_inst/product_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  mul_stage[1].mul_inst/product_6 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  mul_stage[1].mul_inst/product_6 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  mul_stage[2].mul_inst/product_8 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  mul_stage[2].mul_inst/product_8 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  mul_stage[3].mul_inst/product_a : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  mul_stage[3].mul_inst/product_a : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  mul_stage[4].mul_inst/product_c : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  mul_stage[4].mul_inst/product_c : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  mul_stage[5].mul_inst/product_e : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  mul_stage[5].mul_inst/product_e : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  mul_stage[6].mul_inst/product_10 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  mul_stage[6].mul_inst/product_10 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  mul_stage[7].mul_inst/product_12 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  mul_stage[7].mul_inst/product_12 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  mul_stage[0].mul_inst/product_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  mul_stage[0].mul_inst/product_3 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  mul_stage[1].mul_inst/product_7 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  mul_stage[1].mul_inst/product_7 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  mul_stage[2].mul_inst/product_9 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  mul_stage[2].mul_inst/product_9 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  mul_stage[3].mul_inst/product_b : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  mul_stage[3].mul_inst/product_b : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  mul_stage[4].mul_inst/product_d : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  mul_stage[4].mul_inst/product_d : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  mul_stage[5].mul_inst/product_f : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  mul_stage[5].mul_inst/product_f : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  mul_stage[6].mul_inst/product_11 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  mul_stage[6].mul_inst/product_11 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  mul_stage[7].mul_inst/product_13 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  mul_stage[7].mul_inst/product_13 : 0 1 : 2659 5418 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dct_8muladd | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1496.258 ; gain = 836.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1496.258 ; gain = 836.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.410 ; gain = 1004.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.410 ; gain = 1004.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.410 ; gain = 1004.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.410 ; gain = 1004.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.410 ; gain = 1004.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.410 ; gain = 1004.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dct_8muladd | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct_8muladd | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   128|
|3     |DSP48E1 |    32|
|4     |LUT1    |     2|
|5     |LUT2    |   512|
|6     |LUT3    |     6|
|7     |LUT4    |     9|
|8     |LUT6    |   512|
|9     |MUXF7   |   256|
|10    |FDCE    |    44|
|11    |FDRE    |   256|
|12    |IBUF    |  2307|
|13    |OBUF    |   257|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |  4322|
|2     |  dct_unit                  |dct_8muladd        |  1469|
|3     |    add_final               |fixed_adder        |   140|
|4     |    \mul_stage[0].mul_inst  |fixed_multiplier   |   180|
|5     |    \mul_stage[1].mul_inst  |fixed_multiplier_0 |   139|
|6     |    \mul_stage[2].mul_inst  |fixed_multiplier_1 |   172|
|7     |    \mul_stage[3].mul_inst  |fixed_multiplier_2 |   139|
|8     |    \mul_stage[4].mul_inst  |fixed_multiplier_3 |   176|
|9     |    \mul_stage[5].mul_inst  |fixed_multiplier_4 |   139|
|10    |    \mul_stage[6].mul_inst  |fixed_multiplier_5 |   172|
|11    |    \mul_stage[7].mul_inst  |fixed_multiplier_6 |   139|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.410 ; gain = 1004.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.410 ; gain = 1004.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.410 ; gain = 1004.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1720.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7113ad20
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1834.543 ; gain = 1178.113
# report_timing_summary -file timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2127.848 ; gain = 293.305
# report_utilization -file utilization_synth.rpt
# report_power -file power_synth.rpt
Command: report_power -file power_synth.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_checkpoint -force post_synth.dcp
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2180.176 ; gain = 0.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/post_synth.dcp' has been generated.
# start_gui 
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
