# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-3015) ./cpu.sv(38): [PCDPC] - Port size (64 or 64) does not match connection size (5) for port 'out'. The port definition is at: ./muxes.sv(21).
# 
#         Region: /cpu_testbench/dut/x30_write_mux
# ** Error: (vsim-3906) ./cpu.sv(38): Connection type 'reg[4:0]$[1:0]' is incompatible with 'reg[63:0]$[1:0]' for  port (in):  Array elem. widths 64 & 5 don't match.
# 
#         Region: /cpu_testbench/dut/x30_write_mux
# ** Warning: (vsim-3015) ./cpu.sv(42): [PCDPC] - Port size (5 or 5) does not match connection size (64) for port 'ReadRegister2'. The port definition is at: ./regfile.sv(5).
# 
#         Region: /cpu_testbench/dut/rf
# ** Warning: (vsim-3015) ./cpu.sv(62): [PCDPC] - Port size (2 or 2) does not match connection size (3) for port 'control'. The port definition is at: ./muxes.sv(42).
# 
#         Region: /cpu_testbench/dut/alu_mux
# ** Error: (vsim-3839) ./programCounter.sv(65): Variable '/cpu_testbench/dut/address', driven via a port connection, is multiply driven. See ./cpu.sv(14).
# 
#         Region: /cpu_testbench/dut/program_counter
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab3.do PAUSED at line 27
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-3015) ./cpu.sv(42): [PCDPC] - Port size (5 or 5) does not match connection size (64) for port 'ReadRegister2'. The port definition is at: ./regfile.sv(5).
# 
#         Region: /cpu_testbench/dut/rf
# ** Error: (vsim-3839) ./programCounter.sv(65): Variable '/cpu_testbench/dut/address', driven via a port connection, is multiply driven. See ./cpu.sv(14).
# 
#         Region: /cpu_testbench/dut/program_counter
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab3.do PAUSED at line 27
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-3015) ./cpu.sv(32): [PCDPC] - Port size (64 or 64) does not match connection size (5) for port 'out'. The port definition is at: ./muxes.sv(21).
# 
#         Region: /cpu_testbench/dut/reg_mux
# ** Error: (vsim-3839) ./programCounter.sv(65): Variable '/cpu_testbench/dut/address', driven via a port connection, is multiply driven. See ./cpu.sv(14).
# 
#         Region: /cpu_testbench/dut/program_counter
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab3.do PAUSED at line 27
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Error: (vsim-3839) ./programCounter.sv(65): Variable '/cpu_testbench/dut/address', driven via a port connection, is multiply driven. See ./cpu.sv(14).
# 
#         Region: /cpu_testbench/dut/program_counter
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab3.do PAUSED at line 27
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Error: Cannot open macro file: cpu_wave.do
# Error in macro ./runlab3.do line 32
# Cannot open macro file: cpu_wave.do
#     while executing
# "do cpu_wave.do"
add wave -position end  sim:/cpu_testbench/dut/address
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftrf17gk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrf17gk
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/cpu_wave.do}
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftge995k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftge995k
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory
# Running benchmark: ../benchmarks/test01_AddiB.arm
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Error: (vsim-3839) ./programCounter.sv(65): Variable '/cpu_testbench/dut/address', driven via a port connection, is multiply driven. See ./cpu.sv(86).
# 
#         Region: /cpu_testbench/dut/program_counter
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab3.do PAUSED at line 27
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/cpu_wave.do}
# could not find wave window
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftjz88ym".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjz88ym
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory
# Running benchmark: ../benchmarks/test01_AddiB.arm
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Error: (vsim-3839) ./programCounter.sv(67): Variable '/cpu_testbench/dut/address', driven via a port connection, is multiply driven. See ./cpu.sv(28).
# 
#         Region: /cpu_testbench/dut/program_counter
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab3.do PAUSED at line 27
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlft45rz51".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft45rz51
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory
# Running benchmark: ../benchmarks/test01_AddiB.arm
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftbank5m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftbank5m
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory
# Running benchmark: ../benchmarks/test01_AddiB.arm
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlfth0a85z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfth0a85z
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftd3jyb1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftd3jyb1
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
add wave -position end  sim:/cpu_testbench/dut/instruction_memory/instruction
add wave -position end  sim:/cpu_testbench/dut/control/opCode
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/cpu_wave.do}
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlft7nj4m5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft7nj4m5
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Error: (vsim-3839) ./regfile.sv(8): Variable '/cpu_testbench/dut/program_counter/out', driven via a port connection, is multiply driven. See ./programCounter.sv(6).
# 
#         Region: /cpu_testbench/dut/program_counter/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab3.do PAUSED at line 27
