
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1022516 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.578 ; gain = 85.871 ; free physical = 49583 ; free virtual = 212077
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv:23]
	Parameter bitlen_b bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'simpleBitUnpack' [/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/simple_bit_unpack.sv:1]
	Parameter b bound to: 32'sb00000000000000000000000000001010 
	Parameter c bound to: 32'sb00000000000000000000000000000100 
	Parameter total_bytes bound to: 32'sb00000000000000000000000010000000 
	Parameter total_bits bound to: 32'sb00000000000000000000010000000000 
INFO: [Synth 8-6155] done synthesizing module 'simpleBitUnpack' (1#1) [/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/simple_bit_unpack.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.203 ; gain = 131.496 ; free physical = 49559 ; free virtual = 212055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.203 ; gain = 131.496 ; free physical = 49559 ; free virtual = 212055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.207 ; gain = 139.500 ; free physical = 49558 ; free virtual = 212054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.215 ; gain = 147.508 ; free physical = 49525 ; free virtual = 212021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register v_reg [/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv:48]
Detailed RTL Component Info : 
+---Registers : 
	             2560 Bit    Registers := 1     
	                4 Bit    Registers := 256   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register v_reg [/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv:48]
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	             2560 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module simpleBitUnpack 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1017] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1018] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[872] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[873] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[874] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[728] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[729] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[730] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[584] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[585] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[586] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[440] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[296] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[297] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[298] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[153] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1020] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1023] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1008] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1011] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1013] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1014] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1015] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1000] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1001] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1002] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1003] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1004] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1005] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[1006] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[1007] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[992] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[993] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[994] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[995] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[996] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[997] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[998] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[999] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[984] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[985] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[986] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[987] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[988] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[989] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[990] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[991] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[976] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[977] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[978] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[979] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[980] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[981] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[982] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[983] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[968] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[969] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[970] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[971] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[972] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[973] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[974] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[975] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[960] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[961] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[962] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[963] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[964] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[965] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[966] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[967] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[952] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[953] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[954] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[955] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[956] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[957] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[958] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[959] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[944] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[945] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[946] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[947] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[948] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_reg[949] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_reg[950] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[0][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[0][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[0][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[0][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[1][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[1][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[1][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[1][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[2][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[2][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[2][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[2][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[3][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[3][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[3][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[3][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[4][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[4][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[4][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[4][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[5][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[5][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[5][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[5][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[6][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[6][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[6][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[6][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[7][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[7][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[7][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[7][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[8][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[8][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[8][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[8][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[9][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[9][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[9][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[9][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[10][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[10][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[10][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[10][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[11][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[11][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[11][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[11][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[12][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[12][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[12][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[12][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[13][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[13][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[13][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[13][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[14][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[14][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[14][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[14][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[15][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[15][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[15][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[15][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[16][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[16][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[16][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[16][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[17][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[17][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[17][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[17][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[18][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[18][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[18][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[18][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[19][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[19][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[19][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[19][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[20][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[20][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[20][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[20][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[21][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[21][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[21][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[21][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[22][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[22][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[22][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[22][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[23][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[23][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[23][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[23][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[24][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[24][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[24][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dut/w_reg[24][0]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49363 ; free virtual = 211869
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49363 ; free virtual = 211869
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49362 ; free virtual = 211869
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49385 ; free virtual = 211891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49385 ; free virtual = 211891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49385 ; free virtual = 211891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49385 ; free virtual = 211891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49385 ; free virtual = 211891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49385 ; free virtual = 211891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49385 ; free virtual = 211891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3585 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1479.988 ; gain = 257.281 ; free physical = 49385 ; free virtual = 211891
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1479.996 ; gain = 257.281 ; free physical = 49385 ; free virtual = 211891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1571.059 ; gain = 359.934 ; free physical = 49344 ; free virtual = 211851
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1595.070 ; gain = 0.000 ; free physical = 49347 ; free virtual = 211855
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 11:39:52 2025...
