Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri May  5 10:41:12 2023
| Host         : n-62-30-3 running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file PWF_control_sets_placed.rpt
| Design       : PWF
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            2 |
|      8 |            1 |
|     14 |            1 |
|    16+ |           31 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           17 |
| No           | No                    | Yes                    |              70 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             144 |           26 |
| Yes          | No                    | Yes                    |             352 |           64 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|              Clock Signal              |                  Enable Signal                  |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------------------------------+-------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  MPC/InstDecCont/MD_reg_i_2_n_0        |                                                 |                                                     |                1 |              2 |
|  MPC/InstDecCont/MB_reg_i_2_n_0        |                                                 |                                                     |                1 |              2 |
|  MPC/InstDecCont/MM_reg_i_1_n_0        |                                                 |                                                     |                1 |              2 |
|  CLK_IBUF_BUFG                         |                                                 |                                                     |                1 |              4 |
|  DisplayClock/CLK                      |                                                 | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |              4 |
|  MPC/InstDecCont/FS_reg[3]_i_2_n_0     |                                                 |                                                     |                2 |              8 |
|  SCLK_BUFG                             |                                                 | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             14 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[1].U2_gen/LoadSig[1] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[1].U2_gen/LoadSig[0] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[0].U2_gen/LoadSig[3] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                5 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[0].U2_gen/LoadSig[2] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[0].U2_gen/LoadSig[1] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[0].U2_gen/LoadSig[0] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[1].U2_gen/LoadSig[3] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                5 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[1].U2_gen/LoadSig[2] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_BUFG                             | Port_Register/MR70                              |                                                     |                1 |             16 |
|  SCLK_BUFG                             | Port_Register/MR60                              |                                                     |                5 |             16 |
|  SCLK_BUFG                             | Port_Register/MR50                              |                                                     |                1 |             16 |
|  SCLK_BUFG                             | Port_Register/MR40                              |                                                     |                2 |             16 |
|  SCLK_BUFG                             | Port_Register/MR30                              |                                                     |                3 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[3].U2_gen/LoadSig[3] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[3].U2_gen/LoadSig[2] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             16 |
|  SCLK_BUFG                             | MPC/InstDecCont/Data_outR_reg[0][0]             |                                                     |                5 |             16 |
|  SCLK_BUFG                             | MPC/InstDecCont/PC_var_reg[0][0]                | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[2].U2_gen/LoadSig[3] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[3].U2_gen/LoadSig[0] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[2].U2_gen/LoadSig[2] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[3].U2_gen/LoadSig[1] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |             16 |
|  SCLK_BUFG                             | MPC/ProgCount/MR2_reg[7][0]                     | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_BUFG                             | MPC/ProgCount/MR1_reg[7]_0[0]                   | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_BUFG                             | MPC/ProgCount/MR0_reg[7]_0[0]                   | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[2].U2_gen/LoadSig[1] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_BUFG                             | DataPathComp/RegFile/U1/U2[2].U2_gen/LoadSig[0] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |             16 |
|  MPC/InstDecCont/opcode_reg[6]_i_2_n_0 |                                                 |                                                     |                6 |             32 |
|  CLK_IBUF_BUFG                         | MPC/InstDecCont/E[0]                            | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             32 |
|  MPC/InstDecCont/PS_reg[1]_i_2_n_0     |                                                 |                                                     |                5 |             34 |
|  SCLK_BUFG                             | RESET_IBUF                                      |                                                     |                9 |             48 |
|  CLK_IBUF_BUFG                         |                                                 | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                5 |             52 |
+----------------------------------------+-------------------------------------------------+-----------------------------------------------------+------------------+----------------+


