// Seed: 2847853719
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    output wand id_7,
    output uwire id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    output supply0 id_14,
    output wor id_15,
    input wand id_16,
    output wor id_17
);
  assign id_9 = 1'b0 || -1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output wire id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_17 = 0;
  initial id_4 <= id_4 == id_4;
endmodule
