
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.240150                       # Number of seconds simulated
sim_ticks                                240150458500                       # Number of ticks simulated
final_tick                               667350898500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41146                       # Simulator instruction rate (inst/s)
host_op_rate                                    68977                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               98813339                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210068                       # Number of bytes of host memory used
host_seconds                                  2430.34                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     167636860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             29824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             82560                       # Number of bytes read from this memory
system.physmem.bytes_read::total               112384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        29824                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           29824                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                466                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1290                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1756                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               124189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               343784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  467973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          124189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             124189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              124189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              343784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 467973                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1285.892581                       # Cycle average of tags in use
system.l2.total_refs                           354029                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1444                       # Sample count of references to valid blocks.
system.l2.avg_refs                         245.172438                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           368.382449                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             409.881556                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             507.628576                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.089937                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.100069                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.123933                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.313939                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 7168                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               216740                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  223908                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           230586                       # number of Writeback hits
system.l2.Writeback_hits::total                230586                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             186643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186643                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  7168                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                403383                       # number of demand (read+write) hits
system.l2.demand_hits::total                   410551                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 7168                       # number of overall hits
system.l2.overall_hits::cpu.data               403383                       # number of overall hits
system.l2.overall_hits::total                  410551                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                466                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                630                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1096                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 660                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 466                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1290                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1756                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                466                       # number of overall misses
system.l2.overall_misses::cpu.data               1290                       # number of overall misses
system.l2.overall_misses::total                  1756                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     24717000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     33621500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        58338500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34559000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34559000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      24717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      68180500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92897500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     24717000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     68180500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92897500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             7634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           217370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              225004                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       230586                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            230586                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187303                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7634                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            404673                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               412307                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7634                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           404673                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              412307                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.061043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002898                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004871                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003524                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.061043                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003188                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004259                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.061043                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003188                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004259                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53040.772532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53367.460317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53228.558394                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52362.121212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52362.121212                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53040.772532                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52853.100775                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52902.904328                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53040.772532                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52853.100775                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52902.904328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           466                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           630                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1096                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            660                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1756                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1756                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19020000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     25919500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44939500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26552500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26552500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19020000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     52472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     71492000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19020000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     52472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     71492000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.061043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002898                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.004871                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003524                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.061043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004259                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.061043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004259                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40815.450644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41142.063492                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41003.193431                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40231.060606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40231.060606                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40815.450644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40675.968992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40712.984055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40815.450644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40675.968992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40712.984055                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                12993174                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12993174                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1103360                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7274586                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7073158                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.231073                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        481366755                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           15928608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      103221616                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    12993174                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7073158                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      49607928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2544695                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              395411681                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15021050                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 90819                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          462387407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.373949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.127039                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                413930571     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2840253      0.61%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3033158      0.66%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6330910      1.37%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 36252515      7.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            462387407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.026992                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.214434                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 47908050                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             365128615                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  29561360                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              18350191                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1439190                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              171044320                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1439190                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 64559133                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               289711353                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27244714                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              79433016                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              170116278                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               69601546                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                193834                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           202016579                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             416392774                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        255380611                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         161012163                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2200793                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 114070641                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28679212                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7318404                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1132417                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            26667                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  169429119                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12988                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 169089805                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             75973                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1687659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1200979                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1268                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     462387407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.365689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.632926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           327244549     70.77%     70.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           106066995     22.94%     93.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24374142      5.27%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4532358      0.98%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              169363      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       462387407                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4080      0.10%      0.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               3910738     99.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            143403      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              97747910     57.81%     57.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            35257133     20.85%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28647688     16.94%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7293671      4.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              169089805                       # Type of FU issued
system.cpu.iq.rate                           0.351270                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3914818                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.023152                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          689789485                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         114479107                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    113579600                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           114768320                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           56651178                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     55133370                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              113543242                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                59317978                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1715294                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       281575                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          519                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        88533                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2918                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1439190                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               156607986                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              17105904                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           169442107                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            120913                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28679212                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7318404                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                8166018                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5046                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            519                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1007894                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        95470                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1103364                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             168718492                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28611663                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            371310                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35902774                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12694077                       # Number of branches executed
system.cpu.iew.exec_stores                    7291111                       # Number of stores executed
system.cpu.iew.exec_rate                     0.350499                       # Inst execution rate
system.cpu.iew.wb_sent                      168713015                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     168712970                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  68861989                       # num instructions producing a value
system.cpu.iew.wb_consumers                  98474481                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.350487                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.699288                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1806191                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1103360                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    460948217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.363678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.012328                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    393982427     85.47%     85.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     24279193      5.27%     90.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8902678      1.93%     92.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9583365      2.08%     94.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     24200554      5.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    460948217                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              167636860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627501                       # Number of memory references committed
system.cpu.commit.loads                      28397630                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087432                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              24200554                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    606190714                       # The number of ROB reads
system.cpu.rob.rob_writes                   340325314                       # The number of ROB writes
system.cpu.timesIdled                         6415541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        18979348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     167636860                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               4.813668                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.813668                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.207742                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.207742                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                251705302                       # number of integer regfile reads
system.cpu.int_regfile_writes               151306123                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  93281598                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49542929                       # number of floating regfile writes
system.cpu.misc_regfile_reads                67505453                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   7239                       # number of replacements
system.cpu.icache.tagsinuse                355.006179                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15013381                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   7634                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1966.646712                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     355.006179                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.693371                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.693371                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15013381                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15013381                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15013381                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15013381                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15013381                       # number of overall hits
system.cpu.icache.overall_hits::total        15013381                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7669                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7669                       # number of overall misses
system.cpu.icache.overall_misses::total          7669                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    120354500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120354500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    120354500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120354500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    120354500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120354500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15021050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15021050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15021050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15021050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15021050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15021050                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000511                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000511                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000511                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000511                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000511                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000511                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15693.636719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15693.636719                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15693.636719                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15693.636719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15693.636719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15693.636719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7634                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7634                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7634                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7634                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7634                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    104036500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104036500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    104036500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104036500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    104036500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104036500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000508                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000508                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000508                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000508                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13628.045586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13628.045586                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13628.045586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13628.045586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13628.045586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13628.045586                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 404161                       # number of replacements
system.cpu.dcache.tagsinuse                511.744193                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33629533                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 404673                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  83.102982                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           434191456000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.744193                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999500                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999500                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26586966                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26586966                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7042567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7042567                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33629533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33629533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33629533                       # number of overall hits
system.cpu.dcache.overall_hits::total        33629533                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       307729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        307729                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187304                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       495033                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         495033                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       495033                       # number of overall misses
system.cpu.dcache.overall_misses::total        495033                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3575886500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3575886500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2463307984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2463307984                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6039194484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6039194484                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6039194484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6039194484                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26894695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26894695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34124566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34124566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34124566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34124566                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011442                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025907                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014507                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014507                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11620.245411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11620.245411                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13151.390168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13151.390168                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12199.579592                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12199.579592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12199.579592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12199.579592                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        37144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3056                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.154450                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       230586                       # number of writebacks
system.cpu.dcache.writebacks::total            230586                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        90359                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        90359                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        90360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        90360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        90360                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        90360                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       217370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       217370                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187303                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       404673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       404673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       404673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       404673                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2424770500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2424770500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2088661484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2088661484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4513431984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4513431984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4513431984                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4513431984                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011859                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011859                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011859                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011859                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11155.037494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11155.037494                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11151.244155                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11151.244155                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11153.281746                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11153.281746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11153.281746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11153.281746                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
