/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_SSI_H
#define TRACE_TRACE_HW_SSI_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_ALLWINNER_A10_SPI_BURST_LENGTH 0
#define TRACE_ALLWINNER_A10_SPI_BURST_LENGTH_ENABLED 0
#define TRACE_ALLWINNER_A10_SPI_BURST_LENGTH_BACKEND_DSTATE() (0)
static inline void trace_allwinner_a10_spi_burst_length(uint32_t len) {
    (void)len;
}
#define TRACE_ALLWINNER_A10_SPI_FLUSH_TXFIFO_BEGIN 0
#define TRACE_ALLWINNER_A10_SPI_FLUSH_TXFIFO_BEGIN_ENABLED 0
#define TRACE_ALLWINNER_A10_SPI_FLUSH_TXFIFO_BEGIN_BACKEND_DSTATE() (0)
static inline void trace_allwinner_a10_spi_flush_txfifo_begin(uint32_t tx, uint32_t rx) {
    (void)tx;
    (void)rx;
}
#define TRACE_ALLWINNER_A10_SPI_FLUSH_TXFIFO_END 0
#define TRACE_ALLWINNER_A10_SPI_FLUSH_TXFIFO_END_ENABLED 0
#define TRACE_ALLWINNER_A10_SPI_FLUSH_TXFIFO_END_BACKEND_DSTATE() (0)
static inline void trace_allwinner_a10_spi_flush_txfifo_end(uint32_t tx, uint32_t rx) {
    (void)tx;
    (void)rx;
}
#define TRACE_ALLWINNER_A10_SPI_READ 0
#define TRACE_ALLWINNER_A10_SPI_READ_ENABLED 0
#define TRACE_ALLWINNER_A10_SPI_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_a10_spi_read(const char* regname, uint32_t value) {
    (void)regname;
    (void)value;
}
#define TRACE_ALLWINNER_A10_SPI_RX 0
#define TRACE_ALLWINNER_A10_SPI_RX_ENABLED 0
#define TRACE_ALLWINNER_A10_SPI_RX_BACKEND_DSTATE() (0)
static inline void trace_allwinner_a10_spi_rx(uint8_t byte) {
    (void)byte;
}
#define TRACE_ALLWINNER_A10_SPI_TX 0
#define TRACE_ALLWINNER_A10_SPI_TX_ENABLED 0
#define TRACE_ALLWINNER_A10_SPI_TX_BACKEND_DSTATE() (0)
static inline void trace_allwinner_a10_spi_tx(uint8_t byte) {
    (void)byte;
}
#define TRACE_ALLWINNER_A10_SPI_UPDATE_IRQ 0
#define TRACE_ALLWINNER_A10_SPI_UPDATE_IRQ_ENABLED 0
#define TRACE_ALLWINNER_A10_SPI_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_a10_spi_update_irq(uint32_t level) {
    (void)level;
}
#define TRACE_ALLWINNER_A10_SPI_WRITE 0
#define TRACE_ALLWINNER_A10_SPI_WRITE_ENABLED 0
#define TRACE_ALLWINNER_A10_SPI_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_a10_spi_write(const char* regname, uint32_t value) {
    (void)regname;
    (void)value;
}
#define TRACE_ASPEED_SMC_DMA_CHECKSUM 0
#define TRACE_ASPEED_SMC_DMA_CHECKSUM_ENABLED 0
#define TRACE_ASPEED_SMC_DMA_CHECKSUM_BACKEND_DSTATE() (0)
static inline void trace_aspeed_smc_dma_checksum(uint32_t addr, uint32_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_ASPEED_SMC_DMA_RW 0
#define TRACE_ASPEED_SMC_DMA_RW_ENABLED 0
#define TRACE_ASPEED_SMC_DMA_RW_BACKEND_DSTATE() (0)
static inline void trace_aspeed_smc_dma_rw(const char *dir, uint32_t flash_addr, uint64_t dram_addr, uint32_t size) {
    (void)dir;
    (void)flash_addr;
    (void)dram_addr;
    (void)size;
}
#define TRACE_ASPEED_SMC_DO_SNOOP 0
#define TRACE_ASPEED_SMC_DO_SNOOP_ENABLED 0
#define TRACE_ASPEED_SMC_DO_SNOOP_BACKEND_DSTATE() (0)
static inline void trace_aspeed_smc_do_snoop(int cs, int index, int dummies, int data) {
    (void)cs;
    (void)index;
    (void)dummies;
    (void)data;
}
#define TRACE_ASPEED_SMC_FLASH_READ 0
#define TRACE_ASPEED_SMC_FLASH_READ_ENABLED 0
#define TRACE_ASPEED_SMC_FLASH_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_smc_flash_read(int cs, uint64_t addr,  uint32_t size, uint64_t data, int mode) {
    (void)cs;
    (void)addr;
    (void)size;
    (void)data;
    (void)mode;
}
#define TRACE_ASPEED_SMC_FLASH_SELECT 0
#define TRACE_ASPEED_SMC_FLASH_SELECT_ENABLED 0
#define TRACE_ASPEED_SMC_FLASH_SELECT_BACKEND_DSTATE() (0)
static inline void trace_aspeed_smc_flash_select(int cs, const char *prefix) {
    (void)cs;
    (void)prefix;
}
#define TRACE_ASPEED_SMC_FLASH_SET_SEGMENT 0
#define TRACE_ASPEED_SMC_FLASH_SET_SEGMENT_ENABLED 0
#define TRACE_ASPEED_SMC_FLASH_SET_SEGMENT_BACKEND_DSTATE() (0)
static inline void trace_aspeed_smc_flash_set_segment(int cs, uint64_t reg, uint64_t start, uint64_t end) {
    (void)cs;
    (void)reg;
    (void)start;
    (void)end;
}
#define TRACE_ASPEED_SMC_FLASH_WRITE 0
#define TRACE_ASPEED_SMC_FLASH_WRITE_ENABLED 0
#define TRACE_ASPEED_SMC_FLASH_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_smc_flash_write(int cs, uint64_t addr,  uint32_t size, uint64_t data, int mode) {
    (void)cs;
    (void)addr;
    (void)size;
    (void)data;
    (void)mode;
}
#define TRACE_ASPEED_SMC_READ 0
#define TRACE_ASPEED_SMC_READ_ENABLED 0
#define TRACE_ASPEED_SMC_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_smc_read(uint64_t addr,  uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_SMC_WRITE 0
#define TRACE_ASPEED_SMC_WRITE_ENABLED 0
#define TRACE_ASPEED_SMC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_smc_write(uint64_t addr,  uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}
#define TRACE_IBEX_SPI_HOST_READ 0
#define TRACE_IBEX_SPI_HOST_READ_ENABLED 0
#define TRACE_IBEX_SPI_HOST_READ_BACKEND_DSTATE() (0)
static inline void trace_ibex_spi_host_read(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_IBEX_SPI_HOST_RESET 0
#define TRACE_IBEX_SPI_HOST_RESET_ENABLED 0
#define TRACE_IBEX_SPI_HOST_RESET_BACKEND_DSTATE() (0)
static inline void trace_ibex_spi_host_reset(const char *msg) {
    (void)msg;
}
#define TRACE_IBEX_SPI_HOST_TRANSFER 0
#define TRACE_IBEX_SPI_HOST_TRANSFER_ENABLED 0
#define TRACE_IBEX_SPI_HOST_TRANSFER_BACKEND_DSTATE() (0)
static inline void trace_ibex_spi_host_transfer(uint32_t tx_data, uint32_t rx_data) {
    (void)tx_data;
    (void)rx_data;
}
#define TRACE_IBEX_SPI_HOST_WRITE 0
#define TRACE_IBEX_SPI_HOST_WRITE_ENABLED 0
#define TRACE_IBEX_SPI_HOST_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ibex_spi_host_write(uint64_t addr, uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}
#define TRACE_NPCM_PSPI_CTRL_READ 0
#define TRACE_NPCM_PSPI_CTRL_READ_ENABLED 0
#define TRACE_NPCM_PSPI_CTRL_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm_pspi_ctrl_read(const char *id, uint64_t addr, uint16_t data) {
    (void)id;
    (void)addr;
    (void)data;
}
#define TRACE_NPCM_PSPI_CTRL_WRITE 0
#define TRACE_NPCM_PSPI_CTRL_WRITE_ENABLED 0
#define TRACE_NPCM_PSPI_CTRL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm_pspi_ctrl_write(const char *id, uint64_t addr, uint16_t data) {
    (void)id;
    (void)addr;
    (void)data;
}
#define TRACE_NPCM_PSPI_ENTER_RESET 0
#define TRACE_NPCM_PSPI_ENTER_RESET_ENABLED 0
#define TRACE_NPCM_PSPI_ENTER_RESET_BACKEND_DSTATE() (0)
static inline void trace_npcm_pspi_enter_reset(const char *id, int reset_type) {
    (void)id;
    (void)reset_type;
}
#define TRACE_NPCM7XX_FIU_CTRL_READ 0
#define TRACE_NPCM7XX_FIU_CTRL_READ_ENABLED 0
#define TRACE_NPCM7XX_FIU_CTRL_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_fiu_ctrl_read(const char *id, uint64_t addr, uint32_t data) {
    (void)id;
    (void)addr;
    (void)data;
}
#define TRACE_NPCM7XX_FIU_CTRL_WRITE 0
#define TRACE_NPCM7XX_FIU_CTRL_WRITE_ENABLED 0
#define TRACE_NPCM7XX_FIU_CTRL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_fiu_ctrl_write(const char *id, uint64_t addr, uint32_t data) {
    (void)id;
    (void)addr;
    (void)data;
}
#define TRACE_NPCM7XX_FIU_DESELECT 0
#define TRACE_NPCM7XX_FIU_DESELECT_ENABLED 0
#define TRACE_NPCM7XX_FIU_DESELECT_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_fiu_deselect(const char *id, int cs) {
    (void)id;
    (void)cs;
}
#define TRACE_NPCM7XX_FIU_ENTER_RESET 0
#define TRACE_NPCM7XX_FIU_ENTER_RESET_ENABLED 0
#define TRACE_NPCM7XX_FIU_ENTER_RESET_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_fiu_enter_reset(const char *id, int reset_type) {
    (void)id;
    (void)reset_type;
}
#define TRACE_NPCM7XX_FIU_FLASH_READ 0
#define TRACE_NPCM7XX_FIU_FLASH_READ_ENABLED 0
#define TRACE_NPCM7XX_FIU_FLASH_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_fiu_flash_read(const char *id, int cs, uint64_t addr, unsigned int size, uint64_t value) {
    (void)id;
    (void)cs;
    (void)addr;
    (void)size;
    (void)value;
}
#define TRACE_NPCM7XX_FIU_FLASH_WRITE 0
#define TRACE_NPCM7XX_FIU_FLASH_WRITE_ENABLED 0
#define TRACE_NPCM7XX_FIU_FLASH_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_fiu_flash_write(const char *id, unsigned cs, uint64_t addr, unsigned int size, uint64_t value) {
    (void)id;
    (void)cs;
    (void)addr;
    (void)size;
    (void)value;
}
#define TRACE_NPCM7XX_FIU_HOLD_RESET 0
#define TRACE_NPCM7XX_FIU_HOLD_RESET_ENABLED 0
#define TRACE_NPCM7XX_FIU_HOLD_RESET_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_fiu_hold_reset(const char *id) {
    (void)id;
}
#define TRACE_NPCM7XX_FIU_SELECT 0
#define TRACE_NPCM7XX_FIU_SELECT_ENABLED 0
#define TRACE_NPCM7XX_FIU_SELECT_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_fiu_select(const char *id, int cs) {
    (void)id;
    (void)cs;
}
#define TRACE_PNV_SPI_LOG_NCOUNTS 0
#define TRACE_PNV_SPI_LOG_NCOUNTS_ENABLED 0
#define TRACE_PNV_SPI_LOG_NCOUNTS_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_log_Ncounts(uint8_t N1_bits, uint8_t N1_bytes, uint8_t N1_tx, uint8_t N1_rx, uint8_t N2_bits, uint8_t N2_bytes, uint8_t N2_tx, uint8_t N2_rx) {
    (void)N1_bits;
    (void)N1_bytes;
    (void)N1_tx;
    (void)N1_rx;
    (void)N2_bits;
    (void)N2_bytes;
    (void)N2_tx;
    (void)N2_rx;
}
#define TRACE_PNV_SPI_RDR_MATCH 0
#define TRACE_PNV_SPI_RDR_MATCH_ENABLED 0
#define TRACE_PNV_SPI_RDR_MATCH_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_RDR_match(const char* result) {
    (void)result;
}
#define TRACE_PNV_SPI_READ 0
#define TRACE_PNV_SPI_READ_ENABLED 0
#define TRACE_PNV_SPI_READ_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_SPI_READ_RDR 0
#define TRACE_PNV_SPI_READ_RDR_ENABLED 0
#define TRACE_PNV_SPI_READ_RDR_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_read_RDR(uint64_t val) {
    (void)val;
}
#define TRACE_PNV_SPI_RESET 0
#define TRACE_PNV_SPI_RESET_ENABLED 0
#define TRACE_PNV_SPI_RESET_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_reset(void) {
}
#define TRACE_PNV_SPI_RX_READ_N1FRAME 0
#define TRACE_PNV_SPI_RX_READ_N1FRAME_ENABLED 0
#define TRACE_PNV_SPI_RX_READ_N1FRAME_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_rx_read_N1frame(void) {
}
#define TRACE_PNV_SPI_RX_READ_N2FRAME 0
#define TRACE_PNV_SPI_RX_READ_N2FRAME_ENABLED 0
#define TRACE_PNV_SPI_RX_READ_N2FRAME_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_rx_read_N2frame(void) {
}
#define TRACE_PNV_SPI_RX_RECEIVED 0
#define TRACE_PNV_SPI_RX_RECEIVED_ENABLED 0
#define TRACE_PNV_SPI_RX_RECEIVED_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_rx_received(uint32_t payload_len) {
    (void)payload_len;
}
#define TRACE_PNV_SPI_SEQUENCER_OP 0
#define TRACE_PNV_SPI_SEQUENCER_OP_ENABLED 0
#define TRACE_PNV_SPI_SEQUENCER_OP_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_sequencer_op(const char* op, uint8_t index) {
    (void)op;
    (void)index;
}
#define TRACE_PNV_SPI_SEQUENCER_STOP_REQUESTED 0
#define TRACE_PNV_SPI_SEQUENCER_STOP_REQUESTED_ENABLED 0
#define TRACE_PNV_SPI_SEQUENCER_STOP_REQUESTED_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_sequencer_stop_requested(const char* reason) {
    (void)reason;
}
#define TRACE_PNV_SPI_SHIFT_RX 0
#define TRACE_PNV_SPI_SHIFT_RX_ENABLED 0
#define TRACE_PNV_SPI_SHIFT_RX_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_shift_rx(uint8_t byte, uint32_t index) {
    (void)byte;
    (void)index;
}
#define TRACE_PNV_SPI_SHIFTER_DONE 0
#define TRACE_PNV_SPI_SHIFTER_DONE_ENABLED 0
#define TRACE_PNV_SPI_SHIFTER_DONE_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_shifter_done(void) {
}
#define TRACE_PNV_SPI_SHIFTER_STATING 0
#define TRACE_PNV_SPI_SHIFTER_STATING_ENABLED 0
#define TRACE_PNV_SPI_SHIFTER_STATING_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_shifter_stating(void) {
}
#define TRACE_PNV_SPI_START_SEQUENCER 0
#define TRACE_PNV_SPI_START_SEQUENCER_ENABLED 0
#define TRACE_PNV_SPI_START_SEQUENCER_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_start_sequencer(void) {
}
#define TRACE_PNV_SPI_TX_APPEND 0
#define TRACE_PNV_SPI_TX_APPEND_ENABLED 0
#define TRACE_PNV_SPI_TX_APPEND_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_tx_append(const char* frame, uint8_t byte, uint8_t tdr_index) {
    (void)frame;
    (void)byte;
    (void)tdr_index;
}
#define TRACE_PNV_SPI_TX_APPEND_FF 0
#define TRACE_PNV_SPI_TX_APPEND_FF_ENABLED 0
#define TRACE_PNV_SPI_TX_APPEND_FF_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_tx_append_FF(const char* frame) {
    (void)frame;
}
#define TRACE_PNV_SPI_TX_REQUEST 0
#define TRACE_PNV_SPI_TX_REQUEST_ENABLED 0
#define TRACE_PNV_SPI_TX_REQUEST_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_tx_request(const char* frame, uint32_t payload_len) {
    (void)frame;
    (void)payload_len;
}
#define TRACE_PNV_SPI_WRITE 0
#define TRACE_PNV_SPI_WRITE_ENABLED 0
#define TRACE_PNV_SPI_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_SPI_WRITE_TDR 0
#define TRACE_PNV_SPI_WRITE_TDR_ENABLED 0
#define TRACE_PNV_SPI_WRITE_TDR_BACKEND_DSTATE() (0)
static inline void trace_pnv_spi_write_TDR(uint64_t val) {
    (void)val;
}

#endif