#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 12 10:59:42 2021
# Process ID: 11316
# Current directory: C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.938 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ethernetlite_0_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ethernetlite_0_0' (1#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (2#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (3#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_quad_spi_0_0' (4#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_timer_0_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_timer_0_0' (5#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:624]
WARNING: [Synth 8-7071] port 'generateout1' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:624]
WARNING: [Synth 8-7071] port 'pwm0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:624]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:624]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (6#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (7#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:671]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 6 connections declared, but only 5 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:671]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (8#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (9#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 126 connections declared, but only 108 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:690]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (10#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1172]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3260]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (11#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (12#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3611]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3611]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 54 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3611]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (13#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3260]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3668]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (14#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3668]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3940]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (15#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (16#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4291]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4291]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_1' has 56 connections declared, but only 54 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4291]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (17#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3940]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4348]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_2' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_2' (18#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (19#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4699]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4699]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_2' has 56 connections declared, but only 54 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4699]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (20#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4348]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4756]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_3' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_3' (21#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (22#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5107]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5107]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_3' has 56 connections declared, but only 54 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5107]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (23#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:4756]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5164]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_4' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_4' (24#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_4' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_4' (25#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_4' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5515]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_4' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5515]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_4' has 56 connections declared, but only 54 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5515]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (26#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5164]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5572]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_5' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_5' (27#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_5' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_5' (28#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_5_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_5' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5923]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_5' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5923]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_5' has 56 connections declared, but only 54 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5923]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (29#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5572]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1YO2N20' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5980]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_6' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_6' (30#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_ds_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_6' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_6' (31#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_6_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_6' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6331]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_6' is unconnected for instance 'auto_pc' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6331]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_6' has 56 connections declared, but only 54 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6331]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1YO2N20' (32#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:5980]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6622]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_7' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_7' (33#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_pc_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (34#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6937]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6937]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 72 connections declared, but only 70 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6937]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (35#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6622]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_2REGHR' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:7010]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (36#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:7289]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:7289]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 72 connections declared, but only 70 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:7289]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_2REGHR' (37#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:7010]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1R40M8T' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:7362]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (38#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_2' is unconnected for instance 'auto_us' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:7497]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_2' has 34 connections declared, but only 33 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:7497]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1R40M8T' (39#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:7362]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (40#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_awready' does not match port width (3) of module 'design_1_xbar_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3242]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bresp' does not match port width (6) of module 'design_1_xbar_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3246]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bvalid' does not match port width (3) of module 'design_1_xbar_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3247]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_wready' does not match port width (3) of module 'design_1_xbar_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3255]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3181]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3181]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 76 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:3181]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (41#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1172]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6388]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (42#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (43#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6534]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6534]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (44#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (45#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6580]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6580]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (46#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6605]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6605]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6605]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (47#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:6388]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (48#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (49#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_mig_7series_0_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mig_7series_0_0' (50#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1101]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1101]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1101]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1101]
WARNING: [Synth 8-7071] port 'device_temp' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1101]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' has 64 connections declared, but only 59 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1101]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_mig_7series_0_83M_0' [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_rst_mig_7series_0_83M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_mig_7series_0_83M_0' (51#1) [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/.Xil/Vivado-11316-EvengerBook/realtime/design_1_rst_mig_7series_0_83M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1161]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1161]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_83M' of module 'design_1_rst_mig_7series_0_83M_0' has 10 connections declared, but only 8 given [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:1161]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (52#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (53#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (54#1) [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 999.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 999.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 999.938 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 999.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_7_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_7_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [C:/Repos/mwwhited/arty-a7-100t.xdc]
Finished Parsing XDC File [C:/Repos/mwwhited/arty-a7-100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Repos/mwwhited/arty-a7-100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1048.578 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '12.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1052.547 ; gain = 52.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1052.547 ; gain = 52.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  c:/Repos/mwwhited/BlinkyTest/BlinkyTest.gen/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ethernetlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_timer_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1052.547 ; gain = 52.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1052.547 ; gain = 52.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1052.547 ; gain = 52.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1052.547 ; gain = 52.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1052.547 ; gain = 52.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1065.332 ; gain = 65.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.914 ; gain = 70.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.914 ; gain = 70.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.914 ; gain = 70.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.914 ; gain = 70.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.914 ; gain = 70.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.914 ; gain = 70.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_auto_ds_0               |         1|
|3     |design_1_auto_pc_0               |         1|
|4     |design_1_auto_ds_1               |         1|
|5     |design_1_auto_pc_1               |         1|
|6     |design_1_auto_ds_2               |         1|
|7     |design_1_auto_pc_2               |         1|
|8     |design_1_auto_ds_3               |         1|
|9     |design_1_auto_pc_3               |         1|
|10    |design_1_auto_ds_4               |         1|
|11    |design_1_auto_pc_4               |         1|
|12    |design_1_auto_ds_5               |         1|
|13    |design_1_auto_pc_5               |         1|
|14    |design_1_auto_ds_6               |         1|
|15    |design_1_auto_pc_6               |         1|
|16    |design_1_auto_pc_7               |         1|
|17    |design_1_auto_us_0               |         1|
|18    |design_1_auto_us_1               |         1|
|19    |design_1_auto_us_2               |         1|
|20    |design_1_axi_ethernetlite_0_0    |         1|
|21    |design_1_axi_gpio_0_0            |         1|
|22    |design_1_axi_gpio_1_0            |         1|
|23    |design_1_axi_quad_spi_0_0        |         1|
|24    |design_1_axi_timer_0_0           |         1|
|25    |design_1_axi_uartlite_0_0        |         1|
|26    |design_1_clk_wiz_0_0             |         1|
|27    |design_1_mdm_1_0                 |         1|
|28    |design_1_microblaze_0_0          |         1|
|29    |design_1_microblaze_0_axi_intc_0 |         1|
|30    |design_1_mig_7series_0_0         |         1|
|31    |design_1_rst_mig_7series_0_83M_0 |         1|
|32    |design_1_dlmb_bram_if_cntlr_0    |         1|
|33    |design_1_dlmb_v10_0              |         1|
|34    |design_1_ilmb_bram_if_cntlr_0    |         1|
|35    |design_1_ilmb_v10_0              |         1|
|36    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_auto_ds               |     7|
|8     |design_1_auto_pc               |     8|
|16    |design_1_auto_us               |     3|
|19    |design_1_axi_ethernetlite_0    |     1|
|20    |design_1_axi_gpio_0            |     1|
|21    |design_1_axi_gpio_1            |     1|
|22    |design_1_axi_quad_spi_0        |     1|
|23    |design_1_axi_timer_0           |     1|
|24    |design_1_axi_uartlite_0        |     1|
|25    |design_1_clk_wiz_0             |     1|
|26    |design_1_dlmb_bram_if_cntlr    |     1|
|27    |design_1_dlmb_v10              |     1|
|28    |design_1_ilmb_bram_if_cntlr    |     1|
|29    |design_1_ilmb_v10              |     1|
|30    |design_1_lmb_bram              |     1|
|31    |design_1_mdm_1                 |     1|
|32    |design_1_microblaze_0          |     1|
|33    |design_1_microblaze_0_axi_intc |     1|
|34    |design_1_mig_7series_0         |     1|
|35    |design_1_rst_mig_7series_0_83M |     1|
|36    |design_1_xbar                  |     1|
|37    |IBUF                           |    18|
|38    |IOBUF                          |     7|
|39    |OBUF                           |    25|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.914 ; gain = 70.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1070.914 ; gain = 18.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1070.914 ; gain = 70.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 1070.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1098.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1098.012 ; gain = 98.074
INFO: [Common 17-1381] The checkpoint 'C:/Repos/mwwhited/BlinkyTest/BlinkyTest.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 12 11:00:40 2021...
