# //  Questa Sim-64
# //  Version 10.5c_2 linux_x86_64 Oct 17 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ../scripts/sim.do
# ** Warning: (vlib-34) Library already exists at "tlmvm".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap tlmvm ../tlmvm 
# Modifying modelsim.ini
# ../src
# ../src_tb
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:59:31 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package spike_detection_pkg
# End time: 15:59:35 on Apr 05,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:59:35 on Apr 05,2018
# vcom -reportprogress 300 ../src/log_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package log_pkg
# -- Compiling package body log_pkg
# -- Loading package log_pkg
# End time: 15:59:36 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:59:36 on Apr 05,2018
# vcom -reportprogress 300 ../src/fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Compiling entity fifo
# -- Compiling architecture Behavioral of fifo
# End time: 15:59:37 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:59:38 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spike_detection
# -- Compiling architecture behave of spike_detection
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Loading entity fifo
# End time: 15:59:38 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:59:38 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transactions_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package transactions_pkg
# End time: 15:59:39 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:59:39 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transaction_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package transactions_pkg
# ** Error: (vcom-11) Could not find tlmvm.tlm_unbounded_fifo_pkg.
# ** Error (suppressible): ../src_tb/transaction_fifo_pkg.vhd(25): (vcom-1195) Cannot find expanded name "tlmvm.tlm_unbounded_fifo_pkg".
# ** Error: ../src_tb/transaction_fifo_pkg.vhd(29): VHDL Compiler exiting
# End time: 15:59:39 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
# Error in macro ./../scripts/sim.do line 84
# /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 $Path_TB/transaction_fifo_pkg.vhd"
#     (procedure "compile_tb" line 7)
#     invoked from within
# "compile_tb"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all 0
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     compile_duv
#   } elseif {[st..."
capt
# invalid command name "capt"
do ../scripts/sim.do
# ** Warning: (vlib-34) Library already exists at "tlmvm".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap tlmvm ../tlmvm 
# Modifying modelsim.ini
# ../src
# ../src_tb
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:28:55 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package spike_detection_pkg
# End time: 16:28:56 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:28:56 on Apr 05,2018
# vcom -reportprogress 300 ../src/log_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package log_pkg
# -- Compiling package body log_pkg
# -- Loading package log_pkg
# End time: 16:28:56 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:28:57 on Apr 05,2018
# vcom -reportprogress 300 ../src/fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Compiling entity fifo
# -- Compiling architecture Behavioral of fifo
# End time: 16:28:57 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:28:57 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spike_detection
# -- Compiling architecture behave of spike_detection
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Loading entity fifo
# End time: 16:28:58 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:28:58 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transactions_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package transactions_pkg
# End time: 16:28:58 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:28:58 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transaction_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package transactions_pkg
# ** Error: (vcom-11) Could not find tlmvm.tlm_unbounded_fifo_pkg.
# ** Error (suppressible): ../src_tb/transaction_fifo_pkg.vhd(25): (vcom-1195) Cannot find expanded name "tlmvm.tlm_unbounded_fifo_pkg".
# ** Error: ../src_tb/transaction_fifo_pkg.vhd(29): VHDL Compiler exiting
# End time: 16:28:59 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
# Error in macro ./../scripts/sim.do line 84
# /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 $Path_TB/transaction_fifo_pkg.vhd"
#     (procedure "compile_tb" line 7)
#     invoked from within
# "compile_tb"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all 0
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     compile_duv
#   } elseif {[st..."
capt
# invalid command name "capt"
do ../scripts/sim.do
# ** Warning: (vlib-34) Library already exists at "tlmvm".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap tlmvm ../tlmvm 
# Modifying modelsim.ini
# ../src
# ../src_tb
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:14:41 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package spike_detection_pkg
# End time: 19:14:48 on Apr 05,2018, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:14:48 on Apr 05,2018
# vcom -reportprogress 300 ../src/log_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package log_pkg
# -- Compiling package body log_pkg
# -- Loading package log_pkg
# End time: 19:14:49 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:14:49 on Apr 05,2018
# vcom -reportprogress 300 ../src/fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Compiling entity fifo
# -- Compiling architecture Behavioral of fifo
# End time: 19:14:50 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:14:50 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spike_detection
# -- Compiling architecture behave of spike_detection
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Loading entity fifo
# End time: 19:14:51 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:14:51 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transactions_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package transactions_pkg
# End time: 19:14:51 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:14:51 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transaction_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package transactions_pkg
# ** Error: (vcom-11) Could not find tlmvm.tlm_unbounded_fifo_pkg.
# ** Error (suppressible): ../src_tb/transaction_fifo_pkg.vhd(25): (vcom-1195) Cannot find expanded name "tlmvm.tlm_unbounded_fifo_pkg".
# ** Error: ../src_tb/transaction_fifo_pkg.vhd(29): VHDL Compiler exiting
# End time: 19:14:52 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
# Error in macro ./../scripts/sim.do line 84
# /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 $Path_TB/transaction_fifo_pkg.vhd"
#     (procedure "compile_tb" line 7)
#     invoked from within
# "compile_tb"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all 0
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     compile_duv
#   } elseif {[st..."
do ../scripts/sim.do
# ** Warning: (vlib-34) Library already exists at "tlmvm".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap tlmvm ../tlmvm 
# Modifying modelsim.ini
# ../src
# ../src_tb
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:15:03 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package spike_detection_pkg
# End time: 19:15:03 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:15:03 on Apr 05,2018
# vcom -reportprogress 300 ../src/log_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package log_pkg
# -- Compiling package body log_pkg
# -- Loading package log_pkg
# End time: 19:15:04 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:15:04 on Apr 05,2018
# vcom -reportprogress 300 ../src/fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Compiling entity fifo
# -- Compiling architecture Behavioral of fifo
# End time: 19:15:05 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:15:05 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spike_detection
# -- Compiling architecture behave of spike_detection
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Loading entity fifo
# End time: 19:15:05 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:15:05 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transactions_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package transactions_pkg
# End time: 19:15:06 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:15:06 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transaction_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package transactions_pkg
# ** Error: (vcom-11) Could not find tlmvm.tlm_unbounded_fifo_pkg.
# ** Error (suppressible): ../src_tb/transaction_fifo_pkg.vhd(25): (vcom-1195) Cannot find expanded name "tlmvm.tlm_unbounded_fifo_pkg".
# ** Error: ../src_tb/transaction_fifo_pkg.vhd(29): VHDL Compiler exiting
# End time: 19:15:06 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
# Error in macro ./../scripts/sim.do line 84
# /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 $Path_TB/transaction_fifo_pkg.vhd"
#     (procedure "compile_tb" line 7)
#     invoked from within
# "compile_tb"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all 0
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     compile_duv
#   } elseif {[st..."
do ../scripts/sim.do
# ** Warning: (vlib-34) Library already exists at "tlmvm".
# ../src
# ../src_tb
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:19:03 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package spike_detection_pkg
# End time: 19:19:03 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:19:04 on Apr 05,2018
# vcom -reportprogress 300 ../src/log_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package log_pkg
# -- Compiling package body log_pkg
# -- Loading package log_pkg
# End time: 19:19:04 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:19:04 on Apr 05,2018
# vcom -reportprogress 300 ../src/fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Compiling entity fifo
# -- Compiling architecture Behavioral of fifo
# End time: 19:19:04 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:19:04 on Apr 05,2018
# vcom -reportprogress 300 ../src/spike_detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spike_detection
# -- Compiling architecture behave of spike_detection
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Loading entity fifo
# End time: 19:19:05 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:19:05 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transactions_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package transactions_pkg
# End time: 19:19:05 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:19:05 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/transaction_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package transactions_pkg
# -- Loading package tlm_unbounded_fifo_pkg
# -- Compiling package instance input_transaction_fifo_pkg
# -- Loading package objection_pkg
# -- Loading package objection_env_pkg
# -- Loading package body tlm_unbounded_fifo_pkg
# -- Compiling package instance input_transaction_fifo1_pkg
# -- Compiling package instance output_transaction_fifo_pkg
# End time: 19:19:05 on Apr 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 19:19:05 on Apr 05,2018
# vcom -reportprogress 300 -2008 ../src_tb/agent0_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration tlmvm_context
# -- Loading package heartbeat_pkg
# -- Loading package heartbeat_env_pkg
# -- Loading package objection_pkg
# -- Loading package objection_env_pkg
# -- Loading package ENV
# -- Loading package simulation_end_pkg
# -- Loading package tlm_fifo_pkg
# -- Loading package tlm_unbounded_fifo_pkg
# -- Loading package transactions_pkg
# -- Loading package instance input_transaction_fifo_pkg
# -- Loading package body tlm_unbounded_fifo_pkg
# -- Loading package instance input_transaction_fifo1_pkg
# -- Loading package instance output_transaction_fifo_pkg
# -- Loading package spike_detection_pkg
# -- Compiling package agent0_pkg
# -- Compiling package body agent0_pkg
# -- Loading context declaration tlmvm_context
# -- Loading package agent0_pkg
# ** Error: ../src_tb/agent0_pkg.vhd(139): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: ../src_tb/agent0_pkg.vhd(139): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../src_tb/agent0_pkg.vhd(140): Signal "port_input" cannot be target of variable assignment statement.
# ** Error: ../src_tb/agent0_pkg.vhd(141): Signal "port_input" cannot be target of variable assignment statement.
# ** Error: ../src_tb/agent0_pkg.vhd(143): (vcom-1136) Unknown identifier "port_intput".
# ** Error: ../src_tb/agent0_pkg.vhd(144): near "transaction": (vcom-1576) expecting ';'.
# ** Error: ../src_tb/agent0_pkg.vhd(146): near "loop": (vcom-1576) expecting IF.
# ** Error: ../src_tb/agent0_pkg.vhd(152): near "driver": (vcom-1576) expecting LOOP.
# ** Error: ../src_tb/agent0_pkg.vhd(171): (vcom-1136) Unknown identifier "ok".
# ** Error: ../src_tb/agent0_pkg.vhd(171): Target type (error) in variable assignment is different from expression type std.STANDARD.BOOLEAN.
# ** Error: ../src_tb/agent0_pkg.vhd(171): (vcom-1136) Unknown identifier "ok".
# ** Error: ../src_tb/agent0_pkg.vhd(172): (vcom-1136) Unknown identifier "ok".
# ** Error: ../src_tb/agent0_pkg.vhd(172): Type error resolving prefix expression "not" as type std.STANDARD.BOOLEAN.
# ** Error: ../src_tb/agent0_pkg.vhd(179): (vcom-1136) Unknown identifier "ok".
# ** Error: ../src_tb/agent0_pkg.vhd(179): Target type (error) in variable assignment is different from expression type std.STANDARD.BOOLEAN.
# ** Error: ../src_tb/agent0_pkg.vhd(179): (vcom-1136) Unknown identifier "ok".
# ** Error: ../src_tb/agent0_pkg.vhd(186): Labels do not match: 'driver' and 'monitor'.
# ** Error: ../src_tb/agent0_pkg.vhd(188): Procedure "monitor" declared at line 60 has no body.
# ** Error: ../src_tb/agent0_pkg.vhd(188): VHDL Compiler exiting
# End time: 19:19:06 on Apr 05,2018, Elapsed time: 0:00:01
# Errors: 19, Warnings: 0
# ** Error: /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
# Error in macro ./../scripts/sim.do line 84
# /opt/mentor/questasim/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 $Path_TB/agent0_pkg.vhd"
#     (procedure "compile_tb" line 8)
#     invoked from within
# "compile_tb"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all 0
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     compile_duv
#   } elseif {[st..."
