     Lattice Mapping Report File for Design Module 'es4finalproj_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.1.217.3
Mapped on: Tue Dec 13 15:02:46 2022

Design Information
------------------

Command line:   map -i es4finalproj_impl_1_syn.udb -pdc
     C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/ports.pdc -o
     es4finalproj_impl_1_map.udb -mp es4finalproj_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 321 out of  5280 (6%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           5029 out of  5280 (95%)
      Number of logic LUT4s:             4442
      Number of inserted feedthru LUT4s:  20
      Number of replicated LUT4s:          1
      Number of ripple logic:            283 (566 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIO: 16
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 16 out of 36 (44%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 16 out of 39 (41%)
   Number of DSPs:             4 out of 8 (50%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net CLK: 147 loads, 147 rising, 0 falling (Driver: Pin HSOSC_inst/CLKHF)
      Net NES_inst.NESclk: 8 loads, 8 rising, 0 falling (Driver: Pin
     NES_inst.count_10687_10813__i8/Q)
      Net board_inst.snakePos_inst.snakeCLK: 121 loads, 121 rising, 0 falling
     (Driver: Pin board_inst.snakePos_inst.counter_10688_10808__i23/Q)
      Net display_inst.clk: 15 loads, 15 rising, 0 falling (Driver: Pin
     display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net pll_in_clock_c: 1 loads, 1 rising, 0 falling (Driver: Port
     pll_in_clock)
   Number of Clock Enables:  11
      Net n39540: 112 loads, 112 SLICEs
      Net VCC_net: 1 loads, 0 SLICEs
      Net NES_inst.output_7__N_34: 8 loads, 7 SLICEs
      Net board_inst.n97204: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net board_inst.n39101: 7 loads, 7 SLICEs
      Net board_inst.n97246: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n97338: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39019: 6 loads, 6 SLICEs
      Net board_inst.snakePos_inst.snake_dir_1__N_7816: 2 loads, 2 SLICEs
      Net board_inst.snakePos_inst.n103517: 1 loads, 1 SLICEs
      Net display_inst.vga_init.n39095: 6 loads, 6 SLICEs
   Number of LSRs:  144
      Net n39002: 1 loads, 1 SLICEs
      Net board_inst.apple_intermed_6__N_59: 8 loads, 8 SLICEs
      Net board_inst.n1: 3 loads, 3 SLICEs
      Net board_inst.snake_head_6__N_7824: 77 loads, 77 SLICEs
      Net board_inst.snakePos_inst.n111444: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111427: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39423: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111426: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111425: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111443: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111424: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111423: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111442: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111422: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111421: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111441: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111420: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111419: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39413: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111440: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111418: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111417: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111416: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111439: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111415: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111414: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111413: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111438: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39411: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111412: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111411: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92779: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111410: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92783: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111437: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111436: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111477: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111409: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111435: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111476: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39409: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39407: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39405: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39403: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39401: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39399: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39397: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39395: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39393: 1 loads, 1 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net board_inst.snakePos_inst.n39391: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39389: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39387: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39385: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39383: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39381: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39379: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39377: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39375: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39373: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39371: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39431: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111434: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111475: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92733: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111433: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92784: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111474: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111473: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111472: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111471: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111408: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111432: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111470: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111469: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111468: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111407: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111467: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92824: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111466: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111431: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111465: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111430: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111406: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111429: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92792: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111405: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111464: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92822: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111404: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92743: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111463: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92719: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111403: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111402: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92813: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111462: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111401: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92738: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92745: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111400: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111399: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92938: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111428: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111461: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111398: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111460: 1 loads, 1 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net board_inst.snakePos_inst.n111397: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111459: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111458: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111457: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111396: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111456: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111395: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111394: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111393: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111455: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111454: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111453: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111372: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111452: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111451: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n92734: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111450: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111449: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39415: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39425: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39417: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39427: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39419: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39433: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39435: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39437: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39439: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39441: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39429: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n39421: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111448: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111447: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111446: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n111445: 1 loads, 1 SLICEs
      Net display_inst.vga_init.HSYNC_N_8026: 1 loads, 1 SLICEs
      Net display_inst.vga_init.VSYNC_N_8029: 1 loads, 1 SLICEs
      Net display_inst.vga_init.n39095: 6 loads, 6 SLICEs
      Net display_inst.vga_init.n88434: 6 loads, 6 SLICEs
   Top 10 highest fanout non-clock nets:
      Net n39540: 112 loads
      Net board_inst.snake_head_6__N_7824: 98 loads
      Net board_inst.snakePos_inst.snake_arr_99__N_7536[0]: 89 loads
      Net board_inst.snakePos_inst.snake_arr_99__N_7536[1]: 89 loads
      Net board_inst.snakePos_inst.snake_arr_99__N_7536[2]: 89 loads
      Net VCC_net: 89 loads
      Net game_state[0]: 79 loads
      Net reset: 64 loads
      Net game_state[1]: 55 loads
      Net board_inst.snake_len[3]: 52 loads




   Number of warnings:  4
   Number of errors:    0



                                    Page 4





Design Errors/Warnings
----------------------

WARNING - map:
     C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/ports.pdc (10) :
     No port matched 'delete_me'.
WARNING - map: No port matched 'delete_me'.
WARNING - map: Can't resolve object 'delete_me' in constraint 'ldc_set_location
     -site {37} [get_ports delete_me]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {37} [get_ports
     delete_me]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_outcore_o       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_in_clock        | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data                | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| continCLK           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| delete_me[0]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| delete_me[1]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| delete_me[2]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:
       display_inst/pll_init/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      pll_in_clock_c

                                    Page 5





PLL/DLL Summary (cont)
----------------------
  Output Clock(CoreA):                 PIN      pll_outcore_o_c
  Output Clock(GlobalA):               NODE     display_inst.clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       display_inst.pll_init.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       display_inst.pll_init.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            HSOSC_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     CLK
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: HSOSC_inst
         Type: HFOSC
Instance Name: NES_inst/output_i0_i0
         Type: IOLOGIC
Instance Name: display_inst/pll_init/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: display_inst/pattern_gen_initial/mult_12
         Type: DSP
Instance Name: display_inst/pattern_gen_initial/mult_10
         Type: DSP
Instance Name: display_inst/pattern_gen_initial/mult_11
         Type: DSP
Instance Name: display_inst/pattern_gen_initial/mult_9
         Type: DSP


                                    Page 6





Run Time and Memory Usage
-------------------------

   Total CPU Time: 6 secs
   Total REAL Time: 7 secs
   Peak Memory Usage: 125 MB






















































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
