/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [47:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [19:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_71z = _00_ ? celloutsig_0_53z[1] : celloutsig_0_0z;
  assign celloutsig_0_22z = celloutsig_0_6z[9] ? celloutsig_0_17z[3] : celloutsig_0_18z[1];
  assign celloutsig_0_4z = !(celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_0z = ~((in_data[34] | in_data[40]) & in_data[85]);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[23]);
  reg [14:0] _07_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _07_ <= 15'h0000;
    else _07_ <= { in_data[84:71], celloutsig_0_5z };
  assign { _01_[14:5], _00_, _01_[3:0] } = _07_;
  assign celloutsig_0_7z = celloutsig_0_6z[6:3] / { 1'h1, in_data[1], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_3z[8:5], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[35:31] };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, celloutsig_1_0z[4:1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_15z = celloutsig_1_1z[6:1] / { 1'h1, in_data[167:163] };
  assign celloutsig_1_18z = { celloutsig_1_2z[1], celloutsig_1_15z } / { 1'h1, celloutsig_1_4z[6:1] };
  assign celloutsig_1_19z = celloutsig_1_4z[8:0] > { celloutsig_1_15z[2:0], celloutsig_1_15z };
  assign celloutsig_0_5z = celloutsig_0_3z[6:4] && celloutsig_0_3z[5:3];
  assign celloutsig_0_15z = { celloutsig_0_14z[6:3], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z } && in_data[94:73];
  assign celloutsig_0_2z = in_data[44:39] && { in_data[38:37], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_0z[6:4] % { 1'h1, celloutsig_1_1z[1:0] };
  assign celloutsig_0_6z = in_data[66:56] % { 1'h1, in_data[52:46], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[172:164] % { 1'h1, in_data[178:171] };
  assign celloutsig_1_1z = in_data[165:159] % { 1'h1, celloutsig_1_0z[7:2] };
  assign celloutsig_0_9z = { celloutsig_0_7z[1:0], celloutsig_0_7z } % { 1'h1, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_9z[4:3], celloutsig_0_4z } % { 1'h1, _01_[13:12] };
  assign celloutsig_0_14z = celloutsig_0_6z[7:0] % { 1'h1, in_data[49:45], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_6z[8:4] % { 1'h1, celloutsig_0_9z[3:0] };
  assign celloutsig_0_18z = celloutsig_0_11z[10:3] % { 1'h1, celloutsig_0_7z[2:0], celloutsig_0_7z };
  assign celloutsig_0_20z = celloutsig_0_9z[3] ? { celloutsig_0_11z[8:2], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_0z } : { _01_[13:12], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_21z = celloutsig_0_17z[1] ? { celloutsig_0_19z[1:0], celloutsig_0_12z } : { celloutsig_0_18z[3:0], celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[78:68], celloutsig_0_1z } << in_data[94:83];
  assign celloutsig_0_53z = celloutsig_0_28z << celloutsig_0_11z[8:3];
  assign celloutsig_0_11z = { celloutsig_0_3z[7:6], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z } << { in_data[42:37], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z } << in_data[22:10];
  assign celloutsig_0_19z = { _01_[7:5], _00_, _01_[3:0] } << celloutsig_0_16z[11:4];
  assign celloutsig_0_23z = { celloutsig_0_20z[31:20], celloutsig_0_19z } << { in_data[70:64], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_28z = celloutsig_0_11z[7:2] << { celloutsig_0_23z[12:9], celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_0_70z = ~((celloutsig_0_21z[3] & celloutsig_0_14z[7]) | (celloutsig_0_20z[17] & celloutsig_0_14z[3]));
  assign celloutsig_1_3z = ~((in_data[145] & celloutsig_1_1z[6]) | (celloutsig_1_2z[1] & celloutsig_1_0z[8]));
  assign _01_[4] = _00_;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
