
---------- Begin Simulation Statistics ----------
final_tick                               318010090895                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 416100                       # Simulator instruction rate (inst/s)
host_mem_usage                               16966284                       # Number of bytes of host memory used
host_op_rate                                   416169                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.40                       # Real time elapsed on the host
host_tick_rate                               95017034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000030                       # Number of instructions simulated
sim_ops                                       1000220                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000228                       # Number of seconds simulated
sim_ticks                                   228364895                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          30                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                   18                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  15                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            6                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    24                       # Number of integer alu accesses
system.cpu.num_int_insts                           24                       # number of integer instructions
system.cpu.num_int_register_reads                  28                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 23                       # number of times the integer registers were written
system.cpu.num_load_insts                          12                       # Number of load instructions
system.cpu.num_mem_refs                            13                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        17     56.67%     56.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::MemRead                       12     40.00%     96.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      3.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            503145                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           508185                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.706981                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.706981                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    9736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         4635                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           167976                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    37                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.513472                       # Inst execution rate
system.switch_cpus.iew.exec_refs               521304                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              52067                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           14091                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        480179                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           61                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        55450                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1107966                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        469237                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4918                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1069996                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              4                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         61234                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           4242                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         61209                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1173294                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1061817                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.713794                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            837490                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.501903                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1064684                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1104916                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          844795                       # number of integer regfile writes
system.switch_cpus.ipc                       1.414465                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.414465                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        549055     51.08%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       473021     44.01%     95.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        52810      4.91%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1074918                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               23845                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022183                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4201     17.62%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     17.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          19004     79.70%     97.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           640      2.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1098731                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      2871315                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1061817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1215699                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1107921                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1074918                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            8                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       107721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          393                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        77008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       697245                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.541665                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.916518                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       352577     50.57%     50.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        63073      9.05%     59.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        72216     10.36%     69.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        73934     10.60%     80.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        68963      9.89%     90.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        38806      5.57%     96.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        20594      2.95%     98.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4491      0.64%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2591      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       697245                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.520434                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       131971                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         5080                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       480179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        55450                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2279229                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   706981                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        14367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        29068                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data           10                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       326889                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           326899                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           10                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       326889                       # number of overall hits
system.cpu.dcache.overall_hits::total          326899                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        31615                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        31615                       # number of overall misses
system.cpu.dcache.overall_misses::total         31618                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    506512450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    506512450                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    506512450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    506512450                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           13                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       358504                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       358517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           13                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       358504                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       358517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.230769                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.088186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.088191                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.230769                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.088186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.088191                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16021.269967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16019.749826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16021.269967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16019.749826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30688                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1746                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.576174                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          596                       # number of writebacks
system.cpu.dcache.writebacks::total               596                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        16995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        16995                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16995                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        14620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        14620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14620                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    262566377                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    262566377                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    262566377                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    262566377                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.040781                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.040781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040779                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 17959.396512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17959.396512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 17959.396512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17959.396512                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            9                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       278553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          278562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        30890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    481275168                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    481275168                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           12                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       309443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       309455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.099825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.099830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15580.290320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15578.777328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        16714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        14176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    239555211                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    239555211                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.045811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16898.646374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16898.646374                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        48336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          725                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          725                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     25237282                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25237282                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        49061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34810.044138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34810.044138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     23011166                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23011166                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51826.950450                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51826.950450                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           249.693849                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               62347                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.339598                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      317781726665                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.024659                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   247.669190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.007909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.967458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2882759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2882759                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           28                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       115279                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           115307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           28                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       115279                       # number of overall hits
system.cpu.icache.overall_hits::total          115307                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          101                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          101                       # number of overall misses
system.cpu.icache.overall_misses::total           103                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7927712                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7927712                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7927712                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7927712                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       115380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       115410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       115380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       115410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000875                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000892                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000875                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000892                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78492.198020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76968.077670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78492.198020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76968.077670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          568                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          142                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           76                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           76                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6369883                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6369883                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6369883                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6369883                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000659                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000659                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000659                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000659                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83814.250000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83814.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83814.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83814.250000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           28                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       115279                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          115307                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          101                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           103                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7927712                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7927712                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       115380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       115410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000875                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000892                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78492.198020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76968.077670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           76                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6369883                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6369883                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83814.250000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83814.250000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.052479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      317781726342                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    13.052485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.025493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.029399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.152344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            923358                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           923358                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 317781736000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    228354895                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        12753                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12753                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        12753                       # number of overall hits
system.l2.overall_hits::total                   12753                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           76                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1867                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1948                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           76                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1867                       # number of overall misses
system.l2.overall_misses::total                  1948                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6295916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    157583302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        163879218                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6295916                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    157583302                       # number of overall miss cycles
system.l2.overall_miss_latency::total       163879218                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           76                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        14620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14701                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           76                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        14620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14701                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.127702                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132508                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.127702                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132508                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        82841                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84404.553830                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84126.908624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        82841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84404.553830                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84126.908624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5792716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    145222459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    151015175                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     23451589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5792716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    145222459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    174466764                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.127702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132168                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.127702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153867                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76219.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77783.855919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77722.683994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73515.952978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76219.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77783.855919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77129.427056                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          596                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              596                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          596                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          319                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            319                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     23451589                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     23451589                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73515.952978                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73515.952978                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   181                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          263                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 263                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     21317354                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      21317354                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.592342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.592342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81054.577947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81054.577947                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     19574269                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19574269                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.592342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.592342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74426.878327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74426.878327                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6295916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6295916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           76                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             78                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        82841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80716.871795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           76                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           76                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5792716                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5792716                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76219.947368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76219.947368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1607                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    136265948                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    136265948                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        14176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.113149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.113337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84953.832918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84795.238332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    125648190                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    125648190                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.113149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78334.283042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78334.283042                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     331                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 331                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     1                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1500.276295                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              317781726342                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.999983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   184.046373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.054796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1298.175149                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.022467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.158469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.183139                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           319                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1510                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.038940                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.237793                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    467355                       # Number of tag accesses
system.l2.tags.data_accesses                   467355                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000609830                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6558                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2262                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4524                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4524                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  289536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1267.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     226550908                       # Total gap between requests
system.mem_ctrls.avgGap                     100155.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        40832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         9728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       238976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 178801562.297917991877                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 42598491.331165410578                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1046465569.937971472740                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          638                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          152                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         3734                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     24019070                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      5494786                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    140650198                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     37647.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     36149.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     37667.43                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        40832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       238976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        290176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          319                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1867                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2267                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1121013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1681519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    178801562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     42598491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1046465570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1270668156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1121013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     42598491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     43719504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1121013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1681519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    178801562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     42598491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1046465570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1270668156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4524                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                93970846                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              16974048                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          170164054                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20771.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37613.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3616                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          904                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   319.292035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   235.502989                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   284.722201                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          463     51.22%     51.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          170     18.81%     70.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           82      9.07%     79.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           39      4.31%     83.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           34      3.76%     87.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           17      1.88%     89.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           14      1.55%     90.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           85      9.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          904                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                289536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1267.865624                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5583876.480000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2745743.616000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   14812265.664000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 18693649.632000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 85553884.416000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 29442904.512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  156832324.320000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   686.761966                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     65609756                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      7540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    155205139                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    3982462.848000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1955302.272000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   15129955.008000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 18693649.632000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 115181072.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 4489984.632000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  159432426.552000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   698.147702                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      9301622                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      7540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    211513273                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2004                       # Transaction distribution
system.membus.trans_dist::ReadExReq               263                       # Transaction distribution
system.membus.trans_dist::ReadExResp              263                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2004                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4534                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4534                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       290176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  290176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2267                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2267    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2267                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3180813                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20933567                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          187964                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       187594                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         4211                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       103916                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          103702                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.794064                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              69                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            7                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            7                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       107904                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         4196                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       678972                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.473101                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.773839                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       447185     65.86%     65.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        95564     14.07%     79.94% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        13057      1.92%     81.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         7470      1.10%     82.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4         3749      0.55%     83.51% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5        10815      1.59%     85.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6         5000      0.74%     85.84% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        12021      1.77%     87.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8        84111     12.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       678972                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000004                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000194                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              481258                       # Number of memory references committed
system.switch_cpus.commit.loads                432195                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             161394                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              838911                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            25                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       518936     51.88%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       432195     43.21%     95.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        49063      4.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000194                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples        84111                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            70824                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        426541                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            172963                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         22671                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           4242                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       101505                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            48                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1140320                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           144                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       118751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1164437                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              187964                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       103771                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                573811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            8578                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          197                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            115381                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1941                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       697245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.670989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.722193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           456038     65.41%     65.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            27653      3.97%     69.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            30281      4.34%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            27534      3.95%     77.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            26793      3.84%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            26862      3.85%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            20848      2.99%     88.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            22186      3.18%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            59050      8.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       697245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.265869                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.647056                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              159117                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           47977                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1047                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           6385                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            258                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    228364895                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           4242                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            83644                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles           75181                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1212                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            181923                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        351039                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1127262                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            15                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3146                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         345924                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents           1667                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands      1433922                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1705134                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1161217                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               12                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps       1273647                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           160250                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              33                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            115732                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1702933                       # The number of ROB reads
system.switch_cpus.rob.writes                 2235541                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000190                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             14257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          596                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13771                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             444                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            78                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          156                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43613                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 43769                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         9984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1948032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1958016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             556                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            15257                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  15257    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              15257                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 318010090895                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           10157381                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            122740                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23611300                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               320522118420                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 431363                       # Simulator instruction rate (inst/s)
host_mem_usage                               16967308                       # Number of bytes of host memory used
host_op_rate                                   431376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.50                       # Real time elapsed on the host
host_tick_rate                               98508139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000031                       # Number of instructions simulated
sim_ops                                      11000387                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002512                       # Number of seconds simulated
sim_ticks                                  2512027525                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         30238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3781038                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3789348                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.777717                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.777717                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    4689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        22722                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1291423                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   649                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.379038                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5366274                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             805707                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          422296                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4667016                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       845744                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11086857                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4560567                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        22634                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10725018                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        832842                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          22257                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        839790                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          272                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11046154                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10675173                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.770334                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8509226                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.372629                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10692417                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11519572                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8595376                       # number of integer regfile writes
system.switch_cpus.ipc                       1.285814                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.285814                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5362372     49.89%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            6      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4577270     42.59%     92.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       807994      7.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10747650                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              228898                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021297                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           28175     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         189042     82.59%     94.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11681      5.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10976508                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     29496842                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10675145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12172419                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11086202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10747650                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1086019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          242                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       625856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7772486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.382782                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.811067                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4047632     52.08%     52.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       942923     12.13%     64.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       738945      9.51%     73.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       761766      9.80%     83.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       687861      8.85%     92.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       353066      4.54%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       176512      2.27%     99.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        44555      0.57%     99.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        19226      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7772486                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.381948                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             40                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           86                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           28                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           74                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1521639                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       293825                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4667016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       845744                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23687473                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  7777175                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               21                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              22                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       190455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           82                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       380941                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             82                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3290223                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3290223                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3290223                       # number of overall hits
system.cpu.dcache.overall_hits::total         3290223                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       345581                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         345581                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       345581                       # number of overall misses
system.cpu.dcache.overall_misses::total        345581                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5706201657                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5706201657                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5706201657                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5706201657                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3635804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3635804                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3635804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3635804                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.095049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.095049                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.095049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.095049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16511.907938                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16511.907938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16511.907938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16511.907938                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98776                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10911                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.052882                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       164275                       # number of writebacks
system.cpu.dcache.writebacks::total            164275                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       155124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       155124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       155124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       155124                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       190457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       190457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       190457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       190457                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2445398116                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2445398116                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2445398116                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2445398116                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.052384                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052384                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.052384                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052384                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12839.633702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12839.633702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12839.633702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12839.633702                       # average overall mshr miss latency
system.cpu.dcache.replacements                 190455                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2560336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2560336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       332252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        332252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5312064137                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5312064137                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2892588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2892588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.114863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.114863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15988.057670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15988.057670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       146013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       146013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       186239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       186239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2376012548                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2376012548                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.064385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12757.867836                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12757.867836                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       729887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         729887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        13329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    394137520                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    394137520                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       743216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       743216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.017934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 29569.924225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29569.924225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         9111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     69385568                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69385568                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16449.873874                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16449.873874                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3759853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            190711                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.714925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.585779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.414221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.002288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.997712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29276887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29276887                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1369749                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1369749                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1369749                       # number of overall hits
system.cpu.icache.overall_hits::total         1369749                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             48                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.cpu.icache.overall_misses::total            48                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3534266                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3534266                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3534266                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3534266                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1369797                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1369797                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1369797                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1369797                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73630.541667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73630.541667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73630.541667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73630.541667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2496790                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2496790                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2496790                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2496790                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86096.206897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86096.206897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86096.206897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86096.206897                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1369749                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1369749                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           48                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            48                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3534266                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3534266                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1369797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1369797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73630.541667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73630.541667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2496790                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2496790                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86096.206897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86096.206897                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            90.697933                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1485163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               107                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13880.028037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    88.697933                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.173238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.177144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.208984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10958405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10958405                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2512027525                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       177690                       # number of demand (read+write) hits
system.l2.demand_hits::total                   177690                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       177690                       # number of overall hits
system.l2.overall_hits::total                  177690                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12767                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12796                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           29                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12767                       # number of overall misses
system.l2.overall_misses::total                 12796                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2468689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1001876555                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1004345244                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2468689                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1001876555                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1004345244                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       190457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               190486                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       190457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              190486                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.067034                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067176                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.067034                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067176                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85127.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78473.921438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        78489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85127.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78473.921438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        78489                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       243                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 412                       # number of writebacks
system.l2.writebacks::total                       412                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12779                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         5342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18121                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2276703                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    916604791                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    918881494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    389074258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2276703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    916604791                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1307955752                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.066944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.066944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095130                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        78507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71890.571843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71905.586822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72833.069637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        78507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71890.571843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72179.005132                       # average overall mshr miss latency
system.l2.replacements                          12198                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       164275                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           164275                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       164275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       164275                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         5342                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           5342                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    389074258                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    389074258                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72833.069637                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72833.069637                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3775                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 443                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     39248376                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39248376                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.105026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88596.785553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88596.785553                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           17                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               17                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     35535954                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35535954                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.100996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.100996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83417.732394                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83417.732394                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2468689                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2468689                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85127.206897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85127.206897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2276703                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2276703                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        78507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        78507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       173915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            173915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        12324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    962628179                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    962628179                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       186239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        186239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.066173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78110.043736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78110.043736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        12324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    881068837                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    881068837                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.066173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71492.115953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71492.115953                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    5683                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                5683                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   629                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7385.323495                       # Cycle average of tags in use
system.l2.tags.total_refs                      415652                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20390                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.385091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.725035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.371188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.550232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1496.920426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    33.557984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5852.198630                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.182730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.714380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.901529                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2764                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         2129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3181                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.337402                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.662598                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6113179                       # Number of tag accesses
system.l2.tags.data_accesses                  6113179                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     10681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     25490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000877501944                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               54316                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                759                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        412                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36242                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      824                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36242                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  824                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     808.555556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    361.869636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2401.172721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            34     75.56%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            5     11.11%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      6.67%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      4.44%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      2.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.844444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.804294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.223920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     17.78%     17.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      8.89%     26.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26     57.78%     84.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      6.67%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      6.67%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      2.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2319488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                52736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    923.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2513318556                       # Total gap between requests
system.mem_ctrls.avgGap                     135613.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       683584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         3712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1631360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        51392                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 272124406.757843911648                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 1477690.814713505097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 649419635.638745665550                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 20458374.555430080742                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        10684                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           58                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        25500                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          824                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    398189208                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2225096                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    811686650                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  34772752509                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     37269.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     38363.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     31830.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  42199942.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       683776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1632000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2319488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        52736                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        52736                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         5342                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12750                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          18121                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          412                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           412                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    272200839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      1477691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    649674410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        923352940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      1477691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1477691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     20993401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        20993401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     20993401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    272200839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      1477691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    649674410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       944346340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                36229                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 803                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          128                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               601932136                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             135931208                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1212100954                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16614.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33456.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               31919                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                671                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.56                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   533.275753                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   388.421631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   373.149638                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           10      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1279     28.77%     28.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          631     14.19%     43.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          384      8.64%     51.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          325      7.31%     59.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          205      4.61%     63.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          149      3.35%     67.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          117      2.63%     69.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1346     30.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2318656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              51392                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              923.021733                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               20.458375                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    22893893.568000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    11310591.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   120860939.808000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  407016.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 207563971.776001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 832827522.911999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 415008100.920000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1610872037.543998                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   641.263689                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    922953030                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     83720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1505354495                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    23905312.704000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    11809817.712000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   118921711.104000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  3678415.776000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 207563971.776001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 848724506.783999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 401640182.664000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1616243918.519997                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   643.402153                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    893428334                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     83720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1534879191                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17695                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          412                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11705                       # Transaction distribution
system.membus.trans_dist::ReadExReq               426                       # Transaction distribution
system.membus.trans_dist::ReadExResp              426                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17695                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        48359                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  48359                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2372224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2372224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18121                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18121    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18121                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            44846668                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          167944086                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1441229                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1406787                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        22014                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       991105                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          990904                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.979720                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              64                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           11                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           11                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1088230                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        21978                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      7625466                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.311484                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.625557                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      5220622     68.46%     68.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       982389     12.88%     81.35% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       204660      2.68%     84.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        52685      0.69%     84.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       100501      1.32%     86.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5        94036      1.23%     87.27% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        59656      0.78%     88.05% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        66543      0.87%     88.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       844374     11.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      7625466                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000511                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000677                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4956401                       # Number of memory references committed
system.switch_cpus.commit.loads               4213186                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1239521                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8760732                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            20                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5044268     50.44%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4213186     42.13%     92.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       743215      7.43%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000677                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       844374                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           584832                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       5461746                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1359480                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        344171                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          22257                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       940516                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            37                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11297630                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           115                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1384308                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11869703                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1441229                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       990968                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6365885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           44586                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           1369797                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          5597                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7772486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.527209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.683517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          5475082     70.44%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           193799      2.49%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           122577      1.58%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           335229      4.31%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           430164      5.53%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            97989      1.26%     85.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           215075      2.77%     88.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           296052      3.81%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           606519      7.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7772486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.185315                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.526223                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1667290                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          453819                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2061                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          272                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         102529                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            543                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2512027525                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          22257                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           764949                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1297487                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1928                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1518338                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       4167527                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11160479                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            66                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          87603                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        4056674                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          45713                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     12933175                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            15983434                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11998110                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               54                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11665736                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1267403                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              18                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            6                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2100711                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 17869531                       # The number of ROB reads
system.switch_cpus.rob.writes                22324914                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000167                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            186266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       164687                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37966                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             9217                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4218                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            29                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       186239                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           58                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       571367                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                571425                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     45405440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               45409152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           21415                       # Total snoops (count)
system.tol2bus.snoopTraffic                     52736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           211901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000387                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019668                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 211819     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     82      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             211901                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2512027525                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          335287243                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             46835                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         307584825                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
