{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 09:55:50 2023 " "Info: Processing started: Wed Nov 29 09:55:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dividerfsm -c dividerfsm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dividerfsm -c dividerfsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marvin/kuliah/tahun kedua/semester 1/sistem digital/tugas besar/new divider remake/divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/marvin/kuliah/tahun kedua/semester 1/sistem digital/tugas besar/new divider remake/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divider_component " "Info: Found design unit 1: divider-divider_component" {  } { { "../divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "../divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider " "Info: Elaborating entity \"divider\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dividerfsm.vhd 2 1 " "Warning: Using design file dividerfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dividerfsm-rtl " "Info: Found design unit 1: dividerfsm-rtl" {  } { { "dividerfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/dividerfsm.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dividerfsm " "Info: Found entity 1: dividerfsm" {  } { { "dividerfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/dividerfsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividerfsm dividerfsm:FSMDivider " "Info: Elaborating entity \"dividerfsm\" for hierarchy \"dividerfsm:FSMDivider\"" {  } { { "../divider.vhd" "FSMDivider" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_scount dividerfsm.vhd(97) " "Warning (10631): VHDL Process Statement warning at dividerfsm.vhd(97): inferring latch(es) for signal or variable \"add_scount\", which holds its previous value in one or more paths through the process" {  } { { "dividerfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/dividerfsm.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_scount dividerfsm.vhd(97) " "Info (10041): Inferred latch for \"add_scount\" at dividerfsm.vhd(97)" {  } { { "dividerfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/dividerfsm.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "paralelregister.vhd 2 1 " "Warning: Using design file paralelregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParalelRegister-register_arc " "Info: Found design unit 1: ParalelRegister-register_arc" {  } { { "paralelregister.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/paralelregister.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister " "Info: Found entity 1: ParalelRegister" {  } { { "paralelregister.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/paralelregister.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister ParalelRegister:RegisterP " "Info: Elaborating entity \"ParalelRegister\" for hierarchy \"ParalelRegister:RegisterP\"" {  } { { "../divider.vhd" "RegisterP" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister.vhd(27) " "Warning (10492): VHDL Process Statement warning at paralelregister.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/paralelregister.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "function_r.vhd 2 1 " "Warning: Using design file function_r.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 function_R-behavorial " "Info: Found design unit 1: function_R-behavorial" {  } { { "function_r.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/function_r.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 function_R " "Info: Found entity 1: function_R" {  } { { "function_r.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/function_r.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_R function_R:transferPtoR " "Info: Elaborating entity \"function_R\" for hierarchy \"function_R:transferPtoR\"" {  } { { "../divider.vhd" "transferPtoR" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "function_s.vhd 2 1 " "Warning: Using design file function_s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 function_S-behavorial " "Info: Found design unit 1: function_S-behavorial" {  } { { "function_s.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/function_s.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 function_S " "Info: Found entity 1: function_S" {  } { { "function_s.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/function_s.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_S function_S:transferQtoS " "Info: Elaborating entity \"function_S\" for hierarchy \"function_S:transferQtoS\"" {  } { { "../divider.vhd" "transferQtoS" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output_result\[80\] function_s.vhd(10) " "Warning (10873): Using initial value X (don't care) for net \"output_result\[80\]\" at function_s.vhd(10)" {  } { { "function_s.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/function_s.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.vhd 2 1 " "Warning: Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-Behavior " "Info: Found design unit 1: mux21-Behavior" {  } { { "mux21.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/mux21.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Info: Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/mux21.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:RInputSelector " "Info: Elaborating entity \"mux21\" for hierarchy \"mux21:RInputSelector\"" {  } { { "../divider.vhd" "RInputSelector" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister ParalelRegister:RegisterR " "Info: Elaborating entity \"ParalelRegister\" for hierarchy \"ParalelRegister:RegisterR\"" {  } { { "../divider.vhd" "RegisterR" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister.vhd(27) " "Warning (10492): VHDL Process Statement warning at paralelregister.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/paralelregister.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "registerserial.vhd 2 1 " "Warning: Using design file registerserial.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSerial-register_arc " "Info: Found design unit 1: RegisterSerial-register_arc" {  } { { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/registerserial.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSerial " "Info: Found entity 1: RegisterSerial" {  } { { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/registerserial.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerial RegisterSerial:RegisterSerialS " "Info: Elaborating entity \"RegisterSerial\" for hierarchy \"RegisterSerial:RegisterSerialS\"" {  } { { "../divider.vhd" "RegisterSerialS" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "registerserialkekiri.vhd 2 1 " "Warning: Using design file registerserialkekiri.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSerialkekiri-register_arc " "Info: Found design unit 1: RegisterSerialkekiri-register_arc" {  } { { "registerserialkekiri.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/registerserialkekiri.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSerialkekiri " "Info: Found entity 1: RegisterSerialkekiri" {  } { { "registerserialkekiri.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/testfile/registerserialkekiri.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerialkekiri RegisterSerialkekiri:RegisterOutput " "Info: Elaborating entity \"RegisterSerialkekiri\" for hierarchy \"RegisterSerialkekiri:RegisterOutput\"" {  } { { "../divider.vhd" "RegisterOutput" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ComparatorRS comparatorreal " "Error: Node instance \"ComparatorRS\" instantiates undefined entity \"comparatorreal\"" {  } { { "../divider.vhd" "ComparatorRS" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 161 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Subtractor AdderSubtractor " "Error: Node instance \"Subtractor\" instantiates undefined entity \"AdderSubtractor\"" {  } { { "../divider.vhd" "Subtractor" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/divider.vhd" 169 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Error: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 29 09:55:52 2023 " "Error: Processing ended: Wed Nov 29 09:55:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
