{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.673091,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.889524,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.426909,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.342388,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.19873,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.342388,
	"finish__design__instance__count__class:buffer": 3037,
	"finish__design__instance__area__class:buffer": 5745.87,
	"finish__design__instance__count__class:clock_buffer": 1060,
	"finish__design__instance__area__class:clock_buffer": 1234.24,
	"finish__design__instance__count__class:timing_repair_buffer": 216,
	"finish__design__instance__area__class:timing_repair_buffer": 461.244,
	"finish__design__instance__count__class:inverter": 18467,
	"finish__design__instance__area__class:inverter": 10270,
	"finish__design__instance__count__class:clock_inverter": 289,
	"finish__design__instance__area__class:clock_inverter": 231.42,
	"finish__design__instance__count__class:timing_repair_inverter": 9,
	"finish__design__instance__area__class:timing_repair_inverter": 12.502,
	"finish__design__instance__count__class:sequential_cell": 4385,
	"finish__design__instance__area__class:sequential_cell": 20473,
	"finish__design__instance__count__class:multi_input_combinational_cell": 41065,
	"finish__design__instance__area__class:multi_input_combinational_cell": 75499.8,
	"finish__design__instance__count": 68528,
	"finish__design__instance__area": 113928,
	"finish__timing__setup__tns": -64.9478,
	"finish__timing__setup__ws": -0.318953,
	"finish__clock__skew__setup": 0.0400201,
	"finish__clock__skew__hold": 0.0400201,
	"finish__timing__drv__max_slew_limit": 0.086005,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.51018,
	"finish__timing__drv__max_cap": 37,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 490,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.337092,
	"finish__power__switching__total": 0.35499,
	"finish__power__leakage__total": 0.00262068,
	"finish__power__total": 0.694703,
	"finish__design__io": 47,
	"finish__design__die__area": 234866,
	"finish__design__core__area": 232329,
	"finish__design__instance__count": 69908,
	"finish__design__instance__area": 114295,
	"finish__design__instance__count__stdcell": 69908,
	"finish__design__instance__area__stdcell": 114295,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.491955,
	"finish__design__instance__utilization__stdcell": 0.491955,
	"finish__design__rows": 344,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 344,
	"finish__design__sites": 873416,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 873416,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}