// Seed: 1634164346
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    input wire id_3,
    output wire id_4,
    output wand id_5,
    output tri0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    input tri id_10
    , id_13,
    input tri0 id_11
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input logic id_0,
    output tri id_1,
    output wire id_2,
    output wor id_3,
    input supply0 id_4,
    output logic id_5,
    output supply1 id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9,
    output wor id_10,
    input uwire id_11,
    output uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    output tri id_15
);
  wire id_17;
  wand id_18;
  module_0(
      id_4, id_2, id_4, id_4, id_2, id_3, id_6, id_13, id_6, id_10, id_11, id_4
  );
  always #1 begin
    if (1'b0) id_5 <= id_0;
    else $display(id_18);
  end
  wand id_19;
  assign id_19 = id_14 + id_18;
  wire id_20;
endmodule
