{
    "id": "1600161649",
    "title": "Generating MC/DC adequate test sequences through model checking",
    "venue": "annual software engineering workshop",
    "year": 2003,
    "authors": [
        {
            "name": "Sanjai Rayadurgam",
            "id": "2202169474",
            "org": "Comput. Sci. & Eng., Minnesota Univ., Minneapolis, MN, USA"
        },
        {
            "name": "Mats Per Erik Heimdahl",
            "id": "2001238367",
            "org": "Comput. Sci. & Eng., Minnesota Univ., Minneapolis, MN, USA"
        }
    ],
    "fields_of_study": [
        "Software verification and validation",
        "Software construction",
        "Software",
        "Satisfiability",
        "Temporal logic",
        "Reliability engineering",
        "Computer science",
        "Avionics software",
        "Model checking",
        "Real-time computing",
        "Software verification"
    ],
    "references": [
        "1483676884",
        "1495461922",
        "2055647675",
        "2081938726",
        "2129228609",
        "2143889043",
        "2162200351",
        "2172253171",
        "2340735175"
    ]
}