--------------------------------------------------------------------------------
-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: M.81d
--  \   \         Application: netgen
--  /   /         Filename: toplevel_timesim.vhd
-- /___/   /\     Timestamp: Thu Nov 07 18:28:30 2013
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 2 -pcf toplevel.pcf -rpw 100 -tpw 0 -ar Structure -tm toplevel -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim toplevel.ncd toplevel_timesim.vhd 
-- Device	: 6slx16csg324-2 (PRODUCTION 1.15 2010-12-02)
-- Input file	: toplevel.ncd
-- Output file	: C:\Users\eiriklf\git\dmkonsttdt4255_work\exersise2experiment3\netgen\par\toplevel_timesim.vhd
-- # of Entities	: 1
-- Design Name	: toplevel
-- Xilinx	: C:\Xilinx\12.4\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity toplevel is
  port (
    clk : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    command : in STD_LOGIC_VECTOR ( 0 to 31 ); 
    bus_address_in : in STD_LOGIC_VECTOR ( 0 to 31 ); 
    bus_data_in : in STD_LOGIC_VECTOR ( 0 to 31 ); 
    status : out STD_LOGIC_VECTOR ( 0 to 31 ); 
    bus_data_out : out STD_LOGIC_VECTOR ( 0 to 31 ) 
  );
end toplevel;

architecture Structure of toplevel is
  signal MIPS_SC_PROCESSOR_EXMEM_data_22_Q : STD_LOGIC; 
  signal TDT4255_COM_processor_enable_9255 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_23_Q : STD_LOGIC; 
  signal dmem_write_data_17_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFIDwrite : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9261 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9262 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9263 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9264 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_control_enable_0 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N269_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_33_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_34_Q : STD_LOGIC; 
  signal dmem_write_data_28_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_35_Q : STD_LOGIC; 
  signal dmem_write_data_2_0 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9291 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9294 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N12 : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9303 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9304 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9305 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9307 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_2_Q : STD_LOGIC; 
  signal reset_IBUF_0 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9312 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_24_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_16_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9325 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9326 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9328 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9329 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_9_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_5_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_9_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_36_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_8_Q : STD_LOGIC; 
  signal dmem_write_data_31_0 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9352 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N8 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9360 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_branched1 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9365 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9372 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9375 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_5_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_9378 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_9379 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9383 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9385 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_6_Q : STD_LOGIC; 
  signal dmem_write_data_19_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_26_Q : STD_LOGIC; 
  signal dmem_write_data_20_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_14_Q : STD_LOGIC; 
  signal dmem_write_data_8_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_28_Q : STD_LOGIC; 
  signal dmem_write_data_22_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_30_Q : STD_LOGIC; 
  signal dmem_write_data_24_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_32_Q : STD_LOGIC; 
  signal dmem_write_data_26_0 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd2_9423 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd3_9424 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_9425 : STD_LOGIC; 
  signal TDT4255_COM_status_1_0 : STD_LOGIC; 
  signal TDT4255_COM_status_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_10_Q : STD_LOGIC; 
  signal dmem_write_data_4_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_12_Q : STD_LOGIC; 
  signal dmem_write_data_6_0 : STD_LOGIC; 
  signal TDT4255_COM_n0090_inv_0 : STD_LOGIC; 
  signal TDT4255_COM_n0108_inv_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9442 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9445 : STD_LOGIC; 
  signal N446 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o6_9449 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11_9455 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_9465 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_0_Q : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_branch_ok : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9474 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9475 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_8_0 : STD_LOGIC; 
  signal TDT4255_COM_state_2_GND_8_o_Mux_17_o : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_31_BRB1_9480 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9482 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9483 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9484 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_11_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_4_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_Q : STD_LOGIC; 
  signal dmem_address_wr_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_38_Q : STD_LOGIC; 
  signal dmem_address_wr_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_39_Q : STD_LOGIC; 
  signal dmem_address_wr_2_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_40_Q : STD_LOGIC; 
  signal dmem_address_wr_3_0 : STD_LOGIC; 
  signal TDT4255_COM_n0076_inv_0 : STD_LOGIC; 
  signal TDT4255_COM_n0087_inv_0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_0_BRB0_9510 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_10_BRB0_9511 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_31_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_11_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_12_BRB0_9515 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_20_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_13_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_14_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_18_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_15_BRB0_9522 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_16_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_16_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528 : STD_LOGIC; 
  signal N110_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2_9531 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB5_9532 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_176_BRB2_9533 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_17_BRB0_9534 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_18_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_14_0 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9541 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9542 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9550 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9551 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9553 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_7_0 : STD_LOGIC; 
  signal imem_write_enable_com : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_135_Q : STD_LOGIC; 
  signal dmem_write_enable_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_19_BRB0_9558 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_1_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_12_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_28_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_29_BRB0_9563 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_3_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_20_BRB0_9566 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_21_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_11_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_8_BRB0_9570 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_9_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_23_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_2_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_30_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_29_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_22_BRB0_9578 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_23_BRB0_9579 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_9_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_34_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_66_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_64_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_66_BRB1_9585 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2_9586 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_64_BRB1_9587 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_64_BRB2_9588 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_32_Q : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_31_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_3_BRB0_9591 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_24_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_25_BRB0_9595 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_7_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_67_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_60_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_35_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_67_BRB1_9609 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_67_BRB2_9610 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_60_BRB1_9611 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_28_Q : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_4_BRB0_9613 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_5_BRB0_9614 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_27_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_26_BRB0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_27_BRB0_9618 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_5_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_6_BRB0_9621 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_7_BRB0_9622 : STD_LOGIC; 
  signal TDT4255_COM_bus_data_out_25_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_9626 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_state_writeback_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_21_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_13_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_17_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9636 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_13_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9640 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9641 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_2_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_0 : STD_LOGIC; 
  signal command_30_IBUF_0 : STD_LOGIC; 
  signal command_31_IBUF_0 : STD_LOGIC; 
  signal command_29_IBUF_0 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In_bdd6 : STD_LOGIC; 
  signal N259_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_41_Q : STD_LOGIC; 
  signal dmem_address_wr_4_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_42_Q : STD_LOGIC; 
  signal dmem_address_wr_5_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_43_Q : STD_LOGIC; 
  signal dmem_address_wr_6_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_44_Q : STD_LOGIC; 
  signal dmem_address_wr_7_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_15_Q : STD_LOGIC; 
  signal dmem_write_data_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_17_Q : STD_LOGIC; 
  signal dmem_write_data_11_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_19_Q : STD_LOGIC; 
  signal dmem_write_data_13_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_21_Q : STD_LOGIC; 
  signal dmem_write_data_15_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_69_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_0_Q : STD_LOGIC; 
  signal instr_data_20_0_0_0 : STD_LOGIC; 
  signal instr_data_19_0_0_0 : STD_LOGIC; 
  signal instr_data_18_0_0_0 : STD_LOGIC; 
  signal instr_data_17_0_0_0 : STD_LOGIC; 
  signal instr_data_16_0_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_0_Q : STD_LOGIC; 
  signal instr_data2_25_0_0_0 : STD_LOGIC; 
  signal instr_data2_24_0_0_0 : STD_LOGIC; 
  signal instr_data2_23_0_0_0 : STD_LOGIC; 
  signal instr_data2_22_0_0_0 : STD_LOGIC; 
  signal instr_data2_21_0_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_0_Q : STD_LOGIC; 
  signal instr_data2_20_0_0_0 : STD_LOGIC; 
  signal instr_data2_19_0_0_0 : STD_LOGIC; 
  signal instr_data2_18_0_0_0 : STD_LOGIC; 
  signal instr_data2_17_0_0_0 : STD_LOGIC; 
  signal instr_data2_16_0_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_0_Q : STD_LOGIC; 
  signal instr_data_25_0_0_0 : STD_LOGIC; 
  signal instr_data_24_0_0_0 : STD_LOGIC; 
  signal instr_data_23_0_0_0 : STD_LOGIC; 
  signal instr_data_22_0_0_0 : STD_LOGIC; 
  signal instr_data_21_0_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_16_Q : STD_LOGIC; 
  signal instr_data2_5_Q : STD_LOGIC; 
  signal instr_data2_4_Q : STD_LOGIC; 
  signal instr_data2_3_Q : STD_LOGIC; 
  signal instr_data2_2_Q : STD_LOGIC; 
  signal instr_data2_1_Q : STD_LOGIC; 
  signal instr_data2_0_Q : STD_LOGIC; 
  signal instr_addr2_7_0 : STD_LOGIC; 
  signal instr_addr2_6_0 : STD_LOGIC; 
  signal instr_addr2_5_0 : STD_LOGIC; 
  signal instr_addr2_4_0 : STD_LOGIC; 
  signal instr_addr2_3_0 : STD_LOGIC; 
  signal instr_addr2_2_0 : STD_LOGIC; 
  signal instr_addr2_1_0 : STD_LOGIC; 
  signal instr_addr2_0_0 : STD_LOGIC; 
  signal instr_data2_25_Q : STD_LOGIC; 
  signal instr_data2_24_Q : STD_LOGIC; 
  signal instr_data2_23_Q : STD_LOGIC; 
  signal instr_data2_22_Q : STD_LOGIC; 
  signal instr_data2_21_Q : STD_LOGIC; 
  signal instr_data2_20_Q : STD_LOGIC; 
  signal instr_data2_19_Q : STD_LOGIC; 
  signal instr_data2_18_Q : STD_LOGIC; 
  signal instr_data2_17_Q : STD_LOGIC; 
  signal instr_data2_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_9970 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9971 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_9972 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_9973 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_9974 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_9976 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_9977 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_9978 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_9979 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_9980 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_Q_9981 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_9982 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_9983 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_9984 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_9985 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_9986 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_9987 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_9988 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_9990 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_9991 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_Q_9992 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_Q_9993 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_9994 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_9995 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N111 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_Q_10016 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_Q_10041 : STD_LOGIC; 
  signal command_0_IBUF_0 : STD_LOGIC; 
  signal command_1_IBUF_0 : STD_LOGIC; 
  signal command_2_IBUF_0 : STD_LOGIC; 
  signal command_3_IBUF_0 : STD_LOGIC; 
  signal command_4_IBUF_0 : STD_LOGIC; 
  signal command_5_IBUF_0 : STD_LOGIC; 
  signal command_6_IBUF_0 : STD_LOGIC; 
  signal command_7_IBUF_0 : STD_LOGIC; 
  signal command_8_IBUF_0 : STD_LOGIC; 
  signal command_9_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_30_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_31_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_24_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_25_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_26_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_27_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_28_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_29_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_10_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_11_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_20_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_12_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_21_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_13_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_30_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_22_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_14_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_31_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_23_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_15_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_24_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_16_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_25_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_17_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_26_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_18_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_27_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_19_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_28_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_29_IBUF_0 : STD_LOGIC; 
  signal command_10_IBUF_0 : STD_LOGIC; 
  signal command_11_IBUF_0 : STD_LOGIC; 
  signal command_20_IBUF_0 : STD_LOGIC; 
  signal command_12_IBUF_0 : STD_LOGIC; 
  signal command_21_IBUF_0 : STD_LOGIC; 
  signal command_13_IBUF_0 : STD_LOGIC; 
  signal command_22_IBUF_0 : STD_LOGIC; 
  signal command_14_IBUF_0 : STD_LOGIC; 
  signal command_23_IBUF_0 : STD_LOGIC; 
  signal command_15_IBUF_0 : STD_LOGIC; 
  signal command_24_IBUF_0 : STD_LOGIC; 
  signal command_16_IBUF_0 : STD_LOGIC; 
  signal command_25_IBUF_0 : STD_LOGIC; 
  signal command_17_IBUF_0 : STD_LOGIC; 
  signal command_26_IBUF_0 : STD_LOGIC; 
  signal command_18_IBUF_0 : STD_LOGIC; 
  signal command_27_IBUF_0 : STD_LOGIC; 
  signal command_19_IBUF_0 : STD_LOGIC; 
  signal command_28_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_0_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_1_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_2_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_3_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_4_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_5_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_6_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_7_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_8_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_9_IBUF_0 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEXreset : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_2_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_buffer_write : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_4_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_6_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_8_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_10_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_14_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_15_0 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_10438 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_10444 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_31_10446 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_177_BRB3_10448 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_33_10449 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_29_10450 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_177_BRB1_10451 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_30_10452 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_177_BRB2_10453 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_32_10454 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4_10455 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_10456 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_108_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_10459 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_109_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_10509 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_10510 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_68_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_10512 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_10513 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_10514 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_36_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_182_10519 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_10520 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_10521 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10522 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_10523 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_10524 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_10525 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_70_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_10528 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_10529 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_10530 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_10531 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_10532 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_10533 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_10534 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_10535 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_10536 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_10539 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_10541 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_10542 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_10543 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10544 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_10545 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_10546 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_10547 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_10548 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_10549 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_10550 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_10552 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_10554 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_10556 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_10557 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_10558 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_10560 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_28_10569 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_200_10571 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_201_10572 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_202_10573 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_210_10574 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_203_10575 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_211_10576 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_204_10577 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_212_10578 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_205_10579 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_213_10580 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_206_10581 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_207_10582 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_208_10583 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_209_10584 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_190_10585 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_183_10586 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_191_10587 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_184_10588 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_192_10589 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_185_10590 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_193_10591 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_10592 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_186_10593 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_194_10594 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_187_10595 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_195_10596 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_188_10597 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_196_10598 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_189_10599 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_197_10600 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_198_10601 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_199_10602 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_18_Q : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_26_0 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_136_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10613 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_10614 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_10616 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_10617 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB2_10620 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB9_10621 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_10622 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_10623 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_10624 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_10625 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_10626 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_10627 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_10628 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_45_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_62_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_61_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_25_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_54_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_53_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_17_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_46_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_63_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_26_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_55_Q : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_47_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_48_Q : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_p3_0 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_49_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_65_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_29_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_58_Q : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_51_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_59_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_57_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3_0 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_10692 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_10693 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_10694 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_10696 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_10697 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10698 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_10699 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10700 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_10701 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10702 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_10703 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10704 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_10705 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_10706 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_10707 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10708 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10711 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10713 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_41_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_HI_data_26_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_63_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_42_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_43_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_15_10734 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_16_10736 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_12_10737 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_52_Q : STD_LOGIC; 
  signal N94_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_139_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_140_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_141_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_142_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_143_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_144_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_145_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_146_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_147_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_148_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_6_Q : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10768 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10769 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_p3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10774 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10775 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10776 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_10777 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_56_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_11_10784 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_149_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_150_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_151_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_159_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_152_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_160_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_153_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_161_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_169_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_154_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_162_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_170_Q : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_155_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_163_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_156_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_164_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_157_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_165_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_158_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_166_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_167_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_168_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_13_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_14_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_40_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_16_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_33_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_17_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_50_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_18_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_50_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_51_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_19_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_60_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_52_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_44_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_61_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_53_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_45_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_37_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_62_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_54_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_46_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_38_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_55_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_47_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_39_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_10868 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_10869 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_10871 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_64_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_56_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_48_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_65_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_57_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_49_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_66_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_58_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_67_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_59_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_68_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_10885 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_178_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_179_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardA_1_3_10896 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardA_1_bdd8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o19_10898 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o20_10899 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_HI_data_8_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_HI_data_9_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_10903 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16_10904 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o17_10905 : STD_LOGIC; 
  signal N457 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardB_1_3_10907 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardB_1_bdd8 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_27_Q : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_HI_data_10_0 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In51_10915 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_HI_data_11_0 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In52_10917 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In54_10919 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_HI_data_24_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_HI_data_25_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_HI_data_27_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardA_1_2_10932 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1_10934 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardB_1_2_10935 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o8_10936 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2_10937 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o3_10938 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o5_10940 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_10941 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_21_Q : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_22_Q : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_10948 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o18_10952 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_10953 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_10954 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_10957 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_10958 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_10959 : STD_LOGIC; 
  signal N271 : STD_LOGIC; 
  signal N267 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_10963 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_7_Q : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_10971 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_10974 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_10975 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_10976 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_10977 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_10978 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardB_1_1_10979 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R19 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In53_10984 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10985 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardA_1_1_10987 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_FRB_10993 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G1_10997 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G1_11001 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R111_11002 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_11010 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_11012 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal TDT4255_COM_write_imem_11035 : STD_LOGIC; 
  signal TDT4255_COM_write_enable_11036 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPBDOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPBDOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPADOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPADOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPADIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPADIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPBDIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPBDIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEBWEU0_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEBWEU1_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEAWEL0_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEAWEL1_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEBREGCE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKBRDCLK_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENAWREN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENBRDEN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTBRST_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPBDOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPBDOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPADOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPADOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPADIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPADIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPBDIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPBDIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEBWEU0_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEBWEU1_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEAWEL0_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEAWEL1_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEBREGCE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKBRDCLK_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENAWREN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENBRDEN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTBRST_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPBDOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPBDOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPADOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPADOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPADIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPADIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPBDIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPBDIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEBWEU0_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEBWEU1_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEAWEL0_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEAWEL1_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEBREGCE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKBRDCLK_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENAWREN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENBRDEN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTBRST_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DOPBDOP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DOPBDOP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DOPADOP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DOPADOP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DIPADIP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DIPADIP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR2 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR3 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR4 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DIPBDIP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DIPBDIP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR2 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR3 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR4 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_WEBWEU0_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_WEBWEU1_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_WEAWEL0_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_WEAWEL1_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_RSTA_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_REGCEBREGCE_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_CLKBRDCLK_INTNOT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ENAWREN_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_REGCEA_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ENBRDEN_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_RSTBRST_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DOPBDOP0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DOPBDOP1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DOPADOP0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DOPADOP1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DIPADIP0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DIPADIP1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR2 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR3 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR4 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DIPBDIP0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DIPBDIP1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR2 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR3 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR4 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_WEBWEU0_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_WEBWEU1_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_WEAWEL0_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_WEAWEL1_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_RSTA_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_REGCEBREGCE_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_CLKBRDCLK_INTNOT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ENAWREN_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_REGCEA_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ENBRDEN_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_RSTBRST_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPBDOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPBDOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPADOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPADOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPADIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPADIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPBDIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPBDIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEBWEU0_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEBWEU1_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEAWEL0_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEAWEL1_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEBREGCE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKBRDCLK_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENAWREN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENBRDEN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTBRST_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO10 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO11 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO12 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO13 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO14 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO15 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOPBDOP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOPBDOP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOPADOP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOPADOP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO6 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO7 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO8 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO9 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO10 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO11 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO12 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO13 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO14 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO15 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DIPADIP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DIPADIP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR2 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR3 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR4 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DIPBDIP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DIPBDIP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR2 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR3 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR4 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_WEBWEU0_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_WEBWEU1_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_WEAWEL0_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_WEAWEL1_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_RSTA_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_REGCEBREGCE_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_CLKBRDCLK_INTNOT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ENAWREN_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_REGCEA_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ENBRDEN_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_RSTBRST_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_0_Q_655 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_3_Q_652 : STD_LOGIC; 
  signal ProtoComp35_CYINITGND_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_1_Q_637 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_2_Q_629 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_4_Q_682 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_5_Q_675 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_6_Q_669 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_7_Q_662 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_rt_714 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_9_Q_707 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_10_Q_701 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_0_Q_747 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_1_Q_739 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_2_Q_731 : STD_LOGIC; 
  signal ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_3_Q_721 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_4_Q_781 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_5_Q_773 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_6_Q_765 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_7_Q_755 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_1_rt_800 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_2_rt_797 : STD_LOGIC; 
  signal ProtoComp41_CYINITGND_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_3_rt_788 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_4_rt_823 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_5_rt_820 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_6_rt_817 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_7_rt_810 : STD_LOGIC; 
  signal command_0_IBUF_882 : STD_LOGIC; 
  signal command_1_IBUF_889 : STD_LOGIC; 
  signal command_2_IBUF_896 : STD_LOGIC; 
  signal command_3_IBUF_901 : STD_LOGIC; 
  signal command_4_IBUF_906 : STD_LOGIC; 
  signal command_5_IBUF_909 : STD_LOGIC; 
  signal command_6_IBUF_912 : STD_LOGIC; 
  signal command_7_IBUF_915 : STD_LOGIC; 
  signal command_8_IBUF_918 : STD_LOGIC; 
  signal command_9_IBUF_921 : STD_LOGIC; 
  signal bus_address_in_30_IBUF_924 : STD_LOGIC; 
  signal bus_address_in_31_IBUF_927 : STD_LOGIC; 
  signal bus_address_in_24_IBUF_930 : STD_LOGIC; 
  signal bus_address_in_25_IBUF_933 : STD_LOGIC; 
  signal bus_address_in_26_IBUF_936 : STD_LOGIC; 
  signal bus_address_in_27_IBUF_939 : STD_LOGIC; 
  signal bus_address_in_28_IBUF_942 : STD_LOGIC; 
  signal bus_address_in_29_IBUF_945 : STD_LOGIC; 
  signal bus_data_in_10_IBUF_948 : STD_LOGIC; 
  signal bus_data_in_11_IBUF_951 : STD_LOGIC; 
  signal bus_data_in_20_IBUF_954 : STD_LOGIC; 
  signal bus_data_in_12_IBUF_957 : STD_LOGIC; 
  signal bus_data_in_21_IBUF_960 : STD_LOGIC; 
  signal bus_data_in_13_IBUF_963 : STD_LOGIC; 
  signal bus_data_in_30_IBUF_966 : STD_LOGIC; 
  signal bus_data_in_22_IBUF_969 : STD_LOGIC; 
  signal bus_data_in_14_IBUF_972 : STD_LOGIC; 
  signal bus_data_in_31_IBUF_975 : STD_LOGIC; 
  signal bus_data_in_23_IBUF_978 : STD_LOGIC; 
  signal bus_data_in_15_IBUF_981 : STD_LOGIC; 
  signal bus_data_in_24_IBUF_984 : STD_LOGIC; 
  signal bus_data_in_16_IBUF_987 : STD_LOGIC; 
  signal bus_data_in_25_IBUF_990 : STD_LOGIC; 
  signal bus_data_in_17_IBUF_993 : STD_LOGIC; 
  signal bus_data_in_26_IBUF_996 : STD_LOGIC; 
  signal bus_data_in_18_IBUF_999 : STD_LOGIC; 
  signal bus_data_in_27_IBUF_1002 : STD_LOGIC; 
  signal bus_data_in_19_IBUF_1005 : STD_LOGIC; 
  signal bus_data_in_28_IBUF_1008 : STD_LOGIC; 
  signal bus_data_in_29_IBUF_1011 : STD_LOGIC; 
  signal command_10_IBUF_1014 : STD_LOGIC; 
  signal command_11_IBUF_1017 : STD_LOGIC; 
  signal command_20_IBUF_1020 : STD_LOGIC; 
  signal command_12_IBUF_1023 : STD_LOGIC; 
  signal command_21_IBUF_1026 : STD_LOGIC; 
  signal command_13_IBUF_1029 : STD_LOGIC; 
  signal command_30_IBUF_1032 : STD_LOGIC; 
  signal command_22_IBUF_1035 : STD_LOGIC; 
  signal command_14_IBUF_1038 : STD_LOGIC; 
  signal command_31_IBUF_1041 : STD_LOGIC; 
  signal command_23_IBUF_1044 : STD_LOGIC; 
  signal command_15_IBUF_1047 : STD_LOGIC; 
  signal command_24_IBUF_1050 : STD_LOGIC; 
  signal command_16_IBUF_1053 : STD_LOGIC; 
  signal command_25_IBUF_1056 : STD_LOGIC; 
  signal command_17_IBUF_1059 : STD_LOGIC; 
  signal command_26_IBUF_1062 : STD_LOGIC; 
  signal command_18_IBUF_1065 : STD_LOGIC; 
  signal command_27_IBUF_1068 : STD_LOGIC; 
  signal command_19_IBUF_1071 : STD_LOGIC; 
  signal command_28_IBUF_1074 : STD_LOGIC; 
  signal command_29_IBUF_1077 : STD_LOGIC; 
  signal reset_IBUF_1080 : STD_LOGIC; 
  signal bus_data_in_0_IBUF_1083 : STD_LOGIC; 
  signal bus_data_in_1_IBUF_1086 : STD_LOGIC; 
  signal bus_data_in_2_IBUF_1089 : STD_LOGIC; 
  signal bus_data_in_3_IBUF_1092 : STD_LOGIC; 
  signal bus_data_in_4_IBUF_1095 : STD_LOGIC; 
  signal bus_data_in_5_IBUF_1098 : STD_LOGIC; 
  signal bus_data_in_6_IBUF_1101 : STD_LOGIC; 
  signal bus_data_in_7_IBUF_1104 : STD_LOGIC; 
  signal bus_data_in_8_IBUF_1107 : STD_LOGIC; 
  signal bus_data_in_9_IBUF_1110 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_1113 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CARRYOUT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CARRYOUTF : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CLK_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTD_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CED_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CARRYOUT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CARRYOUTF : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CLK_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTD_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CED_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CARRYOUT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CARRYOUTF : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CLK_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTD_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CED_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CARRYOUT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CARRYOUTF : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CLK_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTD_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CED_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOWWE1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOWWE1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_2008 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_2000 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24_pack_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_rstpot_2072 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_22_pack_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_2140 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal N283 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_116_rstpot_2198 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_115_rstpot_2193 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_117_rstpot_2187 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_108_rstpot_2207 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_118_rstpot_2228 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_33_rstpot_2221 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_25_pack_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_28_pack_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_109_rstpot_2322 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_112_rstpot_2346 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_105_rstpot_2340 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_107_rstpot_2326 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_110_rstpot_2359 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_106_rstpot_2352 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_104_rstpot_2377 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_114_rstpot_2370 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_111_rstpot_2395 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_113_rstpot_2387 : STD_LOGIC; 
  signal N429_pack_5 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal N277 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_rstpot_2542 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_rstpot_2535 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_20_pack_5 : STD_LOGIC; 
  signal N280 : STD_LOGIC; 
  signal N279 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal N281 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_rstpot_2626 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_rstpot_2618 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_rstpot_2638 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_rstpot_2632 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_96_rstpot_2652 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_98_rstpot_2645 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_91_rstpot_2677 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_90_rstpot_2670 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_89_rstpot_2664 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_88_rstpot_2658 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_97_rstpot_2689 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_99_rstpot_2683 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_rstpot_2710 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_119_rstpot_2704 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_195_rstpot_2698 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_32_rstpot_2737 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_211_rstpot_2729 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_210_rstpot_2721 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_31_rstpot_2718 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal N269 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14 : STD_LOGIC; 
  signal N275 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_94_rstpot_2794 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_96_rstpot_2813 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_97_rstpot_2810 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_95_rstpot_2804 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_rstpot_2852 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_rstpot_2849 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_rstpot_2840 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_rstpot_2834 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_rstpot_2881 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_rstpot_2874 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_rstpot_2869 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_rstpot_2909 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_rstpot_2893 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_rstpot_2889 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_rstpot_2932 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_rstpot_2936 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_rstpot_2971 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_rstpot_2966 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_rstpot_2958 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_101_rstpot_3003 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_102_rstpot_2995 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_103_rstpot_2993 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_rstpot_3018 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_rstpot_3037 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_rstpot_3048 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_control_enable : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_rstpot_3153 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_rstpot_3142 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_rstpot_3137 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_rstpot_3132 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_rstpot_3167 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_rstpot_3159 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_12_pack_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_rstpot_3262 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_rstpot_3257 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_rstpot_3254 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_rstpot_3272 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_rstpot_3298 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_rstpot_3287 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_rstpot_3280 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_rstpot_3327 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_rstpot_3320 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_rstpot_3312 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_rstpot_3309 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_global_prediction_data_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOWWE1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_global_prediction_data_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOWWE1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_3367 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_3339 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_188_rstpot_3390 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_187_rstpot_3383 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_186_rstpot_3376 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_189_rstpot_3374 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_rstpot_3418 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_rstpot_3413 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_191_rstpot_3408 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_193_rstpot_3397 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_74_rstpot_3461 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_75_rstpot_3453 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_76_rstpot_3443 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_77_rstpot_3437 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_98_rstpot_3488 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_99_rstpot_3480 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_81_rstpot_3472 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_92_rstpot_3466 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_79_rstpot_3515 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_80_rstpot_3509 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_100_rstpot_3507 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_91_rstpot_3494 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_93_rstpot_3550 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_78_rstpot_3530 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_90_rstpot_3529 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_101_rstpot_3528 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_rstpot_3580 : STD_LOGIC; 
  signal N271_pack_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_rstpot_3673 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_rstpot_3703 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_rstpot_3696 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_rstpot_3688 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_rstpot_3685 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_95_rstpot_3759 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_94_rstpot_3752 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_93_rstpot_3746 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_92_rstpot_3740 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_100_rstpot_3782 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_rstpot_3777 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_rstpot_3766 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_rstpot_3813 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_196_rstpot_3806 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_rstpot_3802 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_194_rstpot_3790 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_212_rstpot_3831 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_213_rstpot_3819 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rstpot_3858 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_rstpot_3840 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_9_rstpot_3950 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_rstpot_3943 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_202_rstpot_3978 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_203_rstpot_3970 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_204_rstpot_3960 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_205_rstpot_3954 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In1 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In11_3983 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd3_In : STD_LOGIC; 
  signal N259 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_15_pack_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_rstpot_4127 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_17_rstpot_4130 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_rstpot_4159 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_rstpot_4152 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_rstpot_4146 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_rstpot_4140 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_rstpot_4310 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_5_pack_13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_rstpot_4294 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_rstpot_4286 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_30_rstpot_4336 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_28_rstpot_4328 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_29_rstpot_4322 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_rstpot_4352 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_rstpot_4345 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_206_rstpot_4381 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_207_rstpot_4373 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_208_rstpot_4363 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_209_rstpot_4357 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_rstpot_4419 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_84_rstpot_4405 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_rstpot_4403 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_rstpot_4390 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_85_rstpot_4448 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_rstpot_4439 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_83_rstpot_4435 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_82_rstpot_4428 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_87_rstpot_4453 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_86_rstpot_4476 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_88_rstpot_4471 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_89_rstpot_4464 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_rstpot_4497 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_rstpot_4495 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_rstpot_4482 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_rstpot_4550 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_rstpot_4582 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_rstpot_4574 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_rstpot_4569 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_rstpot_4618 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_rstpot_4606 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_rstpot_4597 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_rstpot_4639 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_rstpot_4644 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_190_rstpot_4681 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_192_rstpot_4678 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_197_rstpot_4672 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_rstpot_4742 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_rstpot_4740 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_rstpot_4733 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_rstpot_4726 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_rstpot_4773 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_rstpot_4771 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_rstpot_4760 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_rstpot_4752 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_rstpot_4809 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_rstpot_4801 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_rstpot_4793 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_rstpot_4784 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_rstpot_4840 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_rstpot_4833 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_rstpot_4825 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_rstpot_4822 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_rstpot_4867 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_rstpot_4861 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_rstpot_4855 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_rstpot_4848 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_rstpot_4880 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_10_rstpot_4873 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_16_rstpot_4892 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_rstpot_4906 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_rstpot_4900 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_rstpot_4929 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_rstpot_4923 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_rstpot_4915 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_rstpot_4950 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_rstpot_4943 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenWriteReg_1_pack_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_104_rstpot_5020 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_103_rstpot_5013 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_102_rstpot_5006 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_105_rstpot_5004 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_rstpot_5108 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_rstpot_5139 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_rstpot_5132 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_rstpot_5126 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_rstpot_5120 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_rstpot_5166 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_rstpot_5145 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_rstpot_5195 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_rstpot_5188 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_rstpot_5180 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_rstpot_5177 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_rstpot_5218 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_rstpot_5208 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_8_rstpot_5230 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_11_rstpot_5223 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_rstpot_5246 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenWriteReg_0_pack_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd2_rstpot_5372 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_rstpot_5405 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_rstpot_5398 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_rstpot_5390 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_rstpot_5387 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_rstpot_5447 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_rstpot_5438 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_rstpot_5476 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_rstpot_5465 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_rstpot_5458 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_rstpot_5481 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_rstpot_5507 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_rstpot_5505 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_22_pack_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_2_pack_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_2_rt_5731 : STD_LOGIC; 
  signal N135 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_rstpot_5948 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_rstpot_5941 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_rstpot_5933 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_rstpot_5930 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_182_rstpot_5981 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_199_rstpot_5972 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_200_rstpot_5963 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_201_rstpot_5957 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_198_rstpot_6011 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_183_rstpot_6005 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_184_rstpot_5995 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_185_rstpot_5989 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_rstpot_6015 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3_pack_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_66_pack_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_rstpot_6324 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_rstpot_6315 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_rstpot_6306 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_rstpot_6348 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_rstpot_6341 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_rstpot_6335 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_rstpot_6329 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_rstpot_6357 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_14_rstpot_6364 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_15_rstpot_6387 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_13_rstpot_6379 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_12_rstpot_6377 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_6417 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_6416 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_6415 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_6407 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_6400 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_6391 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R1 : STD_LOGIC; 
  signal N72_pack_3 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_8_Q_6548 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_9_Q_6540 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_10_Q_6533 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_177_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_6663 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_p3 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_176_Q : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal N273 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_67_pack_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_137_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_7508 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rt_7507 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_10_Q : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N76_pack_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEMs_186_rt_7621 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEMs_187_rt_7618 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEMs_188_rt_7615 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEMs_189_rt_7604 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_45_rt_7669 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_46_rt_7662 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_48_rt_7693 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_49_rt_7692 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_50_rt_7685 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_51_rt_7681 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEMs_202_rt_7869 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEMs_203_rt_7866 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEMs_204_rt_7863 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEMs_205_rt_7852 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALU_Result_14_Q : STD_LOGIC; 
  signal TDT4255_COM_N12 : STD_LOGIC; 
  signal dmem_write_enable : STD_LOGIC; 
  signal TDT4255_COM_state_2_GND_8_o_Mux_18_o : STD_LOGIC; 
  signal TDT4255_COM_n0108_inv : STD_LOGIC; 
  signal TDT4255_COM_n0087_inv_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_31_BRB1_pack_1 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_31_BRB1_rstpot_8718 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_11_BRB0_8883 : STD_LOGIC; 
  signal dmem_data_in_11_rt_8879 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_1_BRB0_8898 : STD_LOGIC; 
  signal dmem_data_in_1_rt_8896 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_30_BRB0_8921 : STD_LOGIC; 
  signal dmem_data_in_30_rt_8917 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_24_BRB0_8916 : STD_LOGIC; 
  signal dmem_data_in_24_rt_8914 : STD_LOGIC; 
  signal dmem_data_in_26_rt_8911 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_26_BRB0_8910 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_2_BRB0_8904 : STD_LOGIC; 
  signal dmem_data_in_2_rt_8900 : STD_LOGIC; 
  signal dmem_data_in_31_rt_8931 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_31_BRB0_8930 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_21_BRB0_8948 : STD_LOGIC; 
  signal dmem_data_in_21_rt_8945 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_16_BRB0_8943 : STD_LOGIC; 
  signal dmem_data_in_16_rt_8939 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_18_BRB0_8938 : STD_LOGIC; 
  signal dmem_data_in_18_rt_8936 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_28_BRB0_9011 : STD_LOGIC; 
  signal dmem_data_in_28_rt_9007 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_13_BRB0_9006 : STD_LOGIC; 
  signal dmem_data_in_13_rt_9004 : STD_LOGIC; 
  signal dmem_data_in_14_rt_9001 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_14_BRB0_9000 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_9_BRB0_8994 : STD_LOGIC; 
  signal dmem_data_in_9_rt_8990 : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_20_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_21_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_22_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_23_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_24_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_25_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_26_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_27_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_28_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_bus_data_out_29_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_status_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_status_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_clk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WE : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WE : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WE : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WE : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_117_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_115_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_116_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_108_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_118_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_33_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_109_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_107_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_105_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_112_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_106_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_110_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_114_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_104_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_113_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_111_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_96_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_98_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_91_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_90_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_89_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_88_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_97_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_99_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_119_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_195_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_210_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_211_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_32_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_94_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_97_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_96_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_95_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_31_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_30_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_29_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_28_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_103_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_102_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_101_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WE : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WE : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_global_prediction_data_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_global_prediction_data_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WE : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WE : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_189_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_188_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_187_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_186_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_193_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_191_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_77_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_76_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_75_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_74_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_92_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_81_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_99_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_98_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_100_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_80_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_79_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_91_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_93_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_101_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_78_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_90_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_95_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_94_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_93_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_92_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_100_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_196_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_194_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_213_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_212_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_205_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_204_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_203_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_202_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_state_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_15_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_14_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_13_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_12_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_209_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_208_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_207_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_206_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_84_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_85_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_83_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_82_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_87_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_89_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_88_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_86_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_global_prediction_data_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_192_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_190_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_197_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_62_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_11_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_10_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_136_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_136_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_105_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_104_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_103_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_102_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_19_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_18_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_17_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_16_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_135_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_135_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_27_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_26_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_25_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_24_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_63_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_23_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_22_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_21_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_20_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_55_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_32_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_54_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_64_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_FRB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_59_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_69_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_69_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_61_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_65_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_53_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_58_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_201_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_200_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_199_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_182_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_185_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_184_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_183_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_198_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_32_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_34_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_34_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_67_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_27_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_26_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_25_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_24_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_57_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_56_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_D : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_D : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_D : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_D : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_D : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_64_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_52_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_48_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_109_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_33_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_33_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_31_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_30_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_29_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_20_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_33_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_34_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_66_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_108_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_23_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_22_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_21_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_20_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_38_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_38_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_37_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_37_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_36_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_36_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_35_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_35_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_data_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_49_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_23_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_22_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_21_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_20_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_23_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_22_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_21_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_20_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_68_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_68_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_70_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_41_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_40_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_67_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_35_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_31_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_30_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_29_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_28_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_67_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_67_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_47_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_46_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_15_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_14_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_13_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_12_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_15_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_14_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_13_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_12_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_15_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_10_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_12_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_50_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_50_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_49_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_49_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_48_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_48_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_47_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_47_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_39_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_38_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_45_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_44_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_19_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_18_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_17_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_16_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_11_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_10_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_27_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_26_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_25_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_24_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_46_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_46_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_45_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_45_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_44_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_44_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_43_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_43_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_11_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_146_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_146_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_145_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_145_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_144_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_144_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_143_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_143_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_162_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_162_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_161_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_161_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_160_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_160_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_159_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_159_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_179_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_179_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_178_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_178_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_19_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_18_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_17_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_16_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_31_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_30_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_29_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_28_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_54_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_54_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_53_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_53_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_52_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_52_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_51_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_51_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_66_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_66_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_65_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_65_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_64_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_64_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_63_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_63_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_43_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_42_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_51_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_50_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_142_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_142_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_141_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_141_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_140_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_140_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_139_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_139_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_150_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_150_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_149_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_149_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_148_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_148_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_147_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_147_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_154_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_154_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_153_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_153_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_152_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_152_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_151_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_151_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_158_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_158_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_157_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_157_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_156_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_156_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_155_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_155_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_170_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_170_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_169_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_169_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_168_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_168_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_167_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_167_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_166_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_166_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_165_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_165_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_164_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_164_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_163_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_163_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_58_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_58_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_57_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_57_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_56_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_56_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_55_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_55_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_62_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_62_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_61_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_61_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_60_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_60_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_59_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_59_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_42_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_42_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_41_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_41_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_40_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_40_IN : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_39_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_39_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_enable_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_enable_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_imem_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_status_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_processor_enable_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_status_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_write_addr_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_read_addr_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_31_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_10_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_10_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_11_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_0_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_0_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_7_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_7_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_3_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_3_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_1_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_19_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_19_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_2_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_25_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_25_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_26_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_23_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_23_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_24_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_22_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_22_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_30_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_4_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_4_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_5_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_5_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_31_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_17_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_17_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_18_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_20_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_20_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_16_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_15_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_15_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_21_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_6_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_6_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_8_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_8_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_9_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_12_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_12_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_14_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_29_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_29_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_13_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_27_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_27_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_internal_data_out_28_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TDT4255_COM_bus_data_out_9_CLK : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_13_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_14_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_15_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_10_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_11_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_12_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_188_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_187_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_186_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_9_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_191_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_190_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_189_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_183_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal dmem_write_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal TDT4255_COM_write_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_IFID_data : STD_LOGIC_VECTOR ( 119 downto 88 ); 
  signal MIPS_SC_PROCESSOR_incremented : STD_LOGIC_VECTOR ( 29 downto 2 ); 
  signal MIPS_SC_PROCESSOR_COUNTER_data : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ChosenWriteReg : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal MIPS_SC_PROCESSOR_prediction_address : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal MIPS_SC_PROCESSOR_operation : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal dmem_address : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TDT4255_COM_write_addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TDT4255_COM_read_addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TDT4255_COM_bus_data_out : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ChosenALUInput : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ForwardBout : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ForwardAout : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ctForwardA : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal MIPS_SC_PROCESSOR_ChosenWriteData : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_IDEX_data : STD_LOGIC_VECTOR ( 105 downto 74 ); 
  signal MIPS_SC_PROCESSOR_state_writeback : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal instr_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal dmem_data_in : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_Madd_imem_address2_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal MIPS_SC_PROCESSOR_Read_Data_vliw1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_Read_Data_vliw2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_HI_IN : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MIPS_SC_PROCESSOR_LO_IN : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_EXMEMs : STD_LOGIC_VECTOR ( 209 downto 180 ); 
  signal MIPS_SC_PROCESSOR_global_prediction_data : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ctForwardB : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal MIPS_SC_PROCESSOR_Ops : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal MIPS_SC_PROCESSOR_HI_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_LO_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_Madd_imem_address2_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal instr_addr2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MIPS_SC_PROCESSOR_stateread : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MIPS_SC_PROCESSOR_FinalPCAddress : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ALUTD_FULL_COUT : STD_LOGIC_VECTOR ( 30 downto 30 ); 
  signal dmem_address_wr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TDT4255_COM_n0117 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal TDT4255_COM_status : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal TDT4255_COM_internal_data_out : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR : STD_LOGIC_VECTOR ( 12 downto 5 ); 
  signal NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_INST_MEM_Mram_MEM_DIADI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR : STD_LOGIC_VECTOR ( 12 downto 5 ); 
  signal NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR : STD_LOGIC_VECTOR ( 12 downto 5 ); 
  signal NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR : STD_LOGIC_VECTOR ( 12 downto 5 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR : STD_LOGIC_VECTOR ( 12 downto 5 ); 
  signal NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR : STD_LOGIC_VECTOR ( 12 downto 5 ); 
begin
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEBWEU0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEBWEU0_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEBWEU1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEBWEU1_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEAWEL0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEAWEL0_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEAWEL1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEAWEL1_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEBREGCE_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKBRDCLKINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKBRDCLK_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKAWRCLK_INTNOT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENAWREN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENBRDEN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTBRST_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1 : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y8"
    )
    port map (
      RSTBRST => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTBRST_INT,
      ENBRDEN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENBRDEN_INT,
      REGCEA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEA_INT,
      ENAWREN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENAWREN_INT,
      CLKAWRCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKAWRCLK_INTNOT,
      CLKBRDCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKBRDCLK_INT,
      REGCEBREGCE => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEBREGCE_INT,
      RSTA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTA_INT,
      WEAWEL(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEAWEL1_INT,
      WEAWEL(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEAWEL0_INT,
      WEBWEU(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEBWEU1_INT,
      WEBWEU(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_WEBWEU0_INT,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(9),
      ADDRAWRADDR(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(8),
      ADDRAWRADDR(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(7),
      ADDRAWRADDR(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(6),
      ADDRAWRADDR(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(5),
      ADDRAWRADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR4,
      ADDRAWRADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR3,
      ADDRAWRADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR2,
      ADDRAWRADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR1,
      ADDRAWRADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR0,
      DIPBDIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPBDIP1,
      DIPBDIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPBDIP0,
      DIBDI(15) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(15),
      DIBDI(14) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(14),
      DIBDI(13) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(13),
      DIBDI(12) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(12),
      DIBDI(11) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(11),
      DIBDI(10) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(10),
      DIBDI(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(9),
      DIBDI(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(8),
      DIBDI(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(7),
      DIBDI(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(6),
      DIBDI(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(5),
      DIBDI(4) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(4),
      DIBDI(3) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(3),
      DIBDI(2) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(2),
      DIBDI(1) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(1),
      DIBDI(0) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(0),
      DIADI(15) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(15),
      DIADI(14) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(14),
      DIADI(13) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(13),
      DIADI(12) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(12),
      DIADI(11) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(11),
      DIADI(10) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(10),
      DIADI(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(9),
      DIADI(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(8),
      DIADI(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(7),
      DIADI(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(6),
      DIADI(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(5),
      DIADI(4) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(4),
      DIADI(3) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(3),
      DIADI(2) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(2),
      DIADI(1) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(1),
      DIADI(0) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(0),
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(9),
      ADDRBRDADDR(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(8),
      ADDRBRDADDR(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(7),
      ADDRBRDADDR(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(6),
      ADDRBRDADDR(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(5),
      ADDRBRDADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR4,
      ADDRBRDADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR3,
      ADDRBRDADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR2,
      ADDRBRDADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR1,
      ADDRBRDADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR0,
      DIPADIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPADIP1,
      DIPADIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPADIP0,
      DOADO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_15_Q,
      DOADO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_14_Q,
      DOADO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_13_Q,
      DOADO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_12_Q,
      DOADO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_11_Q,
      DOADO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_10_Q,
      DOADO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_9_Q,
      DOADO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_8_Q,
      DOADO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_7_Q,
      DOADO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_6_Q,
      DOADO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_5_Q,
      DOADO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_4_Q,
      DOADO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_3_Q,
      DOADO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_2_Q,
      DOADO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_1_Q,
      DOADO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_0_Q,
      DOPADOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPADOP1,
      DOPADOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPADOP0,
      DOPBDOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPBDOP1,
      DOPBDOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPBDOP0,
      DOBDO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_31_Q,
      DOBDO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_30_Q,
      DOBDO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_29_Q,
      DOBDO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_28_Q,
      DOBDO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_27_Q,
      DOBDO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_26_Q,
      DOBDO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_25_Q,
      DOBDO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_24_Q,
      DOBDO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_23_Q,
      DOBDO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_22_Q,
      DOBDO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_21_Q,
      DOBDO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_20_Q,
      DOBDO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_19_Q,
      DOBDO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_18_Q,
      DOBDO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_17_Q,
      DOBDO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_16_Q
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEBWEU0INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEBWEU0_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEBWEU1INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEBWEU1_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEAWEL0INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEAWEL0_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEAWEL1INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEAWEL1_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEBREGCE_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKBRDCLKINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKBRDCLK_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKAWRCLK_INTNOT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENAWREN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENBRDEN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTBRST_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2 : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X1Y3"
    )
    port map (
      RSTBRST => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTBRST_INT,
      ENBRDEN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENBRDEN_INT,
      REGCEA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEA_INT,
      ENAWREN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENAWREN_INT,
      CLKAWRCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKAWRCLK_INTNOT,
      CLKBRDCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKBRDCLK_INT,
      REGCEBREGCE => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEBREGCE_INT,
      RSTA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTA_INT,
      WEAWEL(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEAWEL1_INT,
      WEAWEL(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEAWEL0_INT,
      WEBWEU(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEBWEU1_INT,
      WEBWEU(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_WEBWEU0_INT,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(9),
      ADDRAWRADDR(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(8),
      ADDRAWRADDR(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(7),
      ADDRAWRADDR(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(6),
      ADDRAWRADDR(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(5),
      ADDRAWRADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR4,
      ADDRAWRADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR3,
      ADDRAWRADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR2,
      ADDRAWRADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR1,
      ADDRAWRADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR0,
      DIPBDIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPBDIP1,
      DIPBDIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPBDIP0,
      DIBDI(15) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(15),
      DIBDI(14) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(14),
      DIBDI(13) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(13),
      DIBDI(12) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(12),
      DIBDI(11) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(11),
      DIBDI(10) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(10),
      DIBDI(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(9),
      DIBDI(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(8),
      DIBDI(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(7),
      DIBDI(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(6),
      DIBDI(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(5),
      DIBDI(4) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(4),
      DIBDI(3) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(3),
      DIBDI(2) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(2),
      DIBDI(1) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(1),
      DIBDI(0) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(0),
      DIADI(15) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(15),
      DIADI(14) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(14),
      DIADI(13) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(13),
      DIADI(12) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(12),
      DIADI(11) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(11),
      DIADI(10) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(10),
      DIADI(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(9),
      DIADI(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(8),
      DIADI(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(7),
      DIADI(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(6),
      DIADI(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(5),
      DIADI(4) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(4),
      DIADI(3) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(3),
      DIADI(2) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(2),
      DIADI(1) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(1),
      DIADI(0) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(0),
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(9),
      ADDRBRDADDR(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(8),
      ADDRBRDADDR(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(7),
      ADDRBRDADDR(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(6),
      ADDRBRDADDR(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(5),
      ADDRBRDADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR4,
      ADDRBRDADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR3,
      ADDRBRDADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR2,
      ADDRBRDADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR1,
      ADDRBRDADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR0,
      DIPADIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPADIP1,
      DIPADIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPADIP0,
      DOADO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_15_Q,
      DOADO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_14_Q,
      DOADO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_13_Q,
      DOADO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_12_Q,
      DOADO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_11_Q,
      DOADO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_10_Q,
      DOADO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_9_Q,
      DOADO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_8_Q,
      DOADO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_7_Q,
      DOADO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_6_Q,
      DOADO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_5_Q,
      DOADO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_4_Q,
      DOADO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_3_Q,
      DOADO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_2_Q,
      DOADO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_1_Q,
      DOADO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_0_Q,
      DOPADOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPADOP1,
      DOPADOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPADOP0,
      DOPBDOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPBDOP1,
      DOPBDOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPBDOP0,
      DOBDO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_31_Q,
      DOBDO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_30_Q,
      DOBDO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_29_Q,
      DOBDO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_28_Q,
      DOBDO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_27_Q,
      DOBDO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_26_Q,
      DOBDO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_25_Q,
      DOBDO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_24_Q,
      DOBDO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_23_Q,
      DOBDO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_22_Q,
      DOBDO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_21_Q,
      DOBDO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_20_Q,
      DOBDO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_19_Q,
      DOBDO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_18_Q,
      DOBDO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_17_Q,
      DOBDO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_16_Q
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEBWEU0INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEBWEU0_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEBWEU1INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEBWEU1_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEAWEL0INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEAWEL0_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEAWEL1INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEAWEL1_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEBREGCE_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKBRDCLKINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKBRDCLK_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKAWRCLK_INTNOT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENAWREN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENBRDEN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTBRST_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3 : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X1Y4"
    )
    port map (
      RSTBRST => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTBRST_INT,
      ENBRDEN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENBRDEN_INT,
      REGCEA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEA_INT,
      ENAWREN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENAWREN_INT,
      CLKAWRCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKAWRCLK_INTNOT,
      CLKBRDCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKBRDCLK_INT,
      REGCEBREGCE => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEBREGCE_INT,
      RSTA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTA_INT,
      WEAWEL(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEAWEL1_INT,
      WEAWEL(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEAWEL0_INT,
      WEBWEU(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEBWEU1_INT,
      WEBWEU(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_WEBWEU0_INT,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(9),
      ADDRAWRADDR(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(8),
      ADDRAWRADDR(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(7),
      ADDRAWRADDR(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(6),
      ADDRAWRADDR(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(5),
      ADDRAWRADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR4,
      ADDRAWRADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR3,
      ADDRAWRADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR2,
      ADDRAWRADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR1,
      ADDRAWRADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR0,
      DIPBDIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPBDIP1,
      DIPBDIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPBDIP0,
      DIBDI(15) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(15),
      DIBDI(14) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(14),
      DIBDI(13) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(13),
      DIBDI(12) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(12),
      DIBDI(11) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(11),
      DIBDI(10) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(10),
      DIBDI(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(9),
      DIBDI(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(8),
      DIBDI(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(7),
      DIBDI(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(6),
      DIBDI(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(5),
      DIBDI(4) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(4),
      DIBDI(3) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(3),
      DIBDI(2) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(2),
      DIBDI(1) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(1),
      DIBDI(0) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(0),
      DIADI(15) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(15),
      DIADI(14) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(14),
      DIADI(13) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(13),
      DIADI(12) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(12),
      DIADI(11) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(11),
      DIADI(10) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(10),
      DIADI(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(9),
      DIADI(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(8),
      DIADI(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(7),
      DIADI(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(6),
      DIADI(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(5),
      DIADI(4) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(4),
      DIADI(3) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(3),
      DIADI(2) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(2),
      DIADI(1) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(1),
      DIADI(0) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(0),
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(9),
      ADDRBRDADDR(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(8),
      ADDRBRDADDR(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(7),
      ADDRBRDADDR(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(6),
      ADDRBRDADDR(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(5),
      ADDRBRDADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR4,
      ADDRBRDADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR3,
      ADDRBRDADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR2,
      ADDRBRDADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR1,
      ADDRBRDADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR0,
      DIPADIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPADIP1,
      DIPADIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPADIP0,
      DOADO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_15_Q,
      DOADO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_14_Q,
      DOADO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_13_Q,
      DOADO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_12_Q,
      DOADO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_11_Q,
      DOADO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_10_Q,
      DOADO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_9_Q,
      DOADO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_8_Q,
      DOADO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_7_Q,
      DOADO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_6_Q,
      DOADO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_5_Q,
      DOADO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_4_Q,
      DOADO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_3_Q,
      DOADO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_2_Q,
      DOADO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_1_Q,
      DOADO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_0_Q,
      DOPADOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPADOP1,
      DOPADOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPADOP0,
      DOPBDOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPBDOP1,
      DOPBDOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPBDOP0,
      DOBDO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_31_Q,
      DOBDO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_30_Q,
      DOBDO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_29_Q,
      DOBDO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_28_Q,
      DOBDO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_27_Q,
      DOBDO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_26_Q,
      DOBDO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_25_Q,
      DOBDO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_24_Q,
      DOBDO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_23_Q,
      DOBDO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_22_Q,
      DOBDO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_21_Q,
      DOBDO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_20_Q,
      DOBDO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_19_Q,
      DOBDO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_18_Q,
      DOBDO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_17_Q,
      DOBDO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_16_Q
    );
  INST_MEM_Mram_MEM_WEBWEU0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => imem_write_enable_com,
      O => INST_MEM_Mram_MEM_WEBWEU0_INT
    );
  INST_MEM_Mram_MEM_WEBWEU1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => imem_write_enable_com,
      O => INST_MEM_Mram_MEM_WEBWEU1_INT
    );
  INST_MEM_Mram_MEM_WEAWEL0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => imem_write_enable_com,
      O => INST_MEM_Mram_MEM_WEAWEL0_INT
    );
  INST_MEM_Mram_MEM_WEAWEL1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => imem_write_enable_com,
      O => INST_MEM_Mram_MEM_WEAWEL1_INT
    );
  INST_MEM_Mram_MEM_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => INST_MEM_Mram_MEM_RSTA_INT
    );
  INST_MEM_Mram_MEM_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM_REGCEBREGCE_INT
    );
  INST_MEM_Mram_MEM_CLKBRDCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => INST_MEM_Mram_MEM_CLKBRDCLK_INTNOT
    );
  INST_MEM_Mram_MEM_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => INST_MEM_Mram_MEM_CLKAWRCLK_INTNOT
    );
  INST_MEM_Mram_MEM_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM_ENAWREN_INT
    );
  INST_MEM_Mram_MEM_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM_REGCEA_INT
    );
  INST_MEM_Mram_MEM_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM_ENBRDEN_INT
    );
  INST_MEM_Mram_MEM_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y7",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => INST_MEM_Mram_MEM_RSTBRST_INT
    );
  INST_MEM_Mram_MEM : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y7"
    )
    port map (
      RSTBRST => INST_MEM_Mram_MEM_RSTBRST_INT,
      ENBRDEN => INST_MEM_Mram_MEM_ENBRDEN_INT,
      REGCEA => INST_MEM_Mram_MEM_REGCEA_INT,
      ENAWREN => INST_MEM_Mram_MEM_ENAWREN_INT,
      CLKAWRCLK => INST_MEM_Mram_MEM_CLKAWRCLK_INTNOT,
      CLKBRDCLK => INST_MEM_Mram_MEM_CLKBRDCLK_INTNOT,
      REGCEBREGCE => INST_MEM_Mram_MEM_REGCEBREGCE_INT,
      RSTA => INST_MEM_Mram_MEM_RSTA_INT,
      WEAWEL(1) => INST_MEM_Mram_MEM_WEAWEL1_INT,
      WEAWEL(0) => INST_MEM_Mram_MEM_WEAWEL0_INT,
      WEBWEU(1) => INST_MEM_Mram_MEM_WEBWEU1_INT,
      WEBWEU(0) => INST_MEM_Mram_MEM_WEBWEU0_INT,
      ADDRAWRADDR(12) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(12),
      ADDRAWRADDR(11) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(11),
      ADDRAWRADDR(10) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(10),
      ADDRAWRADDR(9) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(9),
      ADDRAWRADDR(8) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(8),
      ADDRAWRADDR(7) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(7),
      ADDRAWRADDR(6) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(6),
      ADDRAWRADDR(5) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(5),
      ADDRAWRADDR(4) => INST_MEM_Mram_MEM_ADDRAWRADDR4,
      ADDRAWRADDR(3) => INST_MEM_Mram_MEM_ADDRAWRADDR3,
      ADDRAWRADDR(2) => INST_MEM_Mram_MEM_ADDRAWRADDR2,
      ADDRAWRADDR(1) => INST_MEM_Mram_MEM_ADDRAWRADDR1,
      ADDRAWRADDR(0) => INST_MEM_Mram_MEM_ADDRAWRADDR0,
      DIPBDIP(1) => INST_MEM_Mram_MEM_DIPBDIP1,
      DIPBDIP(0) => INST_MEM_Mram_MEM_DIPBDIP0,
      DIBDI(15) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(15),
      DIBDI(14) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(14),
      DIBDI(13) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(13),
      DIBDI(12) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(12),
      DIBDI(11) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(11),
      DIBDI(10) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(10),
      DIBDI(9) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(9),
      DIBDI(8) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(8),
      DIBDI(7) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(7),
      DIBDI(6) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(6),
      DIBDI(5) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(5),
      DIBDI(4) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(4),
      DIBDI(3) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(3),
      DIBDI(2) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(2),
      DIBDI(1) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(1),
      DIBDI(0) => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(0),
      DIADI(15) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(15),
      DIADI(14) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(14),
      DIADI(13) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(13),
      DIADI(12) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(12),
      DIADI(11) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(11),
      DIADI(10) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(10),
      DIADI(9) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(9),
      DIADI(8) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(8),
      DIADI(7) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(7),
      DIADI(6) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(6),
      DIADI(5) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(5),
      DIADI(4) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(4),
      DIADI(3) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(3),
      DIADI(2) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(2),
      DIADI(1) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(1),
      DIADI(0) => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(0),
      ADDRBRDADDR(12) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(12),
      ADDRBRDADDR(11) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(11),
      ADDRBRDADDR(10) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(10),
      ADDRBRDADDR(9) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(9),
      ADDRBRDADDR(8) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(8),
      ADDRBRDADDR(7) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(7),
      ADDRBRDADDR(6) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(6),
      ADDRBRDADDR(5) => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(5),
      ADDRBRDADDR(4) => INST_MEM_Mram_MEM_ADDRBRDADDR4,
      ADDRBRDADDR(3) => INST_MEM_Mram_MEM_ADDRBRDADDR3,
      ADDRBRDADDR(2) => INST_MEM_Mram_MEM_ADDRBRDADDR2,
      ADDRBRDADDR(1) => INST_MEM_Mram_MEM_ADDRBRDADDR1,
      ADDRBRDADDR(0) => INST_MEM_Mram_MEM_ADDRBRDADDR0,
      DIPADIP(1) => INST_MEM_Mram_MEM_DIPADIP1,
      DIPADIP(0) => INST_MEM_Mram_MEM_DIPADIP0,
      DOADO(15) => instr_data(15),
      DOADO(14) => instr_data(14),
      DOADO(13) => instr_data(13),
      DOADO(12) => instr_data(12),
      DOADO(11) => instr_data(11),
      DOADO(10) => instr_data(10),
      DOADO(9) => instr_data(9),
      DOADO(8) => instr_data(8),
      DOADO(7) => instr_data(7),
      DOADO(6) => instr_data(6),
      DOADO(5) => instr_data(5),
      DOADO(4) => instr_data(4),
      DOADO(3) => instr_data(3),
      DOADO(2) => instr_data(2),
      DOADO(1) => instr_data(1),
      DOADO(0) => instr_data(0),
      DOPADOP(1) => INST_MEM_Mram_MEM_DOPADOP1,
      DOPADOP(0) => INST_MEM_Mram_MEM_DOPADOP0,
      DOPBDOP(1) => INST_MEM_Mram_MEM_DOPBDOP1,
      DOPBDOP(0) => INST_MEM_Mram_MEM_DOPBDOP0,
      DOBDO(15) => instr_data(31),
      DOBDO(14) => instr_data(30),
      DOBDO(13) => instr_data(29),
      DOBDO(12) => instr_data(28),
      DOBDO(11) => instr_data(27),
      DOBDO(10) => instr_data(26),
      DOBDO(9) => instr_data(25),
      DOBDO(8) => instr_data(24),
      DOBDO(7) => instr_data(23),
      DOBDO(6) => instr_data(22),
      DOBDO(5) => instr_data(21),
      DOBDO(4) => instr_data(20),
      DOBDO(3) => instr_data(19),
      DOBDO(2) => instr_data(18),
      DOBDO(1) => instr_data(17),
      DOBDO(0) => instr_data(16)
    );
  DATA_MEM_Mram_MEM_WEBWEU0INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_enable_0,
      O => DATA_MEM_Mram_MEM_WEBWEU0_INT
    );
  DATA_MEM_Mram_MEM_WEBWEU1INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_enable_0,
      O => DATA_MEM_Mram_MEM_WEBWEU1_INT
    );
  DATA_MEM_Mram_MEM_WEAWEL0INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_enable_0,
      O => DATA_MEM_Mram_MEM_WEAWEL0_INT
    );
  DATA_MEM_Mram_MEM_WEAWEL1INV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_enable_0,
      O => DATA_MEM_Mram_MEM_WEAWEL1_INT
    );
  DATA_MEM_Mram_MEM_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => DATA_MEM_Mram_MEM_RSTA_INT
    );
  DATA_MEM_Mram_MEM_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => DATA_MEM_Mram_MEM_REGCEBREGCE_INT
    );
  DATA_MEM_Mram_MEM_CLKBRDCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => DATA_MEM_Mram_MEM_CLKBRDCLK_INTNOT
    );
  DATA_MEM_Mram_MEM_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => DATA_MEM_Mram_MEM_CLKAWRCLK_INTNOT
    );
  DATA_MEM_Mram_MEM_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => DATA_MEM_Mram_MEM_ENAWREN_INT
    );
  DATA_MEM_Mram_MEM_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => DATA_MEM_Mram_MEM_REGCEA_INT
    );
  DATA_MEM_Mram_MEM_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => DATA_MEM_Mram_MEM_ENBRDEN_INT
    );
  DATA_MEM_Mram_MEM_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => DATA_MEM_Mram_MEM_RSTBRST_INT
    );
  DATA_MEM_Mram_MEM : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X1Y13"
    )
    port map (
      RSTBRST => DATA_MEM_Mram_MEM_RSTBRST_INT,
      ENBRDEN => DATA_MEM_Mram_MEM_ENBRDEN_INT,
      REGCEA => DATA_MEM_Mram_MEM_REGCEA_INT,
      ENAWREN => DATA_MEM_Mram_MEM_ENAWREN_INT,
      CLKAWRCLK => DATA_MEM_Mram_MEM_CLKAWRCLK_INTNOT,
      CLKBRDCLK => DATA_MEM_Mram_MEM_CLKBRDCLK_INTNOT,
      REGCEBREGCE => DATA_MEM_Mram_MEM_REGCEBREGCE_INT,
      RSTA => DATA_MEM_Mram_MEM_RSTA_INT,
      WEAWEL(1) => DATA_MEM_Mram_MEM_WEAWEL1_INT,
      WEAWEL(0) => DATA_MEM_Mram_MEM_WEAWEL0_INT,
      WEBWEU(1) => DATA_MEM_Mram_MEM_WEBWEU1_INT,
      WEBWEU(0) => DATA_MEM_Mram_MEM_WEBWEU0_INT,
      ADDRAWRADDR(12) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(12),
      ADDRAWRADDR(11) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(11),
      ADDRAWRADDR(10) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(10),
      ADDRAWRADDR(9) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(9),
      ADDRAWRADDR(8) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(8),
      ADDRAWRADDR(7) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(7),
      ADDRAWRADDR(6) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(6),
      ADDRAWRADDR(5) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(5),
      ADDRAWRADDR(4) => DATA_MEM_Mram_MEM_ADDRAWRADDR4,
      ADDRAWRADDR(3) => DATA_MEM_Mram_MEM_ADDRAWRADDR3,
      ADDRAWRADDR(2) => DATA_MEM_Mram_MEM_ADDRAWRADDR2,
      ADDRAWRADDR(1) => DATA_MEM_Mram_MEM_ADDRAWRADDR1,
      ADDRAWRADDR(0) => DATA_MEM_Mram_MEM_ADDRAWRADDR0,
      DIPBDIP(1) => DATA_MEM_Mram_MEM_DIPBDIP1,
      DIPBDIP(0) => DATA_MEM_Mram_MEM_DIPBDIP0,
      DIBDI(15) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(15),
      DIBDI(14) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(14),
      DIBDI(13) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(13),
      DIBDI(12) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(12),
      DIBDI(11) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(11),
      DIBDI(10) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(10),
      DIBDI(9) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(9),
      DIBDI(8) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(8),
      DIBDI(7) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(7),
      DIBDI(6) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(6),
      DIBDI(5) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(5),
      DIBDI(4) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(4),
      DIBDI(3) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(3),
      DIBDI(2) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(2),
      DIBDI(1) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(1),
      DIBDI(0) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(0),
      DIADI(15) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(15),
      DIADI(14) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(14),
      DIADI(13) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(13),
      DIADI(12) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(12),
      DIADI(11) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(11),
      DIADI(10) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(10),
      DIADI(9) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(9),
      DIADI(8) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(8),
      DIADI(7) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(7),
      DIADI(6) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(6),
      DIADI(5) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(5),
      DIADI(4) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(4),
      DIADI(3) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(3),
      DIADI(2) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(2),
      DIADI(1) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(1),
      DIADI(0) => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(0),
      ADDRBRDADDR(12) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(12),
      ADDRBRDADDR(11) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(11),
      ADDRBRDADDR(10) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(10),
      ADDRBRDADDR(9) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(9),
      ADDRBRDADDR(8) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(8),
      ADDRBRDADDR(7) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(7),
      ADDRBRDADDR(6) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(6),
      ADDRBRDADDR(5) => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(5),
      ADDRBRDADDR(4) => DATA_MEM_Mram_MEM_ADDRBRDADDR4,
      ADDRBRDADDR(3) => DATA_MEM_Mram_MEM_ADDRBRDADDR3,
      ADDRBRDADDR(2) => DATA_MEM_Mram_MEM_ADDRBRDADDR2,
      ADDRBRDADDR(1) => DATA_MEM_Mram_MEM_ADDRBRDADDR1,
      ADDRBRDADDR(0) => DATA_MEM_Mram_MEM_ADDRBRDADDR0,
      DIPADIP(1) => DATA_MEM_Mram_MEM_DIPADIP1,
      DIPADIP(0) => DATA_MEM_Mram_MEM_DIPADIP0,
      DOADO(15) => dmem_data_in(15),
      DOADO(14) => dmem_data_in(14),
      DOADO(13) => dmem_data_in(13),
      DOADO(12) => dmem_data_in(12),
      DOADO(11) => dmem_data_in(11),
      DOADO(10) => dmem_data_in(10),
      DOADO(9) => dmem_data_in(9),
      DOADO(8) => dmem_data_in(8),
      DOADO(7) => dmem_data_in(7),
      DOADO(6) => dmem_data_in(6),
      DOADO(5) => dmem_data_in(5),
      DOADO(4) => dmem_data_in(4),
      DOADO(3) => dmem_data_in(3),
      DOADO(2) => dmem_data_in(2),
      DOADO(1) => dmem_data_in(1),
      DOADO(0) => dmem_data_in(0),
      DOPADOP(1) => DATA_MEM_Mram_MEM_DOPADOP1,
      DOPADOP(0) => DATA_MEM_Mram_MEM_DOPADOP0,
      DOPBDOP(1) => DATA_MEM_Mram_MEM_DOPBDOP1,
      DOPBDOP(0) => DATA_MEM_Mram_MEM_DOPBDOP0,
      DOBDO(15) => dmem_data_in(31),
      DOBDO(14) => dmem_data_in(30),
      DOBDO(13) => dmem_data_in(29),
      DOBDO(12) => dmem_data_in(28),
      DOBDO(11) => dmem_data_in(27),
      DOBDO(10) => dmem_data_in(26),
      DOBDO(9) => dmem_data_in(25),
      DOBDO(8) => dmem_data_in(24),
      DOBDO(7) => dmem_data_in(23),
      DOBDO(6) => dmem_data_in(22),
      DOBDO(5) => dmem_data_in(21),
      DOBDO(4) => dmem_data_in(20),
      DOBDO(3) => dmem_data_in(19),
      DOBDO(2) => dmem_data_in(18),
      DOBDO(1) => dmem_data_in(17),
      DOBDO(0) => dmem_data_in(16)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEBWEU0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEBWEU0_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEBWEU1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEBWEU1_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEAWEL0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEAWEL0_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEAWEL1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEAWEL1_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEBREGCE_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKBRDCLKINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKBRDCLK_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKAWRCLK_INTNOT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENAWREN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENBRDEN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTBRST_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y11"
    )
    port map (
      RSTBRST => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTBRST_INT,
      ENBRDEN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENBRDEN_INT,
      REGCEA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEA_INT,
      ENAWREN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENAWREN_INT,
      CLKAWRCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKAWRCLK_INTNOT,
      CLKBRDCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKBRDCLK_INT,
      REGCEBREGCE => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEBREGCE_INT,
      RSTA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTA_INT,
      WEAWEL(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEAWEL1_INT,
      WEAWEL(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEAWEL0_INT,
      WEBWEU(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEBWEU1_INT,
      WEBWEU(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_WEBWEU0_INT,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(9),
      ADDRAWRADDR(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(8),
      ADDRAWRADDR(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(7),
      ADDRAWRADDR(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(6),
      ADDRAWRADDR(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(5),
      ADDRAWRADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR4,
      ADDRAWRADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR3,
      ADDRAWRADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR2,
      ADDRAWRADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR1,
      ADDRAWRADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR0,
      DIPBDIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPBDIP1,
      DIPBDIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPBDIP0,
      DIBDI(15) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(15),
      DIBDI(14) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(14),
      DIBDI(13) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(13),
      DIBDI(12) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(12),
      DIBDI(11) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(11),
      DIBDI(10) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(10),
      DIBDI(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(9),
      DIBDI(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(8),
      DIBDI(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(7),
      DIBDI(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(6),
      DIBDI(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(5),
      DIBDI(4) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(4),
      DIBDI(3) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(3),
      DIBDI(2) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(2),
      DIBDI(1) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(1),
      DIBDI(0) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(0),
      DIADI(15) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(15),
      DIADI(14) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(14),
      DIADI(13) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(13),
      DIADI(12) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(12),
      DIADI(11) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(11),
      DIADI(10) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(10),
      DIADI(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(9),
      DIADI(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(8),
      DIADI(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(7),
      DIADI(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(6),
      DIADI(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(5),
      DIADI(4) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(4),
      DIADI(3) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(3),
      DIADI(2) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(2),
      DIADI(1) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(1),
      DIADI(0) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(0),
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(9),
      ADDRBRDADDR(8) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(8),
      ADDRBRDADDR(7) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(7),
      ADDRBRDADDR(6) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(6),
      ADDRBRDADDR(5) => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(5),
      ADDRBRDADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR4,
      ADDRBRDADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR3,
      ADDRBRDADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR2,
      ADDRBRDADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR1,
      ADDRBRDADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR0,
      DIPADIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPADIP1,
      DIPADIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPADIP0,
      DOADO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_15_Q,
      DOADO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_14_Q,
      DOADO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_13_Q,
      DOADO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_12_Q,
      DOADO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_11_Q,
      DOADO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_10_Q,
      DOADO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_9_Q,
      DOADO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_8_Q,
      DOADO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_7_Q,
      DOADO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_6_Q,
      DOADO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_5_Q,
      DOADO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_4_Q,
      DOADO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_3_Q,
      DOADO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_2_Q,
      DOADO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_1_Q,
      DOADO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_0_Q,
      DOPADOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPADOP1,
      DOPADOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPADOP0,
      DOPBDOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPBDOP1,
      DOPBDOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPBDOP0,
      DOBDO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_31_Q,
      DOBDO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_30_Q,
      DOBDO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_29_Q,
      DOBDO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_28_Q,
      DOBDO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_27_Q,
      DOBDO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_26_Q,
      DOBDO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_25_Q,
      DOBDO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_24_Q,
      DOBDO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_23_Q,
      DOBDO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_22_Q,
      DOBDO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_21_Q,
      DOBDO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_20_Q,
      DOBDO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_19_Q,
      DOBDO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_18_Q,
      DOBDO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_17_Q,
      DOBDO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_16_Q
    );
  INST_MEM_Mram_MEM1_WEBWEU0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => imem_write_enable_com,
      O => INST_MEM_Mram_MEM1_WEBWEU0_INT
    );
  INST_MEM_Mram_MEM1_WEBWEU1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => imem_write_enable_com,
      O => INST_MEM_Mram_MEM1_WEBWEU1_INT
    );
  INST_MEM_Mram_MEM1_WEAWEL0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => imem_write_enable_com,
      O => INST_MEM_Mram_MEM1_WEAWEL0_INT
    );
  INST_MEM_Mram_MEM1_WEAWEL1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => imem_write_enable_com,
      O => INST_MEM_Mram_MEM1_WEAWEL1_INT
    );
  INST_MEM_Mram_MEM1_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => INST_MEM_Mram_MEM1_RSTA_INT
    );
  INST_MEM_Mram_MEM1_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM1_REGCEBREGCE_INT
    );
  INST_MEM_Mram_MEM1_CLKBRDCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => INST_MEM_Mram_MEM1_CLKBRDCLK_INTNOT
    );
  INST_MEM_Mram_MEM1_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => INST_MEM_Mram_MEM1_CLKAWRCLK_INTNOT
    );
  INST_MEM_Mram_MEM1_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM1_ENAWREN_INT
    );
  INST_MEM_Mram_MEM1_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM1_REGCEA_INT
    );
  INST_MEM_Mram_MEM1_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM1_ENBRDEN_INT
    );
  INST_MEM_Mram_MEM1_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y6",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => INST_MEM_Mram_MEM1_RSTBRST_INT
    );
  INST_MEM_Mram_MEM1 : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y6"
    )
    port map (
      RSTBRST => INST_MEM_Mram_MEM1_RSTBRST_INT,
      ENBRDEN => INST_MEM_Mram_MEM1_ENBRDEN_INT,
      REGCEA => INST_MEM_Mram_MEM1_REGCEA_INT,
      ENAWREN => INST_MEM_Mram_MEM1_ENAWREN_INT,
      CLKAWRCLK => INST_MEM_Mram_MEM1_CLKAWRCLK_INTNOT,
      CLKBRDCLK => INST_MEM_Mram_MEM1_CLKBRDCLK_INTNOT,
      REGCEBREGCE => INST_MEM_Mram_MEM1_REGCEBREGCE_INT,
      RSTA => INST_MEM_Mram_MEM1_RSTA_INT,
      WEAWEL(1) => INST_MEM_Mram_MEM1_WEAWEL1_INT,
      WEAWEL(0) => INST_MEM_Mram_MEM1_WEAWEL0_INT,
      WEBWEU(1) => INST_MEM_Mram_MEM1_WEBWEU1_INT,
      WEBWEU(0) => INST_MEM_Mram_MEM1_WEBWEU0_INT,
      ADDRAWRADDR(12) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(12),
      ADDRAWRADDR(11) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(11),
      ADDRAWRADDR(10) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(10),
      ADDRAWRADDR(9) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(9),
      ADDRAWRADDR(8) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(8),
      ADDRAWRADDR(7) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(7),
      ADDRAWRADDR(6) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(6),
      ADDRAWRADDR(5) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(5),
      ADDRAWRADDR(4) => INST_MEM_Mram_MEM1_ADDRAWRADDR4,
      ADDRAWRADDR(3) => INST_MEM_Mram_MEM1_ADDRAWRADDR3,
      ADDRAWRADDR(2) => INST_MEM_Mram_MEM1_ADDRAWRADDR2,
      ADDRAWRADDR(1) => INST_MEM_Mram_MEM1_ADDRAWRADDR1,
      ADDRAWRADDR(0) => INST_MEM_Mram_MEM1_ADDRAWRADDR0,
      DIPBDIP(1) => INST_MEM_Mram_MEM1_DIPBDIP1,
      DIPBDIP(0) => INST_MEM_Mram_MEM1_DIPBDIP0,
      DIBDI(15) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(15),
      DIBDI(14) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(14),
      DIBDI(13) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(13),
      DIBDI(12) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(12),
      DIBDI(11) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(11),
      DIBDI(10) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(10),
      DIBDI(9) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(9),
      DIBDI(8) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(8),
      DIBDI(7) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(7),
      DIBDI(6) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(6),
      DIBDI(5) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(5),
      DIBDI(4) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(4),
      DIBDI(3) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(3),
      DIBDI(2) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(2),
      DIBDI(1) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(1),
      DIBDI(0) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(0),
      DIADI(15) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(15),
      DIADI(14) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(14),
      DIADI(13) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(13),
      DIADI(12) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(12),
      DIADI(11) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(11),
      DIADI(10) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(10),
      DIADI(9) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(9),
      DIADI(8) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(8),
      DIADI(7) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(7),
      DIADI(6) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(6),
      DIADI(5) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(5),
      DIADI(4) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(4),
      DIADI(3) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(3),
      DIADI(2) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(2),
      DIADI(1) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(1),
      DIADI(0) => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(0),
      ADDRBRDADDR(12) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(12),
      ADDRBRDADDR(11) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(11),
      ADDRBRDADDR(10) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(10),
      ADDRBRDADDR(9) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(9),
      ADDRBRDADDR(8) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(8),
      ADDRBRDADDR(7) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(7),
      ADDRBRDADDR(6) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(6),
      ADDRBRDADDR(5) => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(5),
      ADDRBRDADDR(4) => INST_MEM_Mram_MEM1_ADDRBRDADDR4,
      ADDRBRDADDR(3) => INST_MEM_Mram_MEM1_ADDRBRDADDR3,
      ADDRBRDADDR(2) => INST_MEM_Mram_MEM1_ADDRBRDADDR2,
      ADDRBRDADDR(1) => INST_MEM_Mram_MEM1_ADDRBRDADDR1,
      ADDRBRDADDR(0) => INST_MEM_Mram_MEM1_ADDRBRDADDR0,
      DIPADIP(1) => INST_MEM_Mram_MEM1_DIPADIP1,
      DIPADIP(0) => INST_MEM_Mram_MEM1_DIPADIP0,
      DOADO(15) => INST_MEM_Mram_MEM1_DOADO15,
      DOADO(14) => INST_MEM_Mram_MEM1_DOADO14,
      DOADO(13) => INST_MEM_Mram_MEM1_DOADO13,
      DOADO(12) => INST_MEM_Mram_MEM1_DOADO12,
      DOADO(11) => INST_MEM_Mram_MEM1_DOADO11,
      DOADO(10) => INST_MEM_Mram_MEM1_DOADO10,
      DOADO(9) => INST_MEM_Mram_MEM1_DOADO9,
      DOADO(8) => INST_MEM_Mram_MEM1_DOADO8,
      DOADO(7) => INST_MEM_Mram_MEM1_DOADO7,
      DOADO(6) => INST_MEM_Mram_MEM1_DOADO6,
      DOADO(5) => instr_data2_5_Q,
      DOADO(4) => instr_data2_4_Q,
      DOADO(3) => instr_data2_3_Q,
      DOADO(2) => instr_data2_2_Q,
      DOADO(1) => instr_data2_1_Q,
      DOADO(0) => instr_data2_0_Q,
      DOPADOP(1) => INST_MEM_Mram_MEM1_DOPADOP1,
      DOPADOP(0) => INST_MEM_Mram_MEM1_DOPADOP0,
      DOPBDOP(1) => INST_MEM_Mram_MEM1_DOPBDOP1,
      DOPBDOP(0) => INST_MEM_Mram_MEM1_DOPBDOP0,
      DOBDO(15) => INST_MEM_Mram_MEM1_DOBDO15,
      DOBDO(14) => INST_MEM_Mram_MEM1_DOBDO14,
      DOBDO(13) => INST_MEM_Mram_MEM1_DOBDO13,
      DOBDO(12) => INST_MEM_Mram_MEM1_DOBDO12,
      DOBDO(11) => INST_MEM_Mram_MEM1_DOBDO11,
      DOBDO(10) => INST_MEM_Mram_MEM1_DOBDO10,
      DOBDO(9) => instr_data2_25_Q,
      DOBDO(8) => instr_data2_24_Q,
      DOBDO(7) => instr_data2_23_Q,
      DOBDO(6) => instr_data2_22_Q,
      DOBDO(5) => instr_data2_21_Q,
      DOBDO(4) => instr_data2_20_Q,
      DOBDO(3) => instr_data2_19_Q,
      DOBDO(2) => instr_data2_18_Q,
      DOBDO(1) => instr_data2_17_Q,
      DOBDO(0) => instr_data2_16_Q
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => X"9009000000009009"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_9982,
      ADR0 => MIPS_SC_PROCESSOR_BranchAdder_9_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_9983,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_10_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_9984,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_11_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_3_Q_652
    );
  ProtoComp35_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X10Y6"
    )
    port map (
      O => ProtoComp35_CYINITGND_0
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y6"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp35_CYINITGND_0,
      CO(3) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_Q_9981,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_0_UNCONNECTED,
      S(3) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_3_Q_652,
      S(2) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_2_Q_629,
      S(1) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_1_Q_637,
      S(0) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_0_Q_655
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => X"8421000000008421"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_9978,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_6_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_9979,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_7_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_9980,
      ADR0 => MIPS_SC_PROCESSOR_BranchAdder_8_Q,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_2_Q_629
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => X"8421000000008421"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_9974,
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_3_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_9976,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_9977,
      ADR1 => MIPS_SC_PROCESSOR_BranchAdder_5_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_1_Q_637
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => X"8020401008020401"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_9970,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9971,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_9972,
      ADR4 => MIPS_SC_PROCESSOR_BranchAdder_1_Q,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_9973,
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_2_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_0_Q_655
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => X"CCFFFF33CCFFFF33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_7_Q_662
    );
  N0_13_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_13_D5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y7"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_Q_9981,
      CYINIT => '0',
      CO(3) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_Q_9992,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_0_UNCONNECTED,
      S(3) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_7_Q_662,
      S(2) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_6_Q_669,
      S(1) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_5_Q_675,
      S(0) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_4_Q_682
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => X"FFFC3FFFFFFC3FFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_9990,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_9991,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR1 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_6_Q_669
    );
  N0_14_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_14_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => X"A00A5005A00A5005"
    )
    port map (
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_9988,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR0 => MIPS_SC_PROCESSOR_BranchAdder_15_Q,
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_5_Q_675
    );
  N0_15_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_15_B5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => X"8200008241000041"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_9985,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_12_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_9986,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_13_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_9987,
      ADR1 => MIPS_SC_PROCESSOR_BranchAdder_14_Q,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_4_Q_682
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"BFFFFFFFFFFFFFFD"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9312,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9541,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9542,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_Q_9993
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y8"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_Q_9992,
      CYINIT => '0',
      CO(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_3_UNCONNECTED,
      CO(2) => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_0_UNCONNECTED,
      DI(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_DI_3_UNCONNECTED,
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_0_UNCONNECTED,
      S(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_S_3_UNCONNECTED,
      S(2) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_10_Q_701,
      S(1) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_9_Q_707,
      S(0) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_rt_714
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"FF5FFAFFFF5FFAFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9445,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9294,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N13,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_10_Q_701
    );
  N0_10_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_10_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"FFFE7FFFFFFE7FFF"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_9994,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_9995,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_9_Q_707
    );
  N0_11_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_11_B5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_Q_9993,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_rt_714
    );
  N0_12_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_12_A5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => X"9009000000009009"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(11),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(9),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(10),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_3_Q_721
    );
  ProtoComp38_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      O => ProtoComp38_CYINITVCC_1
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp38_CYINITVCC_1,
      CO(3) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_Q_10016,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_0_UNCONNECTED,
      S(3) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_3_Q_721,
      S(2) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_2_Q_731,
      S(1) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_1_Q_739,
      S(0) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_0_Q_747
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => X"9009000000009009"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(7),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(7),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(6),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_2_Q_731
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => X"9000009009000009"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(5),
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(4),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(3),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_1_Q_739
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => X"8008200240041001"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(1),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(0),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(2),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_0_Q_747
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"8421000000008421"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(21),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(22),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(23),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(23),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_7_Q_755
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y25"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_Q_10016,
      CYINIT => '0',
      CO(3) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_Q_10041,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_0_UNCONNECTED,
      S(3) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_7_Q_755,
      S(2) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_6_Q_765,
      S(1) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_5_Q_773,
      S(0) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_4_Q_781
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"8400008421000021"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(20),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(18),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(19),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(19),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_6_Q_765
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"8020080240100401"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(15),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(17),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(16),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(15),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(17),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_5_Q_773
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"8040201008040201"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(13),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(14),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(12),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_4_Q_781
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(3),
      O => instr_addr2_3_0
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(2),
      O => instr_addr2_2_0
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(1),
      O => instr_addr2_1_0
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(0),
      O => instr_addr2_0_0
    );
  MIPS_SC_PROCESSOR_COUNTER_data_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_3_rt_788
    );
  status_0_OBUF_1_188_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_188_D5LUT_O_UNCONNECTED
    );
  ProtoComp41_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X2Y13"
    )
    port map (
      O => ProtoComp41_CYINITGND_0
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y13"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp41_CYINITGND_0,
      CO(3) => MIPS_SC_PROCESSOR_Madd_imem_address2_cy(3),
      CO(2) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => instr_addr2(3),
      O(2) => instr_addr2(2),
      O(1) => instr_addr2(1),
      O(0) => instr_addr2(0),
      S(3) => MIPS_SC_PROCESSOR_COUNTER_data_3_rt_788,
      S(2) => MIPS_SC_PROCESSOR_COUNTER_data_2_rt_797,
      S(1) => MIPS_SC_PROCESSOR_COUNTER_data_1_rt_800,
      S(0) => MIPS_SC_PROCESSOR_Madd_imem_address2_lut(0)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_2_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_2_rt_797
    );
  status_0_OBUF_1_187_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_187_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_COUNTER_data_1_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_1_rt_800
    );
  status_0_OBUF_1_186_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_186_B5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(0),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Madd_imem_address2_lut(0)
    );
  N0_9_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_9_A5LUT_O_UNCONNECTED
    );
  instr_addr2_7_instr_addr2_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(7),
      O => instr_addr2_7_0
    );
  instr_addr2_7_instr_addr2_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(6),
      O => instr_addr2_6_0
    );
  instr_addr2_7_instr_addr2_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(5),
      O => instr_addr2_5_0
    );
  instr_addr2_7_instr_addr2_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(4),
      O => instr_addr2_4_0
    );
  MIPS_SC_PROCESSOR_COUNTER_data_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      O => MIPS_SC_PROCESSOR_COUNTER_data_7_rt_810
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Madd_imem_address2_cy(3),
      CYINIT => '0',
      CO(3) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => instr_addr2(7),
      O(2) => instr_addr2(6),
      O(1) => instr_addr2(5),
      O(0) => instr_addr2(4),
      S(3) => MIPS_SC_PROCESSOR_COUNTER_data_7_rt_810,
      S(2) => MIPS_SC_PROCESSOR_COUNTER_data_6_rt_817,
      S(1) => MIPS_SC_PROCESSOR_COUNTER_data_5_rt_820,
      S(0) => MIPS_SC_PROCESSOR_COUNTER_data_4_rt_823
    );
  MIPS_SC_PROCESSOR_COUNTER_data_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_6_rt_817
    );
  status_0_OBUF_1_191_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_191_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_COUNTER_data_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_5_rt_820
    );
  status_0_OBUF_1_190_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_190_B5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_COUNTER_data_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_4_rt_823
    );
  status_0_OBUF_1_189_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_189_A5LUT_O_UNCONNECTED
    );
  bus_data_out_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD71"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_0_OBUF_I,
      O => bus_data_out(0)
    );
  bus_data_out_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD72"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_1_OBUF_I,
      O => bus_data_out(1)
    );
  bus_data_out_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD73"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_2_OBUF_I,
      O => bus_data_out(2)
    );
  bus_data_out_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD74"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_3_OBUF_I,
      O => bus_data_out(3)
    );
  bus_data_out_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD75"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_4_OBUF_I,
      O => bus_data_out(4)
    );
  bus_data_out_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD76"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_5_OBUF_I,
      O => bus_data_out(5)
    );
  bus_data_out_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD77"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_6_OBUF_I,
      O => bus_data_out(6)
    );
  bus_data_out_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD78"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_7_OBUF_I,
      O => bus_data_out(7)
    );
  bus_data_out_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD79"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_8_OBUF_I,
      O => bus_data_out(8)
    );
  bus_data_out_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD80"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_9_OBUF_I,
      O => bus_data_out(9)
    );
  bus_data_out_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD81"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_10_OBUF_I,
      O => bus_data_out(10)
    );
  bus_data_out_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD82"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_11_OBUF_I,
      O => bus_data_out(11)
    );
  bus_data_out_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD91"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_20_OBUF_I,
      O => bus_data_out(20)
    );
  bus_data_out_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD83"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_12_OBUF_I,
      O => bus_data_out(12)
    );
  bus_data_out_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD92"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_21_OBUF_I,
      O => bus_data_out(21)
    );
  bus_data_out_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD84"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_13_OBUF_I,
      O => bus_data_out(13)
    );
  bus_data_out_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD101"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_30_OBUF_I,
      O => bus_data_out(30)
    );
  bus_data_out_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD93"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_22_OBUF_I,
      O => bus_data_out(22)
    );
  bus_data_out_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD85"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_14_OBUF_I,
      O => bus_data_out(14)
    );
  bus_data_out_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD98"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_31_OBUF_I,
      O => bus_data_out(31)
    );
  bus_data_out_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD94"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_23_OBUF_I,
      O => bus_data_out(23)
    );
  bus_data_out_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD86"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_15_OBUF_I,
      O => bus_data_out(15)
    );
  bus_data_out_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_24_OBUF_I,
      O => bus_data_out(24)
    );
  bus_data_out_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD87"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_16_OBUF_I,
      O => bus_data_out(16)
    );
  bus_data_out_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD96"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_25_OBUF_I,
      O => bus_data_out(25)
    );
  bus_data_out_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD88"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_17_OBUF_I,
      O => bus_data_out(17)
    );
  command_0_IBUF : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_0_IBUF_882,
      I => command(0)
    );
  ProtoComp44_IMUX : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_0_IBUF_882,
      O => command_0_IBUF_0
    );
  bus_data_out_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD97"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_26_OBUF_I,
      O => bus_data_out(26)
    );
  bus_data_out_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD89"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_18_OBUF_I,
      O => bus_data_out(18)
    );
  command_1_IBUF : X_BUF
    generic map(
      LOC => "PAD115",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_1_IBUF_889,
      I => command(1)
    );
  ProtoComp44_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD115",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_1_IBUF_889,
      O => command_1_IBUF_0
    );
  bus_data_out_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD102"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_27_OBUF_I,
      O => bus_data_out(27)
    );
  bus_data_out_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD90"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_19_OBUF_I,
      O => bus_data_out(19)
    );
  command_2_IBUF : X_BUF
    generic map(
      LOC => "PAD113",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_2_IBUF_896,
      I => command(2)
    );
  ProtoComp44_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD113",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_2_IBUF_896,
      O => command_2_IBUF_0
    );
  bus_data_out_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD99"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_28_OBUF_I,
      O => bus_data_out(28)
    );
  command_3_IBUF : X_BUF
    generic map(
      LOC => "PAD114",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_3_IBUF_901,
      I => command(3)
    );
  ProtoComp44_IMUX_3 : X_BUF
    generic map(
      LOC => "PAD114",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_3_IBUF_901,
      O => command_3_IBUF_0
    );
  bus_data_out_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD100"
    )
    port map (
      I => NlwBufferSignal_bus_data_out_29_OBUF_I,
      O => bus_data_out(29)
    );
  command_4_IBUF : X_BUF
    generic map(
      LOC => "PAD112",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_4_IBUF_906,
      I => command(4)
    );
  ProtoComp44_IMUX_4 : X_BUF
    generic map(
      LOC => "PAD112",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_4_IBUF_906,
      O => command_4_IBUF_0
    );
  command_5_IBUF : X_BUF
    generic map(
      LOC => "PAD111",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_5_IBUF_909,
      I => command(5)
    );
  ProtoComp44_IMUX_5 : X_BUF
    generic map(
      LOC => "PAD111",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_5_IBUF_909,
      O => command_5_IBUF_0
    );
  command_6_IBUF : X_BUF
    generic map(
      LOC => "PAD117",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_6_IBUF_912,
      I => command(6)
    );
  ProtoComp44_IMUX_6 : X_BUF
    generic map(
      LOC => "PAD117",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_6_IBUF_912,
      O => command_6_IBUF_0
    );
  command_7_IBUF : X_BUF
    generic map(
      LOC => "PAD118",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_7_IBUF_915,
      I => command(7)
    );
  ProtoComp44_IMUX_7 : X_BUF
    generic map(
      LOC => "PAD118",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_7_IBUF_915,
      O => command_7_IBUF_0
    );
  command_8_IBUF : X_BUF
    generic map(
      LOC => "PAD119",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_8_IBUF_918,
      I => command(8)
    );
  ProtoComp44_IMUX_8 : X_BUF
    generic map(
      LOC => "PAD119",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_8_IBUF_918,
      O => command_8_IBUF_0
    );
  command_9_IBUF : X_BUF
    generic map(
      LOC => "PAD116",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_9_IBUF_921,
      I => command(9)
    );
  ProtoComp44_IMUX_9 : X_BUF
    generic map(
      LOC => "PAD116",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_9_IBUF_921,
      O => command_9_IBUF_0
    );
  bus_address_in_30_IBUF : X_BUF
    generic map(
      LOC => "PAD109",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_30_IBUF_924,
      I => bus_address_in(30)
    );
  ProtoComp44_IMUX_10 : X_BUF
    generic map(
      LOC => "PAD109",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_30_IBUF_924,
      O => bus_address_in_30_IBUF_0
    );
  bus_address_in_31_IBUF : X_BUF
    generic map(
      LOC => "PAD110",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_31_IBUF_927,
      I => bus_address_in(31)
    );
  ProtoComp44_IMUX_11 : X_BUF
    generic map(
      LOC => "PAD110",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_31_IBUF_927,
      O => bus_address_in_31_IBUF_0
    );
  bus_address_in_24_IBUF : X_BUF
    generic map(
      LOC => "PAD103",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_24_IBUF_930,
      I => bus_address_in(24)
    );
  ProtoComp44_IMUX_12 : X_BUF
    generic map(
      LOC => "PAD103",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_24_IBUF_930,
      O => bus_address_in_24_IBUF_0
    );
  bus_address_in_25_IBUF : X_BUF
    generic map(
      LOC => "PAD104",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_25_IBUF_933,
      I => bus_address_in(25)
    );
  ProtoComp44_IMUX_13 : X_BUF
    generic map(
      LOC => "PAD104",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_25_IBUF_933,
      O => bus_address_in_25_IBUF_0
    );
  bus_address_in_26_IBUF : X_BUF
    generic map(
      LOC => "PAD105",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_26_IBUF_936,
      I => bus_address_in(26)
    );
  ProtoComp44_IMUX_14 : X_BUF
    generic map(
      LOC => "PAD105",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_26_IBUF_936,
      O => bus_address_in_26_IBUF_0
    );
  bus_address_in_27_IBUF : X_BUF
    generic map(
      LOC => "PAD106",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_27_IBUF_939,
      I => bus_address_in(27)
    );
  ProtoComp44_IMUX_15 : X_BUF
    generic map(
      LOC => "PAD106",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_27_IBUF_939,
      O => bus_address_in_27_IBUF_0
    );
  bus_address_in_28_IBUF : X_BUF
    generic map(
      LOC => "PAD107",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_28_IBUF_942,
      I => bus_address_in(28)
    );
  ProtoComp44_IMUX_16 : X_BUF
    generic map(
      LOC => "PAD107",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_28_IBUF_942,
      O => bus_address_in_28_IBUF_0
    );
  bus_address_in_29_IBUF : X_BUF
    generic map(
      LOC => "PAD108",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_29_IBUF_945,
      I => bus_address_in(29)
    );
  ProtoComp44_IMUX_17 : X_BUF
    generic map(
      LOC => "PAD108",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_29_IBUF_945,
      O => bus_address_in_29_IBUF_0
    );
  bus_data_in_10_IBUF : X_BUF
    generic map(
      LOC => "PAD11",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_10_IBUF_948,
      I => bus_data_in(10)
    );
  ProtoComp44_IMUX_18 : X_BUF
    generic map(
      LOC => "PAD11",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_10_IBUF_948,
      O => bus_data_in_10_IBUF_0
    );
  bus_data_in_11_IBUF : X_BUF
    generic map(
      LOC => "PAD12",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_11_IBUF_951,
      I => bus_data_in(11)
    );
  ProtoComp44_IMUX_19 : X_BUF
    generic map(
      LOC => "PAD12",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_11_IBUF_951,
      O => bus_data_in_11_IBUF_0
    );
  bus_data_in_20_IBUF : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_20_IBUF_954,
      I => bus_data_in(20)
    );
  ProtoComp44_IMUX_20 : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_20_IBUF_954,
      O => bus_data_in_20_IBUF_0
    );
  bus_data_in_12_IBUF : X_BUF
    generic map(
      LOC => "PAD13",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_12_IBUF_957,
      I => bus_data_in(12)
    );
  ProtoComp44_IMUX_21 : X_BUF
    generic map(
      LOC => "PAD13",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_12_IBUF_957,
      O => bus_data_in_12_IBUF_0
    );
  bus_data_in_21_IBUF : X_BUF
    generic map(
      LOC => "PAD22",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_21_IBUF_960,
      I => bus_data_in(21)
    );
  ProtoComp44_IMUX_22 : X_BUF
    generic map(
      LOC => "PAD22",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_21_IBUF_960,
      O => bus_data_in_21_IBUF_0
    );
  bus_data_in_13_IBUF : X_BUF
    generic map(
      LOC => "PAD14",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_13_IBUF_963,
      I => bus_data_in(13)
    );
  ProtoComp44_IMUX_23 : X_BUF
    generic map(
      LOC => "PAD14",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_13_IBUF_963,
      O => bus_data_in_13_IBUF_0
    );
  bus_data_in_30_IBUF : X_BUF
    generic map(
      LOC => "PAD29",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_30_IBUF_966,
      I => bus_data_in(30)
    );
  ProtoComp44_IMUX_24 : X_BUF
    generic map(
      LOC => "PAD29",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_30_IBUF_966,
      O => bus_data_in_30_IBUF_0
    );
  bus_data_in_22_IBUF : X_BUF
    generic map(
      LOC => "PAD25",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_22_IBUF_969,
      I => bus_data_in(22)
    );
  ProtoComp44_IMUX_25 : X_BUF
    generic map(
      LOC => "PAD25",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_22_IBUF_969,
      O => bus_data_in_22_IBUF_0
    );
  bus_data_in_14_IBUF : X_BUF
    generic map(
      LOC => "PAD15",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_14_IBUF_972,
      I => bus_data_in(14)
    );
  ProtoComp44_IMUX_26 : X_BUF
    generic map(
      LOC => "PAD15",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_14_IBUF_972,
      O => bus_data_in_14_IBUF_0
    );
  bus_data_in_31_IBUF : X_BUF
    generic map(
      LOC => "PAD36",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_31_IBUF_975,
      I => bus_data_in(31)
    );
  ProtoComp44_IMUX_27 : X_BUF
    generic map(
      LOC => "PAD36",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_31_IBUF_975,
      O => bus_data_in_31_IBUF_0
    );
  bus_data_in_23_IBUF : X_BUF
    generic map(
      LOC => "PAD26",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_23_IBUF_978,
      I => bus_data_in(23)
    );
  ProtoComp44_IMUX_28 : X_BUF
    generic map(
      LOC => "PAD26",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_23_IBUF_978,
      O => bus_data_in_23_IBUF_0
    );
  bus_data_in_15_IBUF : X_BUF
    generic map(
      LOC => "PAD16",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_15_IBUF_981,
      I => bus_data_in(15)
    );
  ProtoComp44_IMUX_29 : X_BUF
    generic map(
      LOC => "PAD16",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_15_IBUF_981,
      O => bus_data_in_15_IBUF_0
    );
  bus_data_in_24_IBUF : X_BUF
    generic map(
      LOC => "PAD27",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_24_IBUF_984,
      I => bus_data_in(24)
    );
  ProtoComp44_IMUX_30 : X_BUF
    generic map(
      LOC => "PAD27",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_24_IBUF_984,
      O => bus_data_in_24_IBUF_0
    );
  bus_data_in_16_IBUF : X_BUF
    generic map(
      LOC => "PAD17",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_16_IBUF_987,
      I => bus_data_in(16)
    );
  ProtoComp44_IMUX_31 : X_BUF
    generic map(
      LOC => "PAD17",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_16_IBUF_987,
      O => bus_data_in_16_IBUF_0
    );
  bus_data_in_25_IBUF : X_BUF
    generic map(
      LOC => "PAD28",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_25_IBUF_990,
      I => bus_data_in(25)
    );
  ProtoComp44_IMUX_32 : X_BUF
    generic map(
      LOC => "PAD28",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_25_IBUF_990,
      O => bus_data_in_25_IBUF_0
    );
  bus_data_in_17_IBUF : X_BUF
    generic map(
      LOC => "PAD18",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_17_IBUF_993,
      I => bus_data_in(17)
    );
  ProtoComp44_IMUX_33 : X_BUF
    generic map(
      LOC => "PAD18",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_17_IBUF_993,
      O => bus_data_in_17_IBUF_0
    );
  bus_data_in_26_IBUF : X_BUF
    generic map(
      LOC => "PAD33",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_26_IBUF_996,
      I => bus_data_in(26)
    );
  ProtoComp44_IMUX_34 : X_BUF
    generic map(
      LOC => "PAD33",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_26_IBUF_996,
      O => bus_data_in_26_IBUF_0
    );
  bus_data_in_18_IBUF : X_BUF
    generic map(
      LOC => "PAD19",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_18_IBUF_999,
      I => bus_data_in(18)
    );
  ProtoComp44_IMUX_35 : X_BUF
    generic map(
      LOC => "PAD19",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_18_IBUF_999,
      O => bus_data_in_18_IBUF_0
    );
  bus_data_in_27_IBUF : X_BUF
    generic map(
      LOC => "PAD30",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_27_IBUF_1002,
      I => bus_data_in(27)
    );
  ProtoComp44_IMUX_36 : X_BUF
    generic map(
      LOC => "PAD30",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_27_IBUF_1002,
      O => bus_data_in_27_IBUF_0
    );
  bus_data_in_19_IBUF : X_BUF
    generic map(
      LOC => "PAD20",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_19_IBUF_1005,
      I => bus_data_in(19)
    );
  ProtoComp44_IMUX_37 : X_BUF
    generic map(
      LOC => "PAD20",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_19_IBUF_1005,
      O => bus_data_in_19_IBUF_0
    );
  bus_data_in_28_IBUF : X_BUF
    generic map(
      LOC => "PAD31",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_28_IBUF_1008,
      I => bus_data_in(28)
    );
  ProtoComp44_IMUX_38 : X_BUF
    generic map(
      LOC => "PAD31",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_28_IBUF_1008,
      O => bus_data_in_28_IBUF_0
    );
  bus_data_in_29_IBUF : X_BUF
    generic map(
      LOC => "PAD32",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_29_IBUF_1011,
      I => bus_data_in(29)
    );
  ProtoComp44_IMUX_39 : X_BUF
    generic map(
      LOC => "PAD32",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_29_IBUF_1011,
      O => bus_data_in_29_IBUF_0
    );
  command_10_IBUF : X_BUF
    generic map(
      LOC => "PAD121",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_10_IBUF_1014,
      I => command(10)
    );
  ProtoComp44_IMUX_40 : X_BUF
    generic map(
      LOC => "PAD121",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_10_IBUF_1014,
      O => command_10_IBUF_0
    );
  command_11_IBUF : X_BUF
    generic map(
      LOC => "PAD122",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_11_IBUF_1017,
      I => command(11)
    );
  ProtoComp44_IMUX_41 : X_BUF
    generic map(
      LOC => "PAD122",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_11_IBUF_1017,
      O => command_11_IBUF_0
    );
  command_20_IBUF : X_BUF
    generic map(
      LOC => "PAD190",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_20_IBUF_1020,
      I => command(20)
    );
  ProtoComp44_IMUX_42 : X_BUF
    generic map(
      LOC => "PAD190",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_20_IBUF_1020,
      O => command_20_IBUF_0
    );
  command_12_IBUF : X_BUF
    generic map(
      LOC => "PAD189",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_12_IBUF_1023,
      I => command(12)
    );
  ProtoComp44_IMUX_43 : X_BUF
    generic map(
      LOC => "PAD189",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_12_IBUF_1023,
      O => command_12_IBUF_0
    );
  command_21_IBUF : X_BUF
    generic map(
      LOC => "PAD191",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_21_IBUF_1026,
      I => command(21)
    );
  ProtoComp44_IMUX_44 : X_BUF
    generic map(
      LOC => "PAD191",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_21_IBUF_1026,
      O => command_21_IBUF_0
    );
  command_13_IBUF : X_BUF
    generic map(
      LOC => "PAD194",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_13_IBUF_1029,
      I => command(13)
    );
  ProtoComp44_IMUX_45 : X_BUF
    generic map(
      LOC => "PAD194",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_13_IBUF_1029,
      O => command_13_IBUF_0
    );
  command_30_IBUF : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_30_IBUF_1032,
      I => command(30)
    );
  ProtoComp44_IMUX_46 : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_30_IBUF_1032,
      O => command_30_IBUF_0
    );
  command_22_IBUF : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_22_IBUF_1035,
      I => command(22)
    );
  ProtoComp44_IMUX_47 : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_22_IBUF_1035,
      O => command_22_IBUF_0
    );
  command_14_IBUF : X_BUF
    generic map(
      LOC => "PAD198",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_14_IBUF_1038,
      I => command(14)
    );
  ProtoComp44_IMUX_48 : X_BUF
    generic map(
      LOC => "PAD198",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_14_IBUF_1038,
      O => command_14_IBUF_0
    );
  command_31_IBUF : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_31_IBUF_1041,
      I => command(31)
    );
  ProtoComp44_IMUX_49 : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_31_IBUF_1041,
      O => command_31_IBUF_0
    );
  command_23_IBUF : X_BUF
    generic map(
      LOC => "PAD193",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_23_IBUF_1044,
      I => command(23)
    );
  ProtoComp44_IMUX_50 : X_BUF
    generic map(
      LOC => "PAD193",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_23_IBUF_1044,
      O => command_23_IBUF_0
    );
  command_15_IBUF : X_BUF
    generic map(
      LOC => "PAD192",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_15_IBUF_1047,
      I => command(15)
    );
  ProtoComp44_IMUX_51 : X_BUF
    generic map(
      LOC => "PAD192",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_15_IBUF_1047,
      O => command_15_IBUF_0
    );
  command_24_IBUF : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_24_IBUF_1050,
      I => command(24)
    );
  ProtoComp44_IMUX_52 : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_24_IBUF_1050,
      O => command_24_IBUF_0
    );
  command_16_IBUF : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_16_IBUF_1053,
      I => command(16)
    );
  ProtoComp44_IMUX_53 : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_16_IBUF_1053,
      O => command_16_IBUF_0
    );
  command_25_IBUF : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_25_IBUF_1056,
      I => command(25)
    );
  ProtoComp44_IMUX_54 : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_25_IBUF_1056,
      O => command_25_IBUF_0
    );
  command_17_IBUF : X_BUF
    generic map(
      LOC => "PAD197",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_17_IBUF_1059,
      I => command(17)
    );
  ProtoComp44_IMUX_55 : X_BUF
    generic map(
      LOC => "PAD197",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_17_IBUF_1059,
      O => command_17_IBUF_0
    );
  command_26_IBUF : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_26_IBUF_1062,
      I => command(26)
    );
  ProtoComp44_IMUX_56 : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_26_IBUF_1062,
      O => command_26_IBUF_0
    );
  command_18_IBUF : X_BUF
    generic map(
      LOC => "PAD195",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_18_IBUF_1065,
      I => command(18)
    );
  ProtoComp44_IMUX_57 : X_BUF
    generic map(
      LOC => "PAD195",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_18_IBUF_1065,
      O => command_18_IBUF_0
    );
  command_27_IBUF : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_27_IBUF_1068,
      I => command(27)
    );
  ProtoComp44_IMUX_58 : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_27_IBUF_1068,
      O => command_27_IBUF_0
    );
  command_19_IBUF : X_BUF
    generic map(
      LOC => "PAD196",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_19_IBUF_1071,
      I => command(19)
    );
  ProtoComp44_IMUX_59 : X_BUF
    generic map(
      LOC => "PAD196",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_19_IBUF_1071,
      O => command_19_IBUF_0
    );
  command_28_IBUF : X_BUF
    generic map(
      LOC => "PAD205",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_28_IBUF_1074,
      I => command(28)
    );
  ProtoComp44_IMUX_60 : X_BUF
    generic map(
      LOC => "PAD205",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_28_IBUF_1074,
      O => command_28_IBUF_0
    );
  command_29_IBUF : X_BUF
    generic map(
      LOC => "PAD206",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_29_IBUF_1077,
      I => command(29)
    );
  ProtoComp44_IMUX_61 : X_BUF
    generic map(
      LOC => "PAD206",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_29_IBUF_1077,
      O => command_29_IBUF_0
    );
  reset_IBUF : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 321 ps
    )
    port map (
      O => reset_IBUF_1080,
      I => reset
    );
  ProtoComp44_IMUX_62 : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 321 ps
    )
    port map (
      I => reset_IBUF_1080,
      O => reset_IBUF_0
    );
  bus_data_in_0_IBUF : X_BUF
    generic map(
      LOC => "PAD1",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_0_IBUF_1083,
      I => bus_data_in(0)
    );
  ProtoComp44_IMUX_63 : X_BUF
    generic map(
      LOC => "PAD1",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_0_IBUF_1083,
      O => bus_data_in_0_IBUF_0
    );
  bus_data_in_1_IBUF : X_BUF
    generic map(
      LOC => "PAD2",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_1_IBUF_1086,
      I => bus_data_in(1)
    );
  ProtoComp44_IMUX_64 : X_BUF
    generic map(
      LOC => "PAD2",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_1_IBUF_1086,
      O => bus_data_in_1_IBUF_0
    );
  bus_data_in_2_IBUF : X_BUF
    generic map(
      LOC => "PAD3",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_2_IBUF_1089,
      I => bus_data_in(2)
    );
  ProtoComp44_IMUX_65 : X_BUF
    generic map(
      LOC => "PAD3",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_2_IBUF_1089,
      O => bus_data_in_2_IBUF_0
    );
  bus_data_in_3_IBUF : X_BUF
    generic map(
      LOC => "PAD4",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_3_IBUF_1092,
      I => bus_data_in(3)
    );
  ProtoComp44_IMUX_66 : X_BUF
    generic map(
      LOC => "PAD4",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_3_IBUF_1092,
      O => bus_data_in_3_IBUF_0
    );
  bus_data_in_4_IBUF : X_BUF
    generic map(
      LOC => "PAD5",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_4_IBUF_1095,
      I => bus_data_in(4)
    );
  ProtoComp44_IMUX_67 : X_BUF
    generic map(
      LOC => "PAD5",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_4_IBUF_1095,
      O => bus_data_in_4_IBUF_0
    );
  bus_data_in_5_IBUF : X_BUF
    generic map(
      LOC => "PAD6",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_5_IBUF_1098,
      I => bus_data_in(5)
    );
  ProtoComp44_IMUX_68 : X_BUF
    generic map(
      LOC => "PAD6",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_5_IBUF_1098,
      O => bus_data_in_5_IBUF_0
    );
  bus_data_in_6_IBUF : X_BUF
    generic map(
      LOC => "PAD7",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_6_IBUF_1101,
      I => bus_data_in(6)
    );
  ProtoComp44_IMUX_69 : X_BUF
    generic map(
      LOC => "PAD7",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_6_IBUF_1101,
      O => bus_data_in_6_IBUF_0
    );
  bus_data_in_7_IBUF : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_7_IBUF_1104,
      I => bus_data_in(7)
    );
  ProtoComp44_IMUX_70 : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_7_IBUF_1104,
      O => bus_data_in_7_IBUF_0
    );
  bus_data_in_8_IBUF : X_BUF
    generic map(
      LOC => "PAD9",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_8_IBUF_1107,
      I => bus_data_in(8)
    );
  ProtoComp44_IMUX_71 : X_BUF
    generic map(
      LOC => "PAD9",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_8_IBUF_1107,
      O => bus_data_in_8_IBUF_0
    );
  bus_data_in_9_IBUF : X_BUF
    generic map(
      LOC => "PAD10",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_9_IBUF_1110,
      I => bus_data_in(9)
    );
  ProtoComp44_IMUX_72 : X_BUF
    generic map(
      LOC => "PAD10",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_9_IBUF_1110,
      O => bus_data_in_9_IBUF_0
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 321 ps
    )
    port map (
      O => clk_BUFGP_IBUFG_1113,
      I => clk
    );
  ProtoComp44_IMUX_73 : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_1113,
      O => clk_BUFGP_IBUFG_0
    );
  status_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD45"
    )
    port map (
      I => '0',
      O => status(10)
    );
  status_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD46"
    )
    port map (
      I => '0',
      O => status(11)
    );
  status_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD59"
    )
    port map (
      I => '0',
      O => status(20)
    );
  status_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD47"
    )
    port map (
      I => '0',
      O => status(12)
    );
  status_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD60"
    )
    port map (
      I => '0',
      O => status(21)
    );
  status_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD48"
    )
    port map (
      I => '0',
      O => status(13)
    );
  status_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD69"
    )
    port map (
      I => NlwBufferSignal_status_30_OBUF_I,
      O => status(30)
    );
  status_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD61"
    )
    port map (
      I => '0',
      O => status(22)
    );
  status_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD53"
    )
    port map (
      I => '0',
      O => status(14)
    );
  status_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD70"
    )
    port map (
      I => NlwBufferSignal_status_31_OBUF_I,
      O => status(31)
    );
  status_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD62"
    )
    port map (
      I => '0',
      O => status(23)
    );
  status_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD54"
    )
    port map (
      I => '0',
      O => status(15)
    );
  status_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD63"
    )
    port map (
      I => '0',
      O => status(24)
    );
  status_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD55"
    )
    port map (
      I => '0',
      O => status(16)
    );
  status_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD64"
    )
    port map (
      I => '0',
      O => status(25)
    );
  status_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD56"
    )
    port map (
      I => '0',
      O => status(17)
    );
  status_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD65"
    )
    port map (
      I => '0',
      O => status(26)
    );
  status_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD57"
    )
    port map (
      I => '0',
      O => status(18)
    );
  status_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD66"
    )
    port map (
      I => '0',
      O => status(27)
    );
  status_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD58"
    )
    port map (
      I => '0',
      O => status(19)
    );
  status_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD67"
    )
    port map (
      I => '0',
      O => status(28)
    );
  status_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD68"
    )
    port map (
      I => '0',
      O => status(29)
    );
  status_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD35"
    )
    port map (
      I => '0',
      O => status(0)
    );
  status_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD34"
    )
    port map (
      I => '0',
      O => status(1)
    );
  status_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD37"
    )
    port map (
      I => '0',
      O => status(2)
    );
  status_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD38"
    )
    port map (
      I => '0',
      O => status(3)
    );
  status_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD39"
    )
    port map (
      I => '0',
      O => status(4)
    );
  status_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD40"
    )
    port map (
      I => '0',
      O => status(5)
    );
  status_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD41"
    )
    port map (
      I => '0',
      O => status(6)
    );
  status_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD42"
    )
    port map (
      I => '0',
      O => status(7)
    );
  status_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD43"
    )
    port map (
      I => '0',
      O => status(8)
    );
  status_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD44"
    )
    port map (
      I => '0',
      O => status(9)
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CLK_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTD_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CED_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 1,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "CASCADE",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X1Y1"
    )
    port map (
      CECARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECARRYIN_INT,
      RSTC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTC_INT,
      RSTCARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCARRYIN_INT,
      CED => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CED_INT,
      RSTD => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTD_INT,
      CEOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEOPMODE_INT,
      CEC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEC_INT,
      RSTOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTOPMODE_INT,
      RSTM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTM_INT,
      CLK => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CLK_INT,
      RSTB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTB_INT,
      CEM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEM_INT,
      CEB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEB_INT,
      CARRYIN => GND,
      CEP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEP_INT,
      CEA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEA_INT,
      RSTA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTA_INT,
      RSTP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTP_INT,
      CARRYOUTF => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CARRYOUTF,
      CARRYOUT => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => GND,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN47,
      PCIN(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN46,
      PCIN(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN45,
      PCIN(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN44,
      PCIN(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN43,
      PCIN(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN42,
      PCIN(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN41,
      PCIN(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN40,
      PCIN(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN39,
      PCIN(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN38,
      PCIN(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN37,
      PCIN(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN36,
      PCIN(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN35,
      PCIN(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN34,
      PCIN(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN33,
      PCIN(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN32,
      PCIN(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN31,
      PCIN(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN30,
      PCIN(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN29,
      PCIN(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN28,
      PCIN(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN27,
      PCIN(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN26,
      PCIN(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN25,
      PCIN(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN24,
      PCIN(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN23,
      PCIN(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN22,
      PCIN(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN21,
      PCIN(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN20,
      PCIN(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN19,
      PCIN(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN18,
      PCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN17,
      PCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN16,
      PCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN15,
      PCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN14,
      PCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN13,
      PCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN12,
      PCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN11,
      PCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN10,
      PCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN9,
      PCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN8,
      PCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN7,
      PCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN6,
      PCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN5,
      PCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN4,
      PCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN3,
      PCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN2,
      PCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN1,
      PCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN0,
      C(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => VCC,
      OPMODE(2) => VCC,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(16) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(15) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(14) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(13) => MIPS_SC_PROCESSOR_Read_Data_vliw1(30),
      A(12) => MIPS_SC_PROCESSOR_Read_Data_vliw1(29),
      A(11) => MIPS_SC_PROCESSOR_Read_Data_vliw1(28),
      A(10) => MIPS_SC_PROCESSOR_Read_Data_vliw1(27),
      A(9) => MIPS_SC_PROCESSOR_Read_Data_vliw1(26),
      A(8) => MIPS_SC_PROCESSOR_Read_Data_vliw1(25),
      A(7) => MIPS_SC_PROCESSOR_Read_Data_vliw1(24),
      A(6) => MIPS_SC_PROCESSOR_Read_Data_vliw1(23),
      A(5) => MIPS_SC_PROCESSOR_Read_Data_vliw1(22),
      A(4) => MIPS_SC_PROCESSOR_Read_Data_vliw1(21),
      A(3) => MIPS_SC_PROCESSOR_Read_Data_vliw1(20),
      A(2) => MIPS_SC_PROCESSOR_Read_Data_vliw1(19),
      A(1) => MIPS_SC_PROCESSOR_Read_Data_vliw1(18),
      A(0) => MIPS_SC_PROCESSOR_Read_Data_vliw1(17),
      BCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_17,
      BCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_16,
      BCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_15,
      BCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_14,
      BCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_13,
      BCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_12,
      BCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_11,
      BCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_10,
      BCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_9,
      BCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_8,
      BCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_7,
      BCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_6,
      BCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_5,
      BCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_4,
      BCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_3,
      BCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_2,
      BCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_1,
      BCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_0,
      BCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT17,
      BCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT16,
      BCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT15,
      BCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT14,
      BCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT13,
      BCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT12,
      BCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT11,
      BCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT10,
      BCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT9,
      BCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT8,
      BCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT7,
      BCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT6,
      BCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT5,
      BCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT4,
      BCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT3,
      BCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT2,
      BCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT1,
      BCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT0,
      P(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P47,
      P(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P46,
      P(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P45,
      P(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P44,
      P(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P43,
      P(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P42,
      P(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P41,
      P(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P40,
      P(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P39,
      P(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P38,
      P(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P37,
      P(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P36,
      P(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P35,
      P(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P34,
      P(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P33,
      P(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P32,
      P(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P31,
      P(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P30,
      P(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P29,
      P(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P28,
      P(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P27,
      P(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P26,
      P(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P25,
      P(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P24,
      P(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P23,
      P(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P22,
      P(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P21,
      P(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P20,
      P(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P19,
      P(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P18,
      P(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P17,
      P(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P16,
      P(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P15,
      P(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P14,
      P(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P13,
      P(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P12,
      P(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P11,
      P(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P10,
      P(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P9,
      P(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P8,
      P(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P7,
      P(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P6,
      P(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P5,
      P(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P4,
      P(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P3,
      P(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P2,
      P(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P1,
      P(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P0,
      PCOUT(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_47,
      PCOUT(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_46,
      PCOUT(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_45,
      PCOUT(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_44,
      PCOUT(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_43,
      PCOUT(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_42,
      PCOUT(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_41,
      PCOUT(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_40,
      PCOUT(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_39,
      PCOUT(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_38,
      PCOUT(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_37,
      PCOUT(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_36,
      PCOUT(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_35,
      PCOUT(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_34,
      PCOUT(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_33,
      PCOUT(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_32,
      PCOUT(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_31,
      PCOUT(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_30,
      PCOUT(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_29,
      PCOUT(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_28,
      PCOUT(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_27,
      PCOUT(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_26,
      PCOUT(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_25,
      PCOUT(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_24,
      PCOUT(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_23,
      PCOUT(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_22,
      PCOUT(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_21,
      PCOUT(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_20,
      PCOUT(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_19,
      PCOUT(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_18,
      PCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_17,
      PCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_16,
      PCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_15,
      PCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_14,
      PCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_13,
      PCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_12,
      PCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_11,
      PCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_10,
      PCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_9,
      PCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_8,
      PCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_7,
      PCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_6,
      PCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_5,
      PCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_4,
      PCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_3,
      PCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_2,
      PCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_1,
      PCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_0,
      M(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M35,
      M(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M34,
      M(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M33,
      M(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M32,
      M(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M31,
      M(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M30,
      M(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M29,
      M(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M28,
      M(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M27,
      M(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M26,
      M(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M25,
      M(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M24,
      M(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M23,
      M(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M22,
      M(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M21,
      M(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M20,
      M(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M19,
      M(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M18,
      M(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M17,
      M(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M16,
      M(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M15,
      M(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M14,
      M(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M13,
      M(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M12,
      M(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M11,
      M(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M10,
      M(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M9,
      M(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M8,
      M(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M7,
      M(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M6,
      M(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M5,
      M(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M4,
      M(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M3,
      M(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M2,
      M(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M1,
      M(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M0
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CLK_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTD_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CED_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2 : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 1,
      B0REG => 1,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X1Y2"
    )
    port map (
      CECARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECARRYIN_INT,
      RSTC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTC_INT,
      RSTCARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCARRYIN_INT,
      CED => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CED_INT,
      RSTD => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTD_INT,
      CEOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEOPMODE_INT,
      CEC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEC_INT,
      RSTOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTOPMODE_INT,
      RSTM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTM_INT,
      CLK => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CLK_INT,
      RSTB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTB_INT,
      CEM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEM_INT,
      CEB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEB_INT,
      CARRYIN => GND,
      CEP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEP_INT,
      CEA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEA_INT,
      RSTA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTA_INT,
      RSTP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTP_INT,
      CARRYOUTF => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CARRYOUTF,
      CARRYOUT => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CARRYOUT,
      B(17) => MIPS_SC_PROCESSOR_Read_Data_vliw2(31),
      B(16) => MIPS_SC_PROCESSOR_Read_Data_vliw2(31),
      B(15) => MIPS_SC_PROCESSOR_Read_Data_vliw2(31),
      B(14) => MIPS_SC_PROCESSOR_Read_Data_vliw2(31),
      B(13) => MIPS_SC_PROCESSOR_Read_Data_vliw2(30),
      B(12) => MIPS_SC_PROCESSOR_Read_Data_vliw2(29),
      B(11) => MIPS_SC_PROCESSOR_Read_Data_vliw2(28),
      B(10) => MIPS_SC_PROCESSOR_Read_Data_vliw2(27),
      B(9) => MIPS_SC_PROCESSOR_Read_Data_vliw2(26),
      B(8) => MIPS_SC_PROCESSOR_Read_Data_vliw2(25),
      B(7) => MIPS_SC_PROCESSOR_Read_Data_vliw2(24),
      B(6) => MIPS_SC_PROCESSOR_Read_Data_vliw2(23),
      B(5) => MIPS_SC_PROCESSOR_Read_Data_vliw2(22),
      B(4) => MIPS_SC_PROCESSOR_Read_Data_vliw2(21),
      B(3) => MIPS_SC_PROCESSOR_Read_Data_vliw2(20),
      B(2) => MIPS_SC_PROCESSOR_Read_Data_vliw2(19),
      B(1) => MIPS_SC_PROCESSOR_Read_Data_vliw2(18),
      B(0) => MIPS_SC_PROCESSOR_Read_Data_vliw2(17),
      PCIN(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_47,
      PCIN(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_46,
      PCIN(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_45,
      PCIN(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_44,
      PCIN(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_43,
      PCIN(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_42,
      PCIN(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_41,
      PCIN(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_40,
      PCIN(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_39,
      PCIN(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_38,
      PCIN(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_37,
      PCIN(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_36,
      PCIN(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_35,
      PCIN(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_34,
      PCIN(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_33,
      PCIN(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_32,
      PCIN(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_31,
      PCIN(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_30,
      PCIN(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_29,
      PCIN(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_28,
      PCIN(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_27,
      PCIN(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_26,
      PCIN(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_25,
      PCIN(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_24,
      PCIN(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_23,
      PCIN(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_22,
      PCIN(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_21,
      PCIN(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_20,
      PCIN(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_19,
      PCIN(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_18,
      PCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_17,
      PCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_16,
      PCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_15,
      PCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_14,
      PCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_13,
      PCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_12,
      PCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_11,
      PCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_10,
      PCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_9,
      PCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_8,
      PCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_7,
      PCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_6,
      PCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_5,
      PCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_4,
      PCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_3,
      PCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_2,
      PCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_1,
      PCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => VCC,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => MIPS_SC_PROCESSOR_Read_Data_vliw1(16),
      A(15) => MIPS_SC_PROCESSOR_Read_Data_vliw1(15),
      A(14) => MIPS_SC_PROCESSOR_Read_Data_vliw1(14),
      A(13) => MIPS_SC_PROCESSOR_Read_Data_vliw1(13),
      A(12) => MIPS_SC_PROCESSOR_Read_Data_vliw1(12),
      A(11) => MIPS_SC_PROCESSOR_Read_Data_vliw1(11),
      A(10) => MIPS_SC_PROCESSOR_Read_Data_vliw1(10),
      A(9) => MIPS_SC_PROCESSOR_Read_Data_vliw1(9),
      A(8) => MIPS_SC_PROCESSOR_Read_Data_vliw1(8),
      A(7) => MIPS_SC_PROCESSOR_Read_Data_vliw1(7),
      A(6) => MIPS_SC_PROCESSOR_Read_Data_vliw1(6),
      A(5) => MIPS_SC_PROCESSOR_Read_Data_vliw1(5),
      A(4) => MIPS_SC_PROCESSOR_Read_Data_vliw1(4),
      A(3) => MIPS_SC_PROCESSOR_Read_Data_vliw1(3),
      A(2) => MIPS_SC_PROCESSOR_Read_Data_vliw1(2),
      A(1) => MIPS_SC_PROCESSOR_Read_Data_vliw1(1),
      A(0) => MIPS_SC_PROCESSOR_Read_Data_vliw1(0),
      BCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN17,
      BCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN16,
      BCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN15,
      BCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN14,
      BCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN13,
      BCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN12,
      BCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN11,
      BCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN10,
      BCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN9,
      BCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN8,
      BCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN7,
      BCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN6,
      BCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN5,
      BCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN4,
      BCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN3,
      BCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN2,
      BCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN1,
      BCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN0,
      BCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_17,
      BCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_16,
      BCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_15,
      BCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_14,
      BCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_13,
      BCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_12,
      BCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_11,
      BCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_10,
      BCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_9,
      BCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_8,
      BCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_7,
      BCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_6,
      BCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_5,
      BCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_4,
      BCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_3,
      BCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_2,
      BCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_1,
      BCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_0,
      P(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(16) => MIPS_SC_PROCESSOR_HI_IN(1),
      P(15) => MIPS_SC_PROCESSOR_HI_IN(0),
      P(14) => MIPS_SC_PROCESSOR_LO_IN(31),
      P(13) => MIPS_SC_PROCESSOR_LO_IN(30),
      P(12) => MIPS_SC_PROCESSOR_LO_IN(29),
      P(11) => MIPS_SC_PROCESSOR_LO_IN(28),
      P(10) => MIPS_SC_PROCESSOR_LO_IN(27),
      P(9) => MIPS_SC_PROCESSOR_LO_IN(26),
      P(8) => MIPS_SC_PROCESSOR_LO_IN(25),
      P(7) => MIPS_SC_PROCESSOR_LO_IN(24),
      P(6) => MIPS_SC_PROCESSOR_LO_IN(23),
      P(5) => MIPS_SC_PROCESSOR_LO_IN(22),
      P(4) => MIPS_SC_PROCESSOR_LO_IN(21),
      P(3) => MIPS_SC_PROCESSOR_LO_IN(20),
      P(2) => MIPS_SC_PROCESSOR_LO_IN(19),
      P(1) => MIPS_SC_PROCESSOR_LO_IN(18),
      P(0) => MIPS_SC_PROCESSOR_LO_IN(17),
      PCOUT(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT47,
      PCOUT(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT46,
      PCOUT(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT45,
      PCOUT(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT44,
      PCOUT(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT43,
      PCOUT(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT42,
      PCOUT(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT41,
      PCOUT(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT40,
      PCOUT(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT39,
      PCOUT(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT38,
      PCOUT(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT37,
      PCOUT(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT36,
      PCOUT(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT35,
      PCOUT(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT34,
      PCOUT(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT33,
      PCOUT(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT32,
      PCOUT(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT31,
      PCOUT(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT30,
      PCOUT(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT29,
      PCOUT(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT28,
      PCOUT(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT27,
      PCOUT(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT26,
      PCOUT(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT25,
      PCOUT(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT24,
      PCOUT(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT23,
      PCOUT(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT22,
      PCOUT(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT21,
      PCOUT(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT20,
      PCOUT(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT19,
      PCOUT(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT18,
      PCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT17,
      PCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT16,
      PCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT15,
      PCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT14,
      PCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT13,
      PCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT12,
      PCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT11,
      PCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT10,
      PCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT9,
      PCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT8,
      PCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT7,
      PCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT6,
      PCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT5,
      PCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT4,
      PCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT3,
      PCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT2,
      PCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT1,
      PCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT0,
      M(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M35,
      M(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M34,
      M(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M33,
      M(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M32,
      M(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M31,
      M(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M30,
      M(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M29,
      M(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M28,
      M(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M27,
      M(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M26,
      M(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M25,
      M(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M24,
      M(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M23,
      M(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M22,
      M(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M21,
      M(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M20,
      M(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M19,
      M(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M18,
      M(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M17,
      M(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M16,
      M(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M15,
      M(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M14,
      M(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M13,
      M(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M12,
      M(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M11,
      M(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M10,
      M(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M9,
      M(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M8,
      M(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M7,
      M(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M6,
      M(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M5,
      M(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M4,
      M(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M3,
      M(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M2,
      M(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M1,
      M(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M0
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => reset_IBUF_0,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CLK_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTD_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CED_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 1,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "CASCADE",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X1Y3"
    )
    port map (
      CECARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECARRYIN_INT,
      RSTC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTC_INT,
      RSTCARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCARRYIN_INT,
      CED => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CED_INT,
      RSTD => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTD_INT,
      CEOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEOPMODE_INT,
      CEC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEC_INT,
      RSTOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTOPMODE_INT,
      RSTM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTM_INT,
      CLK => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CLK_INT,
      RSTB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTB_INT,
      CEM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEM_INT,
      CEB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEB_INT,
      CARRYIN => GND,
      CEP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEP_INT,
      CEA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEA_INT,
      RSTA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTA_INT,
      RSTP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTP_INT,
      CARRYOUTF => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CARRYOUTF,
      CARRYOUT => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => GND,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN47,
      PCIN(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN46,
      PCIN(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN45,
      PCIN(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN44,
      PCIN(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN43,
      PCIN(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN42,
      PCIN(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN41,
      PCIN(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN40,
      PCIN(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN39,
      PCIN(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN38,
      PCIN(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN37,
      PCIN(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN36,
      PCIN(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN35,
      PCIN(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN34,
      PCIN(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN33,
      PCIN(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN32,
      PCIN(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN31,
      PCIN(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN30,
      PCIN(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN29,
      PCIN(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN28,
      PCIN(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN27,
      PCIN(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN26,
      PCIN(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN25,
      PCIN(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN24,
      PCIN(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN23,
      PCIN(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN22,
      PCIN(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN21,
      PCIN(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN20,
      PCIN(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN19,
      PCIN(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN18,
      PCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN17,
      PCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN16,
      PCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN15,
      PCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN14,
      PCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN13,
      PCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN12,
      PCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN11,
      PCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN10,
      PCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN9,
      PCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN8,
      PCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN7,
      PCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN6,
      PCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN5,
      PCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN4,
      PCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN3,
      PCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN2,
      PCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN1,
      PCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN0,
      C(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => VCC,
      OPMODE(2) => VCC,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(16) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(15) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(14) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(13) => MIPS_SC_PROCESSOR_Read_Data_vliw1(30),
      A(12) => MIPS_SC_PROCESSOR_Read_Data_vliw1(29),
      A(11) => MIPS_SC_PROCESSOR_Read_Data_vliw1(28),
      A(10) => MIPS_SC_PROCESSOR_Read_Data_vliw1(27),
      A(9) => MIPS_SC_PROCESSOR_Read_Data_vliw1(26),
      A(8) => MIPS_SC_PROCESSOR_Read_Data_vliw1(25),
      A(7) => MIPS_SC_PROCESSOR_Read_Data_vliw1(24),
      A(6) => MIPS_SC_PROCESSOR_Read_Data_vliw1(23),
      A(5) => MIPS_SC_PROCESSOR_Read_Data_vliw1(22),
      A(4) => MIPS_SC_PROCESSOR_Read_Data_vliw1(21),
      A(3) => MIPS_SC_PROCESSOR_Read_Data_vliw1(20),
      A(2) => MIPS_SC_PROCESSOR_Read_Data_vliw1(19),
      A(1) => MIPS_SC_PROCESSOR_Read_Data_vliw1(18),
      A(0) => MIPS_SC_PROCESSOR_Read_Data_vliw1(17),
      BCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_17,
      BCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_16,
      BCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_15,
      BCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_14,
      BCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_13,
      BCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_12,
      BCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_11,
      BCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_10,
      BCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_9,
      BCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_8,
      BCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_7,
      BCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_6,
      BCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_5,
      BCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_4,
      BCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_3,
      BCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_2,
      BCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_1,
      BCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_0,
      BCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT17,
      BCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT16,
      BCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT15,
      BCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT14,
      BCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT13,
      BCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT12,
      BCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT11,
      BCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT10,
      BCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT9,
      BCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT8,
      BCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT7,
      BCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT6,
      BCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT5,
      BCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT4,
      BCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT3,
      BCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT2,
      BCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT1,
      BCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT0,
      P(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P47,
      P(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P46,
      P(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P45,
      P(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P44,
      P(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P43,
      P(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P42,
      P(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P41,
      P(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P40,
      P(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P39,
      P(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P38,
      P(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P37,
      P(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P36,
      P(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P35,
      P(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P34,
      P(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P33,
      P(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P32,
      P(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P31,
      P(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P30,
      P(29) => MIPS_SC_PROCESSOR_EXMEMs(209),
      P(28) => MIPS_SC_PROCESSOR_EXMEMs(208),
      P(27) => MIPS_SC_PROCESSOR_EXMEMs(207),
      P(26) => MIPS_SC_PROCESSOR_EXMEMs(206),
      P(25) => MIPS_SC_PROCESSOR_EXMEMs(205),
      P(24) => MIPS_SC_PROCESSOR_EXMEMs(204),
      P(23) => MIPS_SC_PROCESSOR_EXMEMs(203),
      P(22) => MIPS_SC_PROCESSOR_EXMEMs(202),
      P(21) => MIPS_SC_PROCESSOR_EXMEMs(201),
      P(20) => MIPS_SC_PROCESSOR_EXMEMs(200),
      P(19) => MIPS_SC_PROCESSOR_EXMEMs(199),
      P(18) => MIPS_SC_PROCESSOR_EXMEMs(198),
      P(17) => MIPS_SC_PROCESSOR_EXMEMs(197),
      P(16) => MIPS_SC_PROCESSOR_EXMEMs(196),
      P(15) => MIPS_SC_PROCESSOR_EXMEMs(195),
      P(14) => MIPS_SC_PROCESSOR_EXMEMs(194),
      P(13) => MIPS_SC_PROCESSOR_EXMEMs(193),
      P(12) => MIPS_SC_PROCESSOR_EXMEMs(192),
      P(11) => MIPS_SC_PROCESSOR_EXMEMs(191),
      P(10) => MIPS_SC_PROCESSOR_EXMEMs(190),
      P(9) => MIPS_SC_PROCESSOR_EXMEMs(189),
      P(8) => MIPS_SC_PROCESSOR_EXMEMs(188),
      P(7) => MIPS_SC_PROCESSOR_EXMEMs(187),
      P(6) => MIPS_SC_PROCESSOR_EXMEMs(186),
      P(5) => MIPS_SC_PROCESSOR_EXMEMs(185),
      P(4) => MIPS_SC_PROCESSOR_EXMEMs(184),
      P(3) => MIPS_SC_PROCESSOR_EXMEMs(183),
      P(2) => MIPS_SC_PROCESSOR_EXMEMs(182),
      P(1) => MIPS_SC_PROCESSOR_EXMEMs(181),
      P(0) => MIPS_SC_PROCESSOR_EXMEMs(180),
      PCOUT(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT47,
      PCOUT(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT46,
      PCOUT(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT45,
      PCOUT(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT44,
      PCOUT(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT43,
      PCOUT(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT42,
      PCOUT(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT41,
      PCOUT(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT40,
      PCOUT(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT39,
      PCOUT(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT38,
      PCOUT(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT37,
      PCOUT(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT36,
      PCOUT(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT35,
      PCOUT(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT34,
      PCOUT(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT33,
      PCOUT(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT32,
      PCOUT(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT31,
      PCOUT(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT30,
      PCOUT(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT29,
      PCOUT(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT28,
      PCOUT(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT27,
      PCOUT(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT26,
      PCOUT(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT25,
      PCOUT(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT24,
      PCOUT(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT23,
      PCOUT(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT22,
      PCOUT(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT21,
      PCOUT(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT20,
      PCOUT(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT19,
      PCOUT(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT18,
      PCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT17,
      PCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT16,
      PCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT15,
      PCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT14,
      PCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT13,
      PCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT12,
      PCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT11,
      PCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT10,
      PCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT9,
      PCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT8,
      PCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT7,
      PCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT6,
      PCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT5,
      PCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT4,
      PCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT3,
      PCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT2,
      PCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT1,
      PCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT0,
      M(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M35,
      M(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M34,
      M(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M33,
      M(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M32,
      M(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M31,
      M(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M30,
      M(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M29,
      M(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M28,
      M(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M27,
      M(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M26,
      M(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M25,
      M(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M24,
      M(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M23,
      M(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M22,
      M(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M21,
      M(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M20,
      M(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M19,
      M(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M18,
      M(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M17,
      M(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M16,
      M(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M15,
      M(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M14,
      M(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M13,
      M(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M12,
      M(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M11,
      M(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M10,
      M(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M9,
      M(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M8,
      M(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M7,
      M(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M6,
      M(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M5,
      M(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M4,
      M(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M3,
      M(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M2,
      M(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M1,
      M(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M0
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CLK_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTD_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CED_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y0",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 1,
      B0REG => 1,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X1Y0"
    )
    port map (
      CECARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECARRYIN_INT,
      RSTC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTC_INT,
      RSTCARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCARRYIN_INT,
      CED => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CED_INT,
      RSTD => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTD_INT,
      CEOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEOPMODE_INT,
      CEC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEC_INT,
      RSTOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTOPMODE_INT,
      RSTM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTM_INT,
      CLK => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CLK_INT,
      RSTB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTB_INT,
      CEM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEM_INT,
      CEB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEB_INT,
      CARRYIN => GND,
      CEP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEP_INT,
      CEA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEA_INT,
      RSTA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTA_INT,
      RSTP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTP_INT,
      CARRYOUTF => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CARRYOUTF,
      CARRYOUT => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CARRYOUT,
      B(17) => GND,
      B(16) => MIPS_SC_PROCESSOR_Read_Data_vliw2(16),
      B(15) => MIPS_SC_PROCESSOR_Read_Data_vliw2(15),
      B(14) => MIPS_SC_PROCESSOR_Read_Data_vliw2(14),
      B(13) => MIPS_SC_PROCESSOR_Read_Data_vliw2(13),
      B(12) => MIPS_SC_PROCESSOR_Read_Data_vliw2(12),
      B(11) => MIPS_SC_PROCESSOR_Read_Data_vliw2(11),
      B(10) => MIPS_SC_PROCESSOR_Read_Data_vliw2(10),
      B(9) => MIPS_SC_PROCESSOR_Read_Data_vliw2(9),
      B(8) => MIPS_SC_PROCESSOR_Read_Data_vliw2(8),
      B(7) => MIPS_SC_PROCESSOR_Read_Data_vliw2(7),
      B(6) => MIPS_SC_PROCESSOR_Read_Data_vliw2(6),
      B(5) => MIPS_SC_PROCESSOR_Read_Data_vliw2(5),
      B(4) => MIPS_SC_PROCESSOR_Read_Data_vliw2(4),
      B(3) => MIPS_SC_PROCESSOR_Read_Data_vliw2(3),
      B(2) => MIPS_SC_PROCESSOR_Read_Data_vliw2(2),
      B(1) => MIPS_SC_PROCESSOR_Read_Data_vliw2(1),
      B(0) => MIPS_SC_PROCESSOR_Read_Data_vliw2(0),
      PCIN(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN47,
      PCIN(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN46,
      PCIN(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN45,
      PCIN(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN44,
      PCIN(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN43,
      PCIN(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN42,
      PCIN(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN41,
      PCIN(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN40,
      PCIN(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN39,
      PCIN(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN38,
      PCIN(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN37,
      PCIN(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN36,
      PCIN(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN35,
      PCIN(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN34,
      PCIN(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN33,
      PCIN(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN32,
      PCIN(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN31,
      PCIN(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN30,
      PCIN(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN29,
      PCIN(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN28,
      PCIN(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN27,
      PCIN(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN26,
      PCIN(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN25,
      PCIN(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN24,
      PCIN(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN23,
      PCIN(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN22,
      PCIN(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN21,
      PCIN(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN20,
      PCIN(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN19,
      PCIN(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN18,
      PCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN17,
      PCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN16,
      PCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN15,
      PCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN14,
      PCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN13,
      PCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN12,
      PCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN11,
      PCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN10,
      PCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN9,
      PCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN8,
      PCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN7,
      PCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN6,
      PCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN5,
      PCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN4,
      PCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN3,
      PCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN2,
      PCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN1,
      PCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => MIPS_SC_PROCESSOR_Read_Data_vliw1(16),
      A(15) => MIPS_SC_PROCESSOR_Read_Data_vliw1(15),
      A(14) => MIPS_SC_PROCESSOR_Read_Data_vliw1(14),
      A(13) => MIPS_SC_PROCESSOR_Read_Data_vliw1(13),
      A(12) => MIPS_SC_PROCESSOR_Read_Data_vliw1(12),
      A(11) => MIPS_SC_PROCESSOR_Read_Data_vliw1(11),
      A(10) => MIPS_SC_PROCESSOR_Read_Data_vliw1(10),
      A(9) => MIPS_SC_PROCESSOR_Read_Data_vliw1(9),
      A(8) => MIPS_SC_PROCESSOR_Read_Data_vliw1(8),
      A(7) => MIPS_SC_PROCESSOR_Read_Data_vliw1(7),
      A(6) => MIPS_SC_PROCESSOR_Read_Data_vliw1(6),
      A(5) => MIPS_SC_PROCESSOR_Read_Data_vliw1(5),
      A(4) => MIPS_SC_PROCESSOR_Read_Data_vliw1(4),
      A(3) => MIPS_SC_PROCESSOR_Read_Data_vliw1(3),
      A(2) => MIPS_SC_PROCESSOR_Read_Data_vliw1(2),
      A(1) => MIPS_SC_PROCESSOR_Read_Data_vliw1(1),
      A(0) => MIPS_SC_PROCESSOR_Read_Data_vliw1(0),
      BCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN17,
      BCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN16,
      BCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN15,
      BCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN14,
      BCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN13,
      BCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN12,
      BCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN11,
      BCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN10,
      BCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN9,
      BCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN8,
      BCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN7,
      BCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN6,
      BCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN5,
      BCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN4,
      BCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN3,
      BCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN2,
      BCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN1,
      BCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN0,
      BCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_17,
      BCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_16,
      BCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_15,
      BCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_14,
      BCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_13,
      BCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_12,
      BCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_11,
      BCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_10,
      BCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_9,
      BCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_8,
      BCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_7,
      BCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_6,
      BCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_5,
      BCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_4,
      BCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_3,
      BCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_2,
      BCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_1,
      BCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_0,
      P(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(16) => MIPS_SC_PROCESSOR_LO_IN(16),
      P(15) => MIPS_SC_PROCESSOR_LO_IN(15),
      P(14) => MIPS_SC_PROCESSOR_LO_IN(14),
      P(13) => MIPS_SC_PROCESSOR_LO_IN(13),
      P(12) => MIPS_SC_PROCESSOR_LO_IN(12),
      P(11) => MIPS_SC_PROCESSOR_LO_IN(11),
      P(10) => MIPS_SC_PROCESSOR_LO_IN(10),
      P(9) => MIPS_SC_PROCESSOR_LO_IN(9),
      P(8) => MIPS_SC_PROCESSOR_LO_IN(8),
      P(7) => MIPS_SC_PROCESSOR_LO_IN(7),
      P(6) => MIPS_SC_PROCESSOR_LO_IN(6),
      P(5) => MIPS_SC_PROCESSOR_LO_IN(5),
      P(4) => MIPS_SC_PROCESSOR_LO_IN(4),
      P(3) => MIPS_SC_PROCESSOR_LO_IN(3),
      P(2) => MIPS_SC_PROCESSOR_LO_IN(2),
      P(1) => MIPS_SC_PROCESSOR_LO_IN(1),
      P(0) => MIPS_SC_PROCESSOR_LO_IN(0),
      PCOUT(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT47,
      PCOUT(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT46,
      PCOUT(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT45,
      PCOUT(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT44,
      PCOUT(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT43,
      PCOUT(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT42,
      PCOUT(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT41,
      PCOUT(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT40,
      PCOUT(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT39,
      PCOUT(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT38,
      PCOUT(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT37,
      PCOUT(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT36,
      PCOUT(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT35,
      PCOUT(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT34,
      PCOUT(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT33,
      PCOUT(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT32,
      PCOUT(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT31,
      PCOUT(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT30,
      PCOUT(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT29,
      PCOUT(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT28,
      PCOUT(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT27,
      PCOUT(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT26,
      PCOUT(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT25,
      PCOUT(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT24,
      PCOUT(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT23,
      PCOUT(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT22,
      PCOUT(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT21,
      PCOUT(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT20,
      PCOUT(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT19,
      PCOUT(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT18,
      PCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT17,
      PCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT16,
      PCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT15,
      PCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT14,
      PCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT13,
      PCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT12,
      PCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT11,
      PCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT10,
      PCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT9,
      PCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT8,
      PCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT7,
      PCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT6,
      PCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT5,
      PCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT4,
      PCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT3,
      PCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT2,
      PCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT1,
      PCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT0,
      M(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M35,
      M(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M34,
      M(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M33,
      M(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M32,
      M(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M31,
      M(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M30,
      M(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M29,
      M(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M28,
      M(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M27,
      M(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M26,
      M(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M25,
      M(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M24,
      M(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M23,
      M(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M22,
      M(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M21,
      M(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M20,
      M(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M19,
      M(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M18,
      M(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M17,
      M(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M16,
      M(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M15,
      M(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M14,
      M(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M13,
      M(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M12,
      M(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M11,
      M(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M10,
      M(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M9,
      M(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M8,
      M(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M7,
      M(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M6,
      M(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M5,
      M(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M4,
      M(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M3,
      M(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M2,
      M(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M1,
      M(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M0
    );
  clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => NlwBufferSignal_clk_BUFGP_BUFG_IN,
      O => clk_BUFGP
    );
  INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOWWE1 : X_INV
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427,
      O => MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOWWE1
    );
  INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOWWE1 : X_INV
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427,
      O => MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOWWE1
    );
  MIPS_SC_PROCESSOR_stateread_0_MIPS_SC_PROCESSOR_stateread_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_stateread(0),
      O => MIPS_SC_PROCESSOR_stateread_0_0
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_F7_DP : X_MUX2
    generic map(
      LOC => "SLICE_X6Y16"
    )
    port map (
      IA => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_2000,
      IB => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_2008,
      O => MIPS_SC_PROCESSOR_stateread(0),
      SEL => MIPS_SC_PROCESSOR_global_prediction_data(1)
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR4,
      RADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR5,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_IN,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR4,
      WADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR5,
      WE1 => MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOWWE1,
      WE2 => '1',
      WE => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WE
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR4,
      RADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_IN,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR4,
      WADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR5,
      WE1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427,
      WE2 => '1',
      WE => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WE
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR4,
      RADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR5,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_IN,
      O => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_2000,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR4,
      WADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR5,
      WE1 => MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOWWE1,
      WE2 => '1',
      WE => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WE
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR4,
      RADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR5,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_IN,
      O => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_2008,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR4,
      WADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR5,
      WE1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427,
      WE2 => '1',
      WE => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WE
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_22_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(21),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(20),
      O => MIPS_SC_PROCESSOR_incremented(22)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output23_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"FFDD0088FDFD0808"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_incremented(22),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9541,
      O => N58
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24_pack_6,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"FFFF00CCFFFFF0FC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(110),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_10941
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"4444444444444444"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o5_10940
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o26 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"F0F0F040"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_10941,
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11_9455,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24_pack_6
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"FFDCFFFFFFDCFFDC"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o5_10940,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o6_9449
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o27 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"00EE00EE00CC00CC"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24,
      ADR5 => N446,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(110),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9262
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y3",
      INIT => X"7FFF8000FFFF0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(25),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR5 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(24),
      O => MIPS_SC_PROCESSOR_incremented(26)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output27_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y3",
      INIT => X"FCFF3000FAFF5000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_incremented(26),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_9994,
      O => N50
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30 : X_FF
    generic map(
      LOC => "SLICE_X1Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_rstpot_2072,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10522,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y4",
      INIT => X"5500550055550000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10522,
      ADR3 => MIPS_SC_PROCESSOR_incremented(27),
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_rstpot_2072
    );
  TDT4255_COM_state_FSM_FFd1_In53 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y11",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR4 => command_5_IBUF_0,
      ADR0 => command_16_IBUF_0,
      ADR1 => command_15_IBUF_0,
      ADR5 => command_25_IBUF_0,
      ADR2 => command_24_IBUF_0,
      ADR3 => command_4_IBUF_0,
      O => TDT4255_COM_state_FSM_FFd1_In52_10917
    );
  MIPS_SC_PROCESSOR_COUNTER_data_22_MIPS_SC_PROCESSOR_COUNTER_data_22_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_22_pack_4,
      O => MIPS_SC_PROCESSOR_BranchAdder_22_Q
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output22_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => X"DDCCCFCC88CCC0CC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_incremented_21_0,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9542,
      O => N60
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_21_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => X"E7E71818E7E71818"
    )
    port map (
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9542,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544,
      ADR1 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_21_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_22_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => X"F708EF10"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9541,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9542,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544,
      ADR1 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      O => MIPS_SC_PROCESSOR_BranchAdder_22_pack_4
    );
  MIPS_SC_PROCESSOR_COUNTER_data_22 : X_FF
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_22_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(22),
      O => MIPS_SC_PROCESSOR_COUNTER_data(22),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output23 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => X"F3F3E2E2D1D1C0C0"
    )
    port map (
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_22_Q,
      ADR4 => N58,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(22)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_21 : X_FF
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_21_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(21),
      O => MIPS_SC_PROCESSOR_COUNTER_data(21),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output22 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => X"FF00FF00AFAFA0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR5 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR0 => MIPS_SC_PROCESSOR_BranchAdder_21_Q,
      ADR4 => N60,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(21)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_27 : X_FF
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_27_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(27),
      O => MIPS_SC_PROCESSOR_COUNTER_data(27),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output28 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"FF00FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10522,
      ADR5 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_27_Q,
      ADR1 => N48,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(27)
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"AFAF00AFA0A000A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111
    );
  MIPS_SC_PROCESSOR_COUNTER_data_26 : X_FF
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_26_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(26),
      O => MIPS_SC_PROCESSOR_COUNTER_data(26),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output27 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"CFCFC0CFCFC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_BranchAdder_26_0,
      ADR5 => N50,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(26)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y6"
    )
    port map (
      IA => MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_2140,
      IB => MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output2,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(0),
      SEL => MIPS_SC_PROCESSOR_stateread_0_0
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"00AA00CA00AA00CC"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9971,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(0),
      O => MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_2140
    );
  MIPS_SC_PROCESSOR_COUNTER_data_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_0_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(0),
      O => MIPS_SC_PROCESSOR_COUNTER_data(0),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output210 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"3300232033002222"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9971,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_prediction_address_0_0,
      O => MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output2
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output15 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y7"
    )
    port map (
      IA => N283,
      IB => N284,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(16),
      SEL => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output15_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"DDDD88D8DD8D8888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_incremented_16_0,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_9991,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(103),
      O => N283
    );
  MIPS_SC_PROCESSOR_COUNTER_data_16 : X_FF
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_16_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(16),
      O => MIPS_SC_PROCESSOR_COUNTER_data(16),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output15_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"FF96FF9600960096"
    )
    port map (
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_9991,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(103),
      O => N284
    );
  MIPS_SC_PROCESSOR_COUNTER_data_18 : X_FF
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_18_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(18),
      O => MIPS_SC_PROCESSOR_COUNTER_data(18),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output17 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"EEFF4455EEAA4400"
    )
    port map (
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_BranchAdder_18_Q,
      ADR5 => N66,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(18)
    );
  MIPS_SC_PROCESSOR_IFID_data_117 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_117_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_117_rstpot_2187,
      O => MIPS_SC_PROCESSOR_IFID_data(117),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_117_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"00CC00CC00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => instr_data(29),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_117_rstpot_2187
    );
  MIPS_SC_PROCESSOR_IFID_data_115 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_115_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_115_rstpot_2193,
      O => MIPS_SC_PROCESSOR_IFID_data(115),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_115_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"00000000FF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => instr_data(27),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_115_rstpot_2193
    );
  MIPS_SC_PROCESSOR_IFID_data_116 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_116_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_116_rstpot_2198,
      O => MIPS_SC_PROCESSOR_IFID_data(116),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_116_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"00000000AAFFAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => instr_data(28),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_116_rstpot_2198
    );
  MIPS_SC_PROCESSOR_IFID_data_108 : X_FF
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_108_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_108_rstpot_2207,
      O => MIPS_SC_PROCESSOR_IFID_data(108),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_108_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00F500A000F500A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => instr_data(20),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_108_rstpot_2207
    );
  instr_data_16_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"2322223322222222"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => instr_data(16),
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_16_0_0_0
    );
  MIPS_SC_PROCESSOR_IFID_data_118 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_118_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_118_rstpot_2228,
      O => MIPS_SC_PROCESSOR_IFID_data(118),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_118_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"0F0F0C0C03030000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => instr_data(30),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_118_rstpot_2228
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_33 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_33_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_33_rstpot_2221,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_33_10449,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_33_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"00000000FF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => instr_data2_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_33_10449,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_33_rstpot_2221
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"0AFFFFFF0A0AFFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(110),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o3_10938
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"22F222F2FFFF22F2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(112),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2_10937
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"FCFCFFFCFEFEFFFE"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o6_9449,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2_10937,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o8_10936
    );
  MIPS_SC_PROCESSOR_COUNTER_data_25_MIPS_SC_PROCESSOR_COUNTER_data_25_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_25_pack_2,
      O => MIPS_SC_PROCESSOR_incremented(25)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_25_MIPS_SC_PROCESSOR_COUNTER_data_25_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(21),
      O => MIPS_SC_PROCESSOR_incremented_21_0
    );
  MIPS_SC_PROCESSOR_COUNTER_data_25 : X_FF
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_25_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(25),
      O => MIPS_SC_PROCESSOR_COUNTER_data(25),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output26 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => X"F0AAF0AAF0FFF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR0 => MIPS_SC_PROCESSOR_BranchAdder_25_Q,
      ADR4 => N52,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(25)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output26_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => X"EEFFFCFF44000C00"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_incremented(25),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_9995,
      O => N52
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => X"8000000080000000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(25),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(24),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N12
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_25_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => X"78F0F0F0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(25),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(24),
      O => MIPS_SC_PROCESSOR_incremented_25_pack_2
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_22_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => X"8000000080000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(21),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(20),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N10
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_21_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => X"6AAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(21),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(20),
      O => MIPS_SC_PROCESSOR_incremented(21)
    );
  MIPS_SC_PROCESSOR_incremented_27_MIPS_SC_PROCESSOR_incremented_27_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_28_pack_5,
      O => MIPS_SC_PROCESSOR_incremented(28)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_27_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => X"55FFAA0055FFAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(27),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N12,
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(27)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_28_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => X"66CCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(28),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(27),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N12,
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      O => MIPS_SC_PROCESSOR_incremented_28_pack_5
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output29_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => X"F4F4B0B0F0FCF030"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_incremented(28),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9294,
      O => N46
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output28_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => X"CCCCCCE4E4E4CCE4"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_incremented(27),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9291,
      O => N48
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_18_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y7",
      INIT => X"78F0F0F0F0F0F0F0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(17),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(16),
      O => MIPS_SC_PROCESSOR_incremented(18)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output17_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y7",
      INIT => X"FFFF2070DF8F0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_incremented(18),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10708,
      O => N66
    );
  MIPS_SC_PROCESSOR_IFID_data_109 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_109_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_109_rstpot_2322,
      O => MIPS_SC_PROCESSOR_IFID_data(109),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_109_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"0000CFC00000CFC0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => instr_data(21),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_109_rstpot_2322
    );
  MIPS_SC_PROCESSOR_IFID_data_107 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_107_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_107_rstpot_2326,
      O => MIPS_SC_PROCESSOR_IFID_data(107),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_107_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"0C0C0F0F0C0C0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => instr_data(19),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_107_rstpot_2326
    );
  instr_data_19_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"00000000DCCCCFCC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => instr_data(19),
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_19_0_0_0
    );
  MIPS_SC_PROCESSOR_IFID_data_105 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_105_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_105_rstpot_2340,
      O => MIPS_SC_PROCESSOR_IFID_data(105),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_105_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"00000000AAFFAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => instr_data(17),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_105_rstpot_2340
    );
  MIPS_SC_PROCESSOR_IFID_data_112 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_112_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_112_rstpot_2346,
      O => MIPS_SC_PROCESSOR_IFID_data(112),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_112_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"00000000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => instr_data(24),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_112_rstpot_2346
    );
  MIPS_SC_PROCESSOR_IFID_data_106 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_106_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_106_rstpot_2352,
      O => MIPS_SC_PROCESSOR_IFID_data(106),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_106_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"00AA00AA00FF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => instr_data(18),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_106_rstpot_2352
    );
  MIPS_SC_PROCESSOR_IFID_data_110 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_110_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_110_rstpot_2359,
      O => MIPS_SC_PROCESSOR_IFID_data(110),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_110_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"0000FFF000000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => instr_data(22),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_110_rstpot_2359
    );
  MIPS_SC_PROCESSOR_IFID_data_114 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_114_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_114_rstpot_2370,
      O => MIPS_SC_PROCESSOR_IFID_data(114),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_114_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"0A0A0F0F0A0A0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => instr_data(26),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_114_rstpot_2370
    );
  MIPS_SC_PROCESSOR_IFID_data_104 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_104_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_104_rstpot_2377,
      O => MIPS_SC_PROCESSOR_IFID_data(104),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_104_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"00000000AAFFAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => instr_data(16),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_104_rstpot_2377
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"F0F5FAFFFFAA5500"
    )
    port map (
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113
    );
  MIPS_SC_PROCESSOR_IFID_data_113 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_113_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_113_rstpot_2387,
      O => MIPS_SC_PROCESSOR_IFID_data(113),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_113_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"0F050A000F050A00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => instr_data(25),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_113_rstpot_2387
    );
  MIPS_SC_PROCESSOR_IFID_data_111 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_111_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_111_rstpot_2395,
      O => MIPS_SC_PROCESSOR_IFID_data(111),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_111_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"00000000FF33CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => instr_data(23),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_111_rstpot_2395
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N429_pack_5,
      O => N429
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"44444444FFFFFFF4"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2_10937,
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o3_10938,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1_10934,
      ADR1 => N429,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(109),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_10948
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"FFECECEC33202020"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9303,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR4 => N429,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o8_10936,
      ADR5 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_10948,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9261
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o621 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"7BDE7BDE7BDE7BDE"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR5 => '1',
      O => N457
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o22 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"FFFF7BDE"
    )
    port map (
      ADR4 => N6,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(108),
      O => N429_pack_5
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o22_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"77BBDDEE77BBDDEE"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      O => N6
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"2222FF22F2F2FFF2"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1_10934
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"22F2FFFF22F222F2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11_9455
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"7FDFF7FDBFEFFBFE"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(108),
      O => N446
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"0A0AAA8A0000AA8A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1_10934,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11_9455,
      ADR5 => N446,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9263
    );
  MIPS_SC_PROCESSOR_incremented_23_MIPS_SC_PROCESSOR_incremented_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(24),
      O => MIPS_SC_PROCESSOR_incremented_24_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_23_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y2",
      INIT => X"3C3CF0F03C3CF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(23)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_24_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y2",
      INIT => X"6A6AAAAA"
    )
    port map (
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(24),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      O => MIPS_SC_PROCESSOR_incremented(24)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output24_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y2",
      INIT => X"FFDD2200FFF50A00"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_incremented(23),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9312,
      O => N56
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output25 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y3"
    )
    port map (
      IA => N277,
      IB => N278,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(24),
      SEL => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output25_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"EEEEFECE22223202"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR0 => MIPS_SC_PROCESSOR_incremented_24_0,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => N277
    );
  MIPS_SC_PROCESSOR_COUNTER_data_24 : X_FF
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_24_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(24),
      O => MIPS_SC_PROCESSOR_COUNTER_data(24),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output25_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"F0F0AA55F0F055AA"
    )
    port map (
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => N278
    );
  MIPS_SC_PROCESSOR_COUNTER_data_23 : X_FF
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_23_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(23),
      O => MIPS_SC_PROCESSOR_COUNTER_data(23),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output24 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"CCCCFFF0CCCC00F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR4 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_23_Q,
      ADR2 => N56,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(23)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_23_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"9AAAAAAAAAAAAAA6"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9312,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9541,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9542,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      O => MIPS_SC_PROCESSOR_BranchAdder_23_Q
    );
  MIPS_SC_PROCESSOR_COUNTER_data_29 : X_FF
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_29_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(29),
      O => MIPS_SC_PROCESSOR_COUNTER_data(29),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output30 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"CCF0CCAACCF0CCAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9442,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR0 => N44,
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_29_Q,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(29)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_29_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"F7FF0800FFEF0010"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9445,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9294,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9291,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_9994,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N12,
      O => MIPS_SC_PROCESSOR_BranchAdder_29_Q
    );
  MIPS_SC_PROCESSOR_COUNTER_data_28 : X_FF
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_28_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(28),
      O => MIPS_SC_PROCESSOR_COUNTER_data(28),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output29 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"BBBBBB8888BB8888"
    )
    port map (
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10544,
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N46,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_28_Q,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(28)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_28_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"9CCCCCC69CCCCCC6"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9294,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9291,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_9994,
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N12,
      O => MIPS_SC_PROCESSOR_BranchAdder_28_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98 : X_FF
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_rstpot_2542,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9352,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"008A008020202A2A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_10548,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_rstpot_2542
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97 : X_FF
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_rstpot_2535,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"00208A20002A802A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_10545,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_rstpot_2535
    );
  MIPS_SC_PROCESSOR_COUNTER_data_20_MIPS_SC_PROCESSOR_COUNTER_data_20_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_20_pack_5,
      O => MIPS_SC_PROCESSOR_incremented(20)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y6"
    )
    port map (
      IA => N279,
      IB => N280,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(20),
      SEL => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"AACCAACCAAFCAA0C"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_incremented(20),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(107),
      O => N279
    );
  MIPS_SC_PROCESSOR_COUNTER_data_20 : X_FF
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_20_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(20),
      O => MIPS_SC_PROCESSOR_COUNTER_data(20),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"F0AAF055F055F0AA"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(107),
      O => N280
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_19_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"3FC03FC03FC03FC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(19)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_20_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"6AAA6AAA"
    )
    port map (
      ADR4 => '1',
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(20),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      O => MIPS_SC_PROCESSOR_incremented_20_pack_5
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output18_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"FDFD0808FFDD0088"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_incremented(19),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9352,
      O => N64
    );
  MIPS_SC_PROCESSOR_COUNTER_data_17_MIPS_SC_PROCESSOR_COUNTER_data_17_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(16),
      O => MIPS_SC_PROCESSOR_incremented_16_0
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output16 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y7"
    )
    port map (
      IA => N281,
      IB => N282,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(17),
      SEL => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output16_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"FFAAEFEA55004540"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_incremented_17_0,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_9990,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(104),
      O => N281
    );
  MIPS_SC_PROCESSOR_COUNTER_data_17 : X_FF
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_17_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(17),
      O => MIPS_SC_PROCESSOR_COUNTER_data(17),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output16_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"F0DDF0BBF022F044"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_9990,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_9991,
      ADR0 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(104),
      O => N282
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_15_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"6666CCCC6666CCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(15)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_16_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"7788FF00"
    )
    port map (
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(16),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      O => MIPS_SC_PROCESSOR_incremented(16)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100 : X_FF
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_rstpot_2626,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_9990,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"0C00190026003300"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_10529,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_rstpot_2626
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99 : X_FF
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_rstpot_2618,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10708,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"0415A69500000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_10552,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_rstpot_2618
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"F3C0F3C051405140"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42 : X_FF
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_rstpot_2638,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_10534,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"00CC00CC00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_incremented(15),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_10534,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_rstpot_2638
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41 : X_FF
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_rstpot_2632,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_10532,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"0000AAFF0000AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_incremented_16_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_10532,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_rstpot_2632
    );
  MIPS_SC_PROCESSOR_IFID_data_96 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_96_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_96_rstpot_2652,
      O => MIPS_SC_PROCESSOR_IFID_data(96),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_96_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"0000F0F00000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(8),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(96),
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_96_rstpot_2652
    );
  MIPS_SC_PROCESSOR_IFID_data_98 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_98_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_98_rstpot_2645,
      O => MIPS_SC_PROCESSOR_IFID_data(98),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_98_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"0000FA0A0000FA0A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => instr_data(10),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(98),
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_98_rstpot_2645
    );
  MIPS_SC_PROCESSOR_IFID_data_91 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_91_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_91_rstpot_2677,
      O => MIPS_SC_PROCESSOR_IFID_data(91),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_91_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"00000000CCCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => instr_data(3),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(91),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_91_rstpot_2677
    );
  MIPS_SC_PROCESSOR_IFID_data_90 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_90_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_90_rstpot_2670,
      O => MIPS_SC_PROCESSOR_IFID_data(90),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_90_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"0000CCCC0000FF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => instr_data(2),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(90),
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_90_rstpot_2670
    );
  MIPS_SC_PROCESSOR_IFID_data_89 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_89_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_89_rstpot_2664,
      O => MIPS_SC_PROCESSOR_IFID_data(89),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_89_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"0F0A0F0A05000500"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => instr_data(1),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(89),
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_89_rstpot_2664
    );
  MIPS_SC_PROCESSOR_IFID_data_88 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_88_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_88_rstpot_2658,
      O => MIPS_SC_PROCESSOR_IFID_data(88),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_88_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"00F500F500A000A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => instr_data(0),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(88),
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_88_rstpot_2658
    );
  MIPS_SC_PROCESSOR_IFID_data_97 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_97_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_97_rstpot_2689,
      O => MIPS_SC_PROCESSOR_IFID_data(97),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_97_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"0000FFF0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => instr_data(9),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(97),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_97_rstpot_2689
    );
  MIPS_SC_PROCESSOR_IFID_data_99 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_99_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_99_rstpot_2683,
      O => MIPS_SC_PROCESSOR_IFID_data(99),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_99_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"0000CCFF0000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => instr_data(11),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(99),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_99_rstpot_2683
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_rstpot_2710,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_10622,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"0000FF330000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_global_prediction_data(1),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_10622,
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_rstpot_2710
    );
  MIPS_SC_PROCESSOR_IFID_data_119 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_119_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_119_rstpot_2704,
      O => MIPS_SC_PROCESSOR_IFID_data(119),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_119_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"0C0C0C0C0F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => instr_data(31),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_119_rstpot_2704
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_195 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_195_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_195_rstpot_2698,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_195_10596,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_195_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"0100010041004100"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_18_Q,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_195_rstpot_2698
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_210 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_210_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_210_rstpot_2721,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_210_10574,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_210_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"0101000009090000"
    )
    port map (
      ADR3 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_3_Q,
      ADR0 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_210_rstpot_2721
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_211 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_211_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_211_rstpot_2729,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_211_10576,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_211_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"0002080200020802"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_211_rstpot_2729
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_32 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_32_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_32_rstpot_2737,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_32_10454,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_32_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"00000000CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => instr_data2_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_32_10454,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_32_rstpot_2737
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_31 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_31_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_31_rstpot_2718,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_31_10446,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_31_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"00000000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_31_10446,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_31_rstpot_2718
    );
  N7_N7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14_0
    );
  N7_N7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N269,
      O => N269_0
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y18"
    )
    port map (
      IA => N275,
      IB => N276,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14,
      SEL => MIPS_SC_PROCESSOR_IFID_data(107)
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"2FFFFF2F22222222"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR0 => N7,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(117),
      O => N275
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"1414FF140000FF00"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR3 => N7,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(117),
      O => N276
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"0500000000000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(119),
      O => N7
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output611 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"0000000100000001"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR5 => '1',
      O => N166
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"FFFFFAFA"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR3 => '1',
      O => N269
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o28 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"FFFFFEFEFFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9264,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9262,
      ADR0 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9263,
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9261,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"0000000022002200"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR0 => TDT4255_COM_processor_enable_9255,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o,
      O => N463
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o17_10905,
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16_10904,
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_10903,
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14_0,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o18_10952
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"FFFFCFEFFFFFCAE0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR0 => N457,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o19_10898,
      ADR5 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o20_10899,
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o18_10952,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9264
    );
  MIPS_SC_PROCESSOR_IDEX_data_94 : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_94_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_94_rstpot_2794,
      O => MIPS_SC_PROCESSOR_IDEX_data(94),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_94_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"0000000040304030"
    )
    port map (
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_20_Q,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR1 => MIPS_SC_PROCESSOR_branched1,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_94_rstpot_2794
    );
  MIPS_SC_PROCESSOR_IDEX_data_97 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_97_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_97_rstpot_2810,
      O => MIPS_SC_PROCESSOR_IDEX_data(97),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_97_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"0101000021210000"
    )
    port map (
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_23_Q,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_97_rstpot_2810
    );
  MIPS_SC_PROCESSOR_IDEX_data_96 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_96_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_96_rstpot_2813,
      O => MIPS_SC_PROCESSOR_IDEX_data(96),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_96_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"0101000021210000"
    )
    port map (
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_22_Q,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR0 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_96_rstpot_2813
    );
  MIPS_SC_PROCESSOR_IDEX_data_95 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_95_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_95_rstpot_2804,
      O => MIPS_SC_PROCESSOR_IDEX_data(95),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_95_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"0300000000330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_21_Q,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_95_rstpot_2804
    );
  TDT4255_COM_write_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_31_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_31_IN,
      O => TDT4255_COM_write_data(31),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_30_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_30_IN,
      O => TDT4255_COM_write_data(30),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_29_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_29_IN,
      O => TDT4255_COM_write_data(29),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_28_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_28_IN,
      O => TDT4255_COM_write_data(28),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96 : X_FF
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_rstpot_2849,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9542,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => X"008A202000802A2A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_10954,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_rstpot_2849
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36 : X_FF
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_rstpot_2840,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_10954,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => X"4455440044554400"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_incremented_21_0,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_10954,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_rstpot_2840
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95 : X_FF
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_rstpot_2834,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9541,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => X"000AA00A00228822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_10953,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_rstpot_2834
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35 : X_FF
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_rstpot_2852,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_10953,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => X"0F000F0F0F000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_incremented(22),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_10953,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_rstpot_2852
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29 : X_FF
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_rstpot_2874,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10544,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => X"0F000F000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10544,
      ADR3 => MIPS_SC_PROCESSOR_incremented(28),
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_rstpot_2874
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90 : X_FF
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_rstpot_2881,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9291,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => X"500000F040304030"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10522,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_rstpot_2881
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89 : X_FF
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_rstpot_2869,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9294,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => X"0022882202028282"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10544,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_rstpot_2869
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94 : X_FF
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_rstpot_2893,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9312,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"2200250052005500"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_10705,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR1 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_rstpot_2893
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"F5F5A0A0FD31EC20"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9550,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(7),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_incremented(7),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N16
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38 : X_FF
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_rstpot_2909,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_10548,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"0F0F000F0F000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_incremented(19),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_10548,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_rstpot_2909
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37 : X_FF
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_rstpot_2889,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_10545,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"0C0F0C0F0C000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_incremented(20),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_10545,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_rstpot_2889
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40 : X_FF
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_rstpot_2932,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_10529,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented_17_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_10529,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_rstpot_2932
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"F0FFD8DDF000D888"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9328,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_8_0,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_incremented_8_0,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      O => N14
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_19_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"F7FFFFEF08000010"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9352,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10708,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_9990,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_9991,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      O => MIPS_SC_PROCESSOR_BranchAdder_19_Q
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(8),
      O => MIPS_SC_PROCESSOR_incremented_8_0
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39 : X_FF
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_rstpot_2936,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_10552,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => X"00000000FFAA5500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_incremented(18),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_10552,
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_rstpot_2936
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_7_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => X"5A5AF0F05A5AF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR0 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(7)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_8_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => X"5FA0FF00"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(8),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR0 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      O => MIPS_SC_PROCESSOR_incremented(8)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_18_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => X"F0E178F0F0E178F0"
    )
    port map (
      ADR5 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10708,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_9990,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_9991,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      O => MIPS_SC_PROCESSOR_BranchAdder_18_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104 : X_FF
    generic map(
      LOC => "SLICE_X5Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_rstpot_2966,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9636,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y9",
      INIT => X"04048484000CC00C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_10542,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_rstpot_2966
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102 : X_FF
    generic map(
      LOC => "SLICE_X5Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_rstpot_2971,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9474,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y9",
      INIT => X"4404400000C00CCC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_10534,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_rstpot_2971
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101 : X_FF
    generic map(
      LOC => "SLICE_X5Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_rstpot_2958,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_9991,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y9",
      INIT => X"0040044488488444"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_10532,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_rstpot_2958
    );
  instr_data_17_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"3302330033113300"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => instr_data(17),
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_17_0_0_0
    );
  MIPS_SC_PROCESSOR_IFID_data_103 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_103_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_103_rstpot_2993,
      O => MIPS_SC_PROCESSOR_IFID_data(103),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_103_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"00AA00FF00AA0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => instr_data(15),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(103),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_103_rstpot_2993
    );
  MIPS_SC_PROCESSOR_IFID_data_102 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_102_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_102_rstpot_2995,
      O => MIPS_SC_PROCESSOR_IFID_data(102),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_102_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"0000FF000000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => instr_data(14),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(102),
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_102_rstpot_2995
    );
  MIPS_SC_PROCESSOR_IFID_data_101 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_101_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_101_rstpot_3003,
      O => MIPS_SC_PROCESSOR_IFID_data(101),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_101_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"0000CCF00000CCF0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => instr_data(13),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(101),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_101_rstpot_3003
    );
  instr_data_20_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"5555040055551100"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => instr_data(20),
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_20_0_0_0
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_rstpot_3018,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"400C400C40400C0C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_10622,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_rstpot_3018
    );
  instr_data_18_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"00FF000200FF0082"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => instr_data(18),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_18_0_0_0
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"C0C0C040C0C0C000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o,
      ADR1 => TDT4255_COM_processor_enable_9255,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR4 => N269_0,
      O => MIPS_SC_PROCESSOR_chosen_OP_4_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_rstpot_3037,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"05000300A500C300"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_rstpot_3037
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"F0005000F0000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o,
      ADR4 => MIPS_SC_PROCESSOR_Ops(8),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR5 => N7,
      O => MIPS_SC_PROCESSOR_chosen_OP_2_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_rstpot_3048,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_9379,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"0A19551900000000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_chosen_OP_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_rstpot_3048
    );
  MIPS_SC_PROCESSOR_CONTROL_UNIT_Mmux_ALUOp1121 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"0008000000000001"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(117),
      O => MIPS_SC_PROCESSOR_Ops(8)
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16_MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_control_enable,
      O => MIPS_SC_PROCESSOR_control_enable_0
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"0F5FFFFFAF0FFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_9379,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16_10904
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_Mmux_IFIDwrite11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"FFFFFEFFFFFFFEFF"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9261,
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9262,
      ADR0 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9263,
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9264,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_IFIDwrite
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_Mmux_PCWrite11 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"FF00FE00"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9261,
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9262,
      ADR0 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9263,
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9264,
      O => MIPS_SC_PROCESSOR_control_enable
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"00007FF70000BFFB"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o19_10898
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"BE00FF00FF00BE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o20_10899
    );
  instr_data_24_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"0000AAEA0000AEAE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => instr_data(24),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_24_0_0_0
    );
  instr_data_22_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"00FF00FF00080044"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => instr_data(22),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_22_0_0_0
    );
  MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(109),
      O => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o
    );
  instr_data_21_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => X"0000AAAE0000EAAE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => instr_data(21),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_21_0_0_0
    );
  instr_data_23_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => X"00CE00CC00CC00EE"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => instr_data(23),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_23_0_0_0
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33 : X_FF
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_rstpot_3132,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_10957,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"00000000CCCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_10957,
      ADR1 => MIPS_SC_PROCESSOR_incremented_24_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_rstpot_3132
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32 : X_FF
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_rstpot_3142,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_10958,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_10958,
      ADR2 => MIPS_SC_PROCESSOR_incremented(25),
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_rstpot_3142
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92 : X_FF
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_rstpot_3137,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_9995,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"0002008AA802208A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_10958,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_rstpot_3137
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93 : X_FF
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_rstpot_3153,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"0004440488844484"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_10957,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_rstpot_3153
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31 : X_FF
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_rstpot_3159,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_10959,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"00000000AAAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_10959,
      ADR0 => MIPS_SC_PROCESSOR_incremented(26),
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_rstpot_3159
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91 : X_FF
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_rstpot_3167,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_9994,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"0000440C88C0440C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_10959,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_rstpot_3167
    );
  MIPS_SC_PROCESSOR_COUNTER_data_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_1_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(1),
      O => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output20 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"FF5AFFCC005A00CC"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(88),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9641,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => N30,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(1)
    );
  MIPS_SC_PROCESSOR_incremented_11_MIPS_SC_PROCESSOR_incremented_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_12_pack_4,
      O => MIPS_SC_PROCESSOR_incremented(12)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_11_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"6666AAAA6666AAAA"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR1 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(11)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_12_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"7878F0F0"
    )
    port map (
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(12),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR1 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      O => MIPS_SC_PROCESSOR_incremented_12_pack_4
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"DDFDDD0D88F88808"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9365,
      ADR1 => MIPS_SC_PROCESSOR_prediction_address(12),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_incremented(12),
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      O => N8
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"CCF0AAF0CCCCAAAA"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9360,
      ADR1 => MIPS_SC_PROCESSOR_prediction_address(11),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_incremented(11),
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      O => N10
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_20_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"EAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9352,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10708,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_9990,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_9991,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N9
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_16_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"FFFCF0C0FCF0C000"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9474,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9385,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9307,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9475,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N6,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N7
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"FFF0FCC0FCC0F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9636,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9383,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9365,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9304,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N5,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N6
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_12_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"FFFFFAA0FAA00000"
    )
    port map (
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9360,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9482,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9484,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9483,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N4,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N5
    );
  MIPS_SC_PROCESSOR_COUNTER_data_8 : X_FF
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_8_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(8),
      O => MIPS_SC_PROCESSOR_COUNTER_data(8),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"F5F5E4E4B1B1A0A0"
    )
    port map (
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(95),
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_8_Q,
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N14,
      ADR1 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(8)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_7_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(7),
      O => MIPS_SC_PROCESSOR_COUNTER_data(7),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"BBBBBB888888BB88"
    )
    port map (
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(94),
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_7_0,
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => N16,
      ADR4 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(7)
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44 : X_FF
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_rstpot_3254,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_10542,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000F3F30000C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented_13_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_10542,
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_rstpot_3254
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88 : X_FF
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_rstpot_3257,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9445,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0C000844048800CC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9442,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_rstpot_3257
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103 : X_FF
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_rstpot_3262,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9475,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"110099000300C300"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_10539,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_rstpot_3262
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25 : X_FF
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_rstpot_3272,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_10531,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"00DD00DD00880088"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_10531,
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_rstpot_3272
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_rstpot_3298,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_10703,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"0004888444044484"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_rstpot_3298
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_rstpot_3280,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_10701,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"0A0C553300000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_rstpot_3280
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_rstpot_3287,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_10699,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"00C0109030301090"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_rstpot_3287
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_rstpot_3309,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_10697,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"109A159500000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_rstpot_3309
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_rstpot_3320,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9307,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"109A159500000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(101),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_rstpot_3320
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_rstpot_3312,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_10696,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"000AA00A00228822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_rstpot_3312
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_rstpot_3327,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9385,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"200A200A20200A0A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(102),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR1 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_rstpot_3327
    );
  INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOWWE1 : X_INV
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427,
      O => MIPS_SC_PROCESSOR_global_prediction_data_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOWWE1
    );
  INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOWWE1 : X_INV
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427,
      O => MIPS_SC_PROCESSOR_global_prediction_data_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOWWE1
    );
  MIPS_SC_PROCESSOR_global_prediction_data_1_MIPS_SC_PROCESSOR_global_prediction_data_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_stateread(1),
      O => MIPS_SC_PROCESSOR_stateread_1_0
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_F7_DP : X_MUX2
    generic map(
      LOC => "SLICE_X6Y15"
    )
    port map (
      IA => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_3339,
      IB => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_3367,
      O => MIPS_SC_PROCESSOR_stateread(1),
      SEL => MIPS_SC_PROCESSOR_global_prediction_data(1)
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR4,
      RADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR5,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_IN,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR4,
      WADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR5,
      WE1 => MIPS_SC_PROCESSOR_global_prediction_data_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOWWE1,
      WE2 => '1',
      WE => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WE
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR4,
      RADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR5,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_IN,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR4,
      WADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR5,
      WE1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427,
      WE2 => '1',
      WE => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WE
    );
  MIPS_SC_PROCESSOR_global_prediction_data_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_buffer_write,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_global_prediction_data_1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_global_prediction_data_1_IN,
      O => MIPS_SC_PROCESSOR_global_prediction_data(1),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR4,
      RADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR5,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_IN,
      O => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_3339,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR4,
      WADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR5,
      WE1 => MIPS_SC_PROCESSOR_global_prediction_data_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOWWE1,
      WE2 => '1',
      WE => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WE
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR4,
      RADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR5,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_IN,
      O => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_3367,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR4,
      WADR5 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR5,
      WE1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10427,
      WE2 => '1',
      WE => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WE
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_189 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_189_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_189_rstpot_3374,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_189_10599,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_189_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"000000000C0000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_24_Q,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_189_rstpot_3374
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_188 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_188_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_188_rstpot_3390,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_188_10597,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_188_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"0000430000004300"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_25_Q,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_188_rstpot_3390
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_187 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_187_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_187_rstpot_3383,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_187_10595,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_187_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"0000000C0C00000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_26_Q,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_187_rstpot_3383
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_186 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_186_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_186_rstpot_3376,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_186_10593,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_186_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"0008000800440044"
    )
    port map (
      ADR4 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_27_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_186_rstpot_3376
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_193 : X_FF
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_193_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_193_rstpot_3397,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_193_10591,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_193_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"00000A00000000AA"
    )
    port map (
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_20_Q,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_193_rstpot_3397
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_191 : X_FF
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_191_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_191_rstpot_3408,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_191_10587,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_191_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"0500005500000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_22_Q,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_191_rstpot_3408
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79 : X_FF
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_rstpot_3413,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_10707,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"1105000099A50000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_rstpot_3413
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78 : X_FF
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_rstpot_3418,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_10706,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"0200000082000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => N7,
      ADR4 => MIPS_SC_PROCESSOR_control_enable_0,
      ADR1 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_rstpot_3418
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"00000000DDEE0CC0"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(108),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_10903
    );
  MIPS_SC_PROCESSOR_IDEX_data_77 : X_FF
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_77_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_77_rstpot_3437,
      O => MIPS_SC_PROCESSOR_IDEX_data(77),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_77_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => X"0000002222000022"
    )
    port map (
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_3_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_77_rstpot_3437
    );
  MIPS_SC_PROCESSOR_IDEX_data_76 : X_FF
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_76_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_76_rstpot_3443,
      O => MIPS_SC_PROCESSOR_IDEX_data(76),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_76_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => X"0000003030000030"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_76_rstpot_3443
    );
  MIPS_SC_PROCESSOR_IDEX_data_75 : X_FF
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_75_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_75_rstpot_3453,
      O => MIPS_SC_PROCESSOR_IDEX_data(75),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_75_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => X"1100003300000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_75_rstpot_3453
    );
  MIPS_SC_PROCESSOR_IDEX_data_74 : X_FF
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_74_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_74_rstpot_3461,
      O => MIPS_SC_PROCESSOR_IDEX_data(74),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_74_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => X"0011000044110000"
    )
    port map (
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_74_rstpot_3461
    );
  MIPS_SC_PROCESSOR_IDEX_data_92 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_92_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_92_rstpot_3466,
      O => MIPS_SC_PROCESSOR_IDEX_data(92),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_92_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"0000002222000022"
    )
    port map (
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_18_Q,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_92_rstpot_3466
    );
  MIPS_SC_PROCESSOR_IDEX_data_81 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_81_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_81_rstpot_3472,
      O => MIPS_SC_PROCESSOR_IDEX_data(81),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_81_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"0000000000448844"
    )
    port map (
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_7_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_81_rstpot_3472
    );
  MIPS_SC_PROCESSOR_IDEX_data_99 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_99_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_99_rstpot_3480,
      O => MIPS_SC_PROCESSOR_IDEX_data(99),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_99_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"0500005500000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_25_Q,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_99_rstpot_3480
    );
  MIPS_SC_PROCESSOR_IDEX_data_98 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_98_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_98_rstpot_3488,
      O => MIPS_SC_PROCESSOR_IDEX_data(98),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_98_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"0020002010101010"
    )
    port map (
      ADR4 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_24_Q,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_98_rstpot_3488
    );
  MIPS_SC_PROCESSOR_IDEX_data_100 : X_FF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_100_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_100_rstpot_3507,
      O => MIPS_SC_PROCESSOR_IDEX_data(100),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_100_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"0000002200008822"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_26_Q,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_100_rstpot_3507
    );
  MIPS_SC_PROCESSOR_IDEX_data_80 : X_FF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_80_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_80_rstpot_3509,
      O => MIPS_SC_PROCESSOR_IDEX_data(80),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_80_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"0005000050050000"
    )
    port map (
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_6_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_80_rstpot_3509
    );
  MIPS_SC_PROCESSOR_IDEX_data_79 : X_FF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_79_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_79_rstpot_3515,
      O => MIPS_SC_PROCESSOR_IDEX_data(79),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_79_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"000000000C003300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_5_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_79_rstpot_3515
    );
  MIPS_SC_PROCESSOR_IDEX_data_91 : X_FF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_91_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_91_rstpot_3494,
      O => MIPS_SC_PROCESSOR_IDEX_data(91),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_91_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"0400110004001100"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_17_Q,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_91_rstpot_3494
    );
  MIPS_SC_PROCESSOR_IDEX_data_93 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_93_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_93_rstpot_3550,
      O => MIPS_SC_PROCESSOR_IDEX_data(93),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_93_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"000000500000A050"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_19_Q,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_93_rstpot_3550
    );
  MIPS_SC_PROCESSOR_IDEX_data_101 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_101_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_101_rstpot_3528,
      O => MIPS_SC_PROCESSOR_IDEX_data(101),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_101_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"000005000000A500"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_27_Q,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_101_rstpot_3528
    );
  MIPS_SC_PROCESSOR_IDEX_data_78 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_78_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_78_rstpot_3530,
      O => MIPS_SC_PROCESSOR_IDEX_data(78),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_78_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"0400040011001100"
    )
    port map (
      ADR4 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_4_Q,
      ADR1 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_78_rstpot_3530
    );
  MIPS_SC_PROCESSOR_IDEX_data_90 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_90_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_90_rstpot_3529,
      O => MIPS_SC_PROCESSOR_IDEX_data(90),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_90_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"0400040011001100"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_16_Q,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_90_rstpot_3529
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_25_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => X"F0C33CF0F0C33CF0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_9995,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      O => MIPS_SC_PROCESSOR_BranchAdder_25_Q
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N271_pack_2,
      O => N271
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_27_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => X"AA6AAAAAAAAAA9AA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9291,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_9994,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_9995,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      O => MIPS_SC_PROCESSOR_BranchAdder_27_Q
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_29_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => X"7F80FF007F80FF00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(29),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(27),
      ADR0 => MIPS_SC_PROCESSOR_Addressincrementer_N12,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(28),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(29)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output30_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => X"807F00FF"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(29),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(27),
      ADR0 => MIPS_SC_PROCESSOR_Addressincrementer_N12,
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(28),
      O => N271_pack_2
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output30_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => X"50003000FAFFFCFF"
    )
    port map (
      ADR5 => N271,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9445,
      O => N44
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28 : X_FF
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_rstpot_3580,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9442,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => X"0C0F0C0F0C000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9442,
      ADR1 => MIPS_SC_PROCESSOR_incremented(29),
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_rstpot_3580
    );
  MIPS_SC_PROCESSOR_COUNTER_data_19 : X_FF
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_19_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(19),
      O => MIPS_SC_PROCESSOR_COUNTER_data(19),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output18 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"BBBBBB888888BB88"
    )
    port map (
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_19_Q,
      ADR3 => N64,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(19)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_11 : X_FF
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_11_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(11),
      O => MIPS_SC_PROCESSOR_COUNTER_data(11),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"EE22EE22FF33CC00"
    )
    port map (
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(98),
      ADR0 => MIPS_SC_PROCESSOR_BranchAdder_11_0,
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N10,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(11)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(17),
      O => MIPS_SC_PROCESSOR_incremented_17_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(13),
      O => MIPS_SC_PROCESSOR_incremented_13_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(9),
      O => MIPS_SC_PROCESSOR_incremented_9_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(5),
      O => MIPS_SC_PROCESSOR_incremented_5_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_18_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"8000000080000000"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(17),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(16),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N8
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_17_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"7F80FF00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(17),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(16),
      O => MIPS_SC_PROCESSOR_incremented(17)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"8000000080000000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(13),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(12),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N6
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_13_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"6CCCCCCC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(13),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(12),
      O => MIPS_SC_PROCESSOR_incremented(13)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"8000000080000000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(9),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(8),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N4
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_9_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"78F0F0F0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(9),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR4 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(8),
      O => MIPS_SC_PROCESSOR_incremented(9)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"8000000080000000"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N2
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_5_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"7F80FF00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => MIPS_SC_PROCESSOR_incremented(5)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_13 : X_FF
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_13_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(13),
      O => MIPS_SC_PROCESSOR_COUNTER_data(13),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output10 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"F3F3C0F3F3C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(100),
      ADR4 => MIPS_SC_PROCESSOR_BranchAdder_13_0,
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR5 => N38,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(13)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_12 : X_FF
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_12_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(12),
      O => MIPS_SC_PROCESSOR_COUNTER_data(12),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output8 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"FFDDFF8800DD0088"
    )
    port map (
      ADR2 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(99),
      ADR1 => MIPS_SC_PROCESSOR_BranchAdder_12_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N8,
      ADR0 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(12)
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"A0000000A0000000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR0 => N166,
      O => MIPS_SC_PROCESSOR_chosen_OP_0_Q
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(9),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR5 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(8),
      O => MIPS_SC_PROCESSOR_incremented(10)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => X"FFAEF3A20CAE00A2"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9636,
      ADR5 => MIPS_SC_PROCESSOR_prediction_address(13),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_incremented_13_0,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      O => N38
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43 : X_FF
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_rstpot_3673,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_10539,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => X"00CC00F000CC00F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_incremented(14),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_10539,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_rstpot_3673
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24 : X_FF
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_rstpot_3685,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => X"00C0109020603030"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_10693,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_rstpot_3685
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23 : X_FF
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_rstpot_3696,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => X"0C00084400CC0844"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_10520,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_rstpot_3696
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22 : X_FF
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_rstpot_3688,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => X"4400430033004300"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_10510,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_rstpot_3688
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21 : X_FF
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_rstpot_3703,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => X"00000A22A0880A22"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_10531,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_rstpot_3703
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(13),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(12),
      O => MIPS_SC_PROCESSOR_incremented(14)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output12_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => X"DDDD8888FD0DF808"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9475,
      ADR1 => MIPS_SC_PROCESSOR_prediction_address_14_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_incremented(14),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N36
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_buffer_write1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"FFFFFFFFFFFFF3F3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_10699,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_10701,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_10697,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_10703,
      O => N267
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_buffer_write1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"FFFFFCFDF0F5FCFD"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_10696,
      ADR3 => N267,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      O => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_IFID_data_95 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_95_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_95_rstpot_3759,
      O => MIPS_SC_PROCESSOR_IFID_data(95),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_95_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"0000FFAA00005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => instr_data(7),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(95),
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_95_rstpot_3759
    );
  MIPS_SC_PROCESSOR_IFID_data_94 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_94_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_94_rstpot_3752,
      O => MIPS_SC_PROCESSOR_IFID_data(94),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_94_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"0000FC300000FC30"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => instr_data(6),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(94),
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_94_rstpot_3752
    );
  MIPS_SC_PROCESSOR_IFID_data_93 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_93_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_93_rstpot_3746,
      O => MIPS_SC_PROCESSOR_IFID_data(93),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_93_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"00CC00CC00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => instr_data(5),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(93),
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_93_rstpot_3746
    );
  MIPS_SC_PROCESSOR_IFID_data_92 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_92_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_92_rstpot_3740,
      O => MIPS_SC_PROCESSOR_IFID_data(92),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_92_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"00BB00BB00880088"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => instr_data(4),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(92),
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_92_rstpot_3740
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_rstpot_3766,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_10692,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"0000AFAF0000A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_stateread_1_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_10692,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_rstpot_3766
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"F5F5F5AAAAF5AAAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_rstpot_3777,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"500F000044330000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(103),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_rstpot_3777
    );
  MIPS_SC_PROCESSOR_IFID_data_100 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_100_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_100_rstpot_3782,
      O => MIPS_SC_PROCESSOR_IFID_data(100),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_100_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"3303330330003000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => instr_data(12),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(100),
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR1 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_100_rstpot_3782
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_rstpot_3802,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"110099000300C300"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_10963,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_rstpot_3802
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_196 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_196_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_196_rstpot_3806,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_196_10598,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_196_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"0000000A0000A00A"
    )
    port map (
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_17_Q,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_196_rstpot_3806
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_rstpot_3813,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_10963,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"00FF00AA00550000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_global_prediction_data(0),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_10963,
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_rstpot_3813
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_194 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_194_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_194_rstpot_3790,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_194_10594,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_194_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"0500000000550000"
    )
    port map (
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_19_Q,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_194_rstpot_3790
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_213_MIPS_SC_PROCESSOR_IDEX_data_sliced_213_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback(1),
      O => MIPS_SC_PROCESSOR_state_writeback_1_0
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_State11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"EE22FC30EE22FC30"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_9626,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_state_writeback(0)
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_State21 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"AA55F00F"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      O => MIPS_SC_PROCESSOR_state_writeback(1)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_213 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_213_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_213_rstpot_3819,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_213_10580,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_213_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"0202000000002222"
    )
    port map (
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_0_Q,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_213_rstpot_3819
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_212 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_212_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_212_rstpot_3831,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_212_10578,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_212_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"0000000C0C00000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_212_rstpot_3831
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"FFFFFFFFFFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9305,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_10707,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_10706,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o17_10905
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73 : X_FF
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_rstpot_3840,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9305,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"0400004400000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => N166,
      ADR1 => MIPS_SC_PROCESSOR_control_enable_0,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_rstpot_3840
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"8200020082000200"
    )
    port map (
      ADR5 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR3 => N463,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(114),
      O => MIPS_SC_PROCESSOR_chosen_OP_7_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72 : X_FF
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rstpot_3858,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"1105000099A50000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_chosen_OP_7_Q,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rstpot_3858
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output32_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"CEFFC4F5CE0AC400"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9640,
      ADR1 => MIPS_SC_PROCESSOR_prediction_address_2_0,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_incremented(2),
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      O => N28
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_2_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => MIPS_SC_PROCESSOR_incremented(2)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output40_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"CCAAF0F0CCAACCAA"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9372,
      ADR1 => MIPS_SC_PROCESSOR_prediction_address(5),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_incremented_5_0,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      O => N20
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_N12_MIPS_SC_PROCESSOR_ADDRESSADDER_N12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_26_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_26_0
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"EAEAA8A8EAEAA8A8"
    )
    port map (
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_9995,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N12
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"BF40FD02"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_9994,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_9995,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      O => MIPS_SC_PROCESSOR_BranchAdder_26_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_24_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"FF80FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9312,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9541,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9542,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9544,
      ADR1 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N111
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"F0FFF000B8BBB888"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9483,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_10_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_incremented(10),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N22
    );
  MIPS_SC_PROCESSOR_COUNTER_data_10 : X_FF
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_10_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(10),
      O => MIPS_SC_PROCESSOR_COUNTER_data(10),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"D8D8DD88D8D8DD88"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(97),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_10_Q,
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => N22,
      ADR4 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(10)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_9 : X_FF
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_9_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(9),
      O => MIPS_SC_PROCESSOR_COUNTER_data(9),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output48 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"FCFFFCCC30333000"
    )
    port map (
      ADR0 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(96),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_9_0,
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N12,
      ADR3 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(9)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_28_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"ECCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9291,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_9994,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_9995,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_9996,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N13
    );
  TDT4255_COM_state_FSM_FFd1_In55 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => command_7_IBUF_0,
      ADR0 => command_18_IBUF_0,
      ADR1 => command_17_IBUF_0,
      ADR3 => command_27_IBUF_0,
      ADR5 => command_26_IBUF_0,
      ADR4 => command_6_IBUF_0,
      O => TDT4255_COM_state_FSM_FFd1_In54_10919
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_9 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_9_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_9_rstpot_3950,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_9_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"0000BBBB00008888"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => instr_data2_24_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_9_rstpot_3950
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_rstpot_3943,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_10510,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"00000000FF00AAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_10510,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_rstpot_3943
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_205 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_205_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_205_rstpot_3954,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_205_10579,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_205_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"000000000C003300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_8_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_205_rstpot_3954
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_204 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_204_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_204_rstpot_3960,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_204_10577,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_204_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"00000A0000005500"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_9_Q,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_204_rstpot_3960
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_203 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_203_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_203_rstpot_3970,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_203_10575,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_203_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"0011000000990000"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_10_Q,
      ADR0 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_203_rstpot_3970
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_202 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_202_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_202_rstpot_3978,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_202_10573,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_202_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"0000002200880022"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_11_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_202_rstpot_3978
    );
  TDT4255_COM_state_FSM_FFd1_In1_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y22"
    )
    port map (
      IA => TDT4255_COM_state_FSM_FFd1_In11_3983,
      IB => TDT4255_COM_state_FSM_FFd1_In1,
      O => TDT4255_COM_state_FSM_FFd1_In,
      SEL => TDT4255_COM_state_FSM_FFd3_9424
    );
  TDT4255_COM_state_FSM_FFd1_In12 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"FFFF0000FFFF000A"
    )
    port map (
      ADR1 => '1',
      ADR5 => command_31_IBUF_0,
      ADR2 => command_30_IBUF_0,
      ADR0 => command_29_IBUF_0,
      ADR3 => TDT4255_COM_state_FSM_FFd1_In_bdd6,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9423,
      O => TDT4255_COM_state_FSM_FFd1_In11_3983
    );
  TDT4255_COM_state_FSM_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_state_FSM_FFd1_CLK,
      I => TDT4255_COM_state_FSM_FFd1_In,
      O => TDT4255_COM_state_FSM_FFd1_9425,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_state_FSM_FFd1_In11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      ADR1 => command_29_IBUF_0,
      ADR2 => TDT4255_COM_state_FSM_FFd1_In_bdd6,
      ADR5 => command_31_IBUF_0,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR0 => command_30_IBUF_0,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9423,
      O => TDT4255_COM_state_FSM_FFd1_In1
    );
  TDT4255_COM_state_FSM_FFd3_TDT4255_COM_state_FSM_FFd3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N259,
      O => N259_0
    );
  TDT4255_COM_state_FSM_FFd3_In1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => command_29_IBUF_0,
      ADR4 => TDT4255_COM_state_FSM_FFd1_In_bdd6,
      ADR5 => '1',
      O => N80
    );
  TDT4255_COM_state_FSM_FFd2_rstpot_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"FF55FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => command_30_IBUF_0,
      ADR3 => command_29_IBUF_0,
      ADR4 => '1',
      O => N259
    );
  TDT4255_COM_state_FSM_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_state_FSM_FFd3_CLK,
      I => TDT4255_COM_state_FSM_FFd3_In,
      O => TDT4255_COM_state_FSM_FFd3_9424,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_state_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"FFFFF0F1FFFFF0B2"
    )
    port map (
      ADR5 => command_30_IBUF_0,
      ADR0 => command_31_IBUF_0,
      ADR3 => N80,
      ADR2 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR1 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9423,
      O => TDT4255_COM_state_FSM_FFd3_In
    );
  TDT4255_COM_write_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_15_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_15_IN,
      O => TDT4255_COM_write_data(15),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_14_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_14_IN,
      O => TDT4255_COM_write_data(14),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_13_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_13_IN,
      O => TDT4255_COM_write_data(13),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_12_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_12_IN,
      O => TDT4255_COM_write_data(12),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_COUNTER_data_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_2_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(2),
      O => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output32 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"CCAACCAACCFFCC00"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(89),
      ADR0 => MIPS_SC_PROCESSOR_BranchAdder_2_0,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N28,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(2)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output20_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"CEC40A00FFF53B31"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9641,
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR4 => MIPS_SC_PROCESSOR_prediction_address(1),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      O => N30
    );
  MIPS_SC_PROCESSOR_COUNTER_data_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_4_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(4),
      O => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output38 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => X"CCFFCCF0CC0FCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(91),
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N24,
      ADR2 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(4)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_15_MIPS_SC_PROCESSOR_COUNTER_data_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_15_pack_3,
      O => MIPS_SC_PROCESSOR_BranchAdder_15_Q
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output14_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"DFDDD0DD8F888088"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9474,
      ADR1 => MIPS_SC_PROCESSOR_prediction_address_15_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_incremented(15),
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      O => N34
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9475,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9307,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N6,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_14_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_15_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"99969666"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9474,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9385,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9475,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9307,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N6,
      O => MIPS_SC_PROCESSOR_BranchAdder_15_pack_3
    );
  MIPS_SC_PROCESSOR_COUNTER_data_15 : X_FF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_15_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(15),
      O => MIPS_SC_PROCESSOR_COUNTER_data(15),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output14 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"AAAAFF00AAAACCCC"
    )
    port map (
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(102),
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_15_Q,
      ADR4 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => N34,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(15)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_14 : X_FF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_14_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(14),
      O => MIPS_SC_PROCESSOR_COUNTER_data(14),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output12 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"AAAAFFCCAAAA00CC"
    )
    port map (
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(101),
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_14_Q,
      ADR4 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => N36,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(14)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_6_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(6),
      O => MIPS_SC_PROCESSOR_COUNTER_data(6),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"FCFF3033FCCC3000"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(93),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_6_Q,
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR5 => N18,
      ADR3 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(6)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_5_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(5),
      O => MIPS_SC_PROCESSOR_COUNTER_data(5),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output40 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"AACCAAF0AACCAAF0"
    )
    port map (
      ADR5 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(92),
      ADR1 => MIPS_SC_PROCESSOR_BranchAdder_5_0,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR2 => N20,
      ADR4 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(5)
    );
  TDT4255_COM_state_FSM_FFd1_In52 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR4 => command_3_IBUF_0,
      ADR2 => command_14_IBUF_0,
      ADR1 => command_13_IBUF_0,
      ADR3 => command_23_IBUF_0,
      ADR0 => command_22_IBUF_0,
      ADR5 => command_2_IBUF_0,
      O => TDT4255_COM_state_FSM_FFd1_In51_10915
    );
  MIPS_SC_PROCESSOR_COUNTER_data_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_3_CLK,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(3),
      O => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output36 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"DDDDDD888888DD88"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(90),
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_3_Q,
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => N26,
      ADR4 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(3)
    );
  instr_data2_16_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"00000000AAEAAEAE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => instr_data2_16_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_16_0_0_0
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_rstpot_4127,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_10520,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"0C0F0C0F0C000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_10520,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_rstpot_4127
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_17 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_17_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_17_rstpot_4130,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_17_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"0F000F000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => instr_data2_16_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_17_rstpot_4130
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_rstpot_4159,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_10557,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"0000FF550000AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_incremented_9_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_10557,
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_rstpot_4159
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_rstpot_4152,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_10554,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"00FF00AA000000AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_incremented(10),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_10554,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_rstpot_4152
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_rstpot_4146,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_10549,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"00F300C000F300C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(11),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_10549,
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_rstpot_4146
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_rstpot_4140,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_10546,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"0000CCFF0000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_incremented(12),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_10546,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_rstpot_4140
    );
  MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O,
      O => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O_0
    );
  MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(10),
      O => MIPS_SC_PROCESSOR_prediction_address_10_0
    );
  MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(8),
      O => MIPS_SC_PROCESSOR_prediction_address_8_0
    );
  MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(6),
      O => MIPS_SC_PROCESSOR_prediction_address_6_0
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_CLK,
      I => '0',
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_CLK,
      I => '0',
      O => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(11),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(10),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(9),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(8),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(7),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(6),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O,
      O => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O_0
    );
  MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(4),
      O => MIPS_SC_PROCESSOR_prediction_address_4_0
    );
  MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(2),
      O => MIPS_SC_PROCESSOR_prediction_address_2_0
    );
  MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(0),
      O => MIPS_SC_PROCESSOR_prediction_address_0_0
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_CLK,
      I => '0',
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_CLK,
      I => '0',
      O => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(5),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(4),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(3),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(2),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(1),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(0),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_prediction_address_12_MIPS_SC_PROCESSOR_prediction_address_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(15),
      O => MIPS_SC_PROCESSOR_prediction_address_15_0
    );
  MIPS_SC_PROCESSOR_prediction_address_12_MIPS_SC_PROCESSOR_prediction_address_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(14),
      O => MIPS_SC_PROCESSOR_prediction_address_14_0
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_IN,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_IN,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_IN,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_IN,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(12),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(15),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(13),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR0,
      RADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR1,
      RADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR2,
      RADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR3,
      RADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR4,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_IN,
      O => MIPS_SC_PROCESSOR_prediction_address(14),
      WADR0 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR0,
      WADR1 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR1,
      WADR2 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR2,
      WADR3 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR3,
      WADR4 => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR4,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_chosen_OP_5_pack_13,
      O => MIPS_SC_PROCESSOR_chosen_OP_5_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_rstpot_4310,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_9988,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"0C0800080044CC44"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_10623,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_rstpot_4310
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output91 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"0000400000004000"
    )
    port map (
      ADR1 => N463,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_chosen_OP_9_Q
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output51 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"00000400"
    )
    port map (
      ADR1 => N463,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(116),
      O => MIPS_SC_PROCESSOR_chosen_OP_5_pack_13
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_rstpot_4294,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"01000D00E1002D00"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_5_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_rstpot_4294
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_rstpot_4286,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"0008002AA208802A"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_9_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_rstpot_4286
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_29 : X_FF
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_29_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_29_rstpot_4322,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_29_10450,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_29_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0F000F000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => instr_data2_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_29_10450,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_29_rstpot_4322
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_28 : X_FF
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_28_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_28_rstpot_4328,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_28_10569,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_28_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"4444444455550000"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => instr_data2_5_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_28_10569,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_28_rstpot_4328
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_30 : X_FF
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_30_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_30_rstpot_4336,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_30_10452,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_30_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"00000000FF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => instr_data2_3_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_30_10452,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_30_rstpot_4336
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"FBEAFBEA596A596A"
    )
    port map (
      ADR4 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159 : X_FF
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_rstpot_4352,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9304,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"0C19331900000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(99),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_rstpot_4352
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158 : X_FF
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_rstpot_4345,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9383,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"0022000A8822A00A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(100),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_rstpot_4345
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_209 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_209_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_209_rstpot_4357,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_209_10584,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_209_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"000000000C0000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_209_rstpot_4357
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_208 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_208_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_208_rstpot_4363,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_208_10583,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_208_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0300003300000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_5_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_208_rstpot_4363
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_207 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_207_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_207_rstpot_4373,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_207_10582,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_207_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000003030000030"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_6_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_207_rstpot_4373
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_206 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_206_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_206_rstpot_4381,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_206_10581,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_206_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000040408080404"
    )
    port map (
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_7_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_206_rstpot_4381
    );
  MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"0000000000000011"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(104),
      O => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153 : X_FF
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_rstpot_4390,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"080A2200080022AA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_rstpot_4390
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152 : X_FF
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_rstpot_4403,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"0C000844048800CC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_rstpot_4403
    );
  MIPS_SC_PROCESSOR_IDEX_data_84 : X_FF
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_84_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_84_rstpot_4405,
      O => MIPS_SC_PROCESSOR_IDEX_data(84),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_84_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"0000003030000030"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_10_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_84_rstpot_4405
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150 : X_FF
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_rstpot_4419,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"04150000A6950000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_rstpot_4419
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151 : X_FF
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_rstpot_4439,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"0E0411BB00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_rstpot_4439
    );
  MIPS_SC_PROCESSOR_IDEX_data_85 : X_FF
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_85_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_85_rstpot_4448,
      O => MIPS_SC_PROCESSOR_IDEX_data(85),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_85_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"0008002200080022"
    )
    port map (
      ADR5 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_11_Q,
      ADR1 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_85_rstpot_4448
    );
  MIPS_SC_PROCESSOR_IDEX_data_83 : X_FF
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_83_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_83_rstpot_4435,
      O => MIPS_SC_PROCESSOR_IDEX_data(83),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_83_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"0100010041004100"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_9_Q,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_83_rstpot_4435
    );
  MIPS_SC_PROCESSOR_IDEX_data_82 : X_FF
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_82_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_82_rstpot_4428,
      O => MIPS_SC_PROCESSOR_IDEX_data(82),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_82_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"0000000A00A0000A"
    )
    port map (
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_8_Q,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_82_rstpot_4428
    );
  MIPS_SC_PROCESSOR_IDEX_data_87 : X_FF
    generic map(
      LOC => "SLICE_X10Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_87_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_87_rstpot_4453,
      O => MIPS_SC_PROCESSOR_IDEX_data(87),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_87_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y24",
      INIT => X"0500005500000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_13_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_87_rstpot_4453
    );
  MIPS_SC_PROCESSOR_IDEX_data_89 : X_FF
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_89_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_89_rstpot_4464,
      O => MIPS_SC_PROCESSOR_IDEX_data(89),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_89_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => X"00000A5500000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_15_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_89_rstpot_4464
    );
  MIPS_SC_PROCESSOR_IDEX_data_88 : X_FF
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_88_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_88_rstpot_4471,
      O => MIPS_SC_PROCESSOR_IDEX_data(88),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_88_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => X"0411041100000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_14_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_88_rstpot_4471
    );
  MIPS_SC_PROCESSOR_IDEX_data_86 : X_FF
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_86_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_86_rstpot_4476,
      O => MIPS_SC_PROCESSOR_IDEX_data(86),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_86_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => X"0000050050000500"
    )
    port map (
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_12_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_86_rstpot_4476
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108 : X_FF
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_rstpot_4482,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9325,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => X"4500400030003F00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_10557,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_rstpot_4482
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107 : X_FF
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_rstpot_4495,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9483,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => X"00E000201010D0D0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_10554,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_rstpot_4495
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106 : X_FF
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_rstpot_4497,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9360,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => X"0088222202820282"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_10549,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_rstpot_4497
    );
  N12_N12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_2_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_2_0
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y5",
      INIT => X"CCACCCACFFAF00A0"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9325,
      ADR1 => MIPS_SC_PROCESSOR_prediction_address(9),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_incremented_9_0,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      O => N12
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output36_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y5",
      INIT => X"DDDDFD0D8888F808"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10613,
      ADR1 => MIPS_SC_PROCESSOR_prediction_address(3),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_incremented(3),
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      O => N26
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_R_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y5",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9641,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_1_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_2_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y5",
      INIT => X"96669666"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9640,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9641,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      O => MIPS_SC_PROCESSOR_BranchAdder_2_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_3_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y5",
      INIT => X"A956A55A956A55AA"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9640,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9641,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10613,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      O => MIPS_SC_PROCESSOR_BranchAdder_3_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_5_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_5_0
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_11_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_11_0
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output38_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => X"F0F0CCF0AAAACCAA"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9375,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_4_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_incremented_4_0,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      O => N24
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_4_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => X"C33CC33CC33CC33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N11,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9375,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_4_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_5_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => X"A995566A"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9372,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N11,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9375,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      O => MIPS_SC_PROCESSOR_BranchAdder_5_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9483,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9484,
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N4,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_10_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_11_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => X"99969666"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9360,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9482,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9483,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9484,
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N4,
      O => MIPS_SC_PROCESSOR_BranchAdder_11_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105 : X_FF
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_rstpot_4550,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9365,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => X"0000440C88C0440C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_10546,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_rstpot_4550
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_13_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_13_0
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_rstpot_4569,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_9978,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => X"00CA000035350000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_10971,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_rstpot_4569
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_rstpot_4574,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_10626,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => X"0000AAAA0000FF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_prediction_address(12),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_10626,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_rstpot_4574
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_rstpot_4582,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_10971,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => X"0000FFF0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_prediction_address_6_0,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_10971,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_rstpot_4582
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_12_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => X"9999666699996666"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9365,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9304,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N5,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_12_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_13_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => X"E11E8778"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9636,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9383,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9365,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9304,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N5,
      O => MIPS_SC_PROCESSOR_BranchAdder_13_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145 : X_FF
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_rstpot_4597,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => X"2202200000A00AAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(92),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR1 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_rstpot_4597
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140 : X_FF
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_rstpot_4606,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9484,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => X"0A19551900000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(97),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_rstpot_4606
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139 : X_FF
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_rstpot_4618,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9482,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => X"40400C0C400C400C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(98),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_rstpot_4618
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => MIPS_SC_PROCESSOR_incremented(6)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => X"CCACFFAFCCAC00A0"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9553,
      ADR1 => MIPS_SC_PROCESSOR_prediction_address_6_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_incremented(6),
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      O => N18
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_rstpot_4639,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_10623,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => X"00F000FF00F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_15_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_rstpot_4639
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_rstpot_4644,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_10693,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"00000000AAFFAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_10693,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_rstpot_4644
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"FF0FF0F0FC3CFC3C"
    )
    port map (
      ADR0 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508
    );
  MIPS_SC_PROCESSOR_global_prediction_data_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_buffer_write,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_global_prediction_data_0_CLK,
      I => MIPS_SC_PROCESSOR_branched1,
      O => MIPS_SC_PROCESSOR_global_prediction_data(0),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_Mmux_branched111 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"CCCCF0F0CCCCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      O => MIPS_SC_PROCESSOR_branched1
    );
  instr_data_25_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"3300331033203310"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => instr_data(25),
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_25_0_0_0
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_192 : X_FF
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_192_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_192_rstpot_4678,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_192_10589,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_192_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"000000000C0000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_21_Q,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_192_rstpot_4678
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_190 : X_FF
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_190_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_190_rstpot_4681,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_190_10585,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_190_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"000000000C330000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_23_Q,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_190_rstpot_4681
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_197 : X_FF
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_197_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_197_rstpot_4672,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_197_10600,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_197_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"0500000000000F00"
    )
    port map (
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_16_Q,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_197_rstpot_4672
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"F3FC30C0F5FA50A0"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(24),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R181 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"184E4E18481E1E48"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR0 => MIPS_SC_PROCESSOR_operation(0),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_25_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R18
    );
  MIPS_SC_PROCESSOR_EXMEM_data_62 : X_SFF
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_62_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_25_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_62_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R182 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"FFC03F00BF80BF80"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9484,
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(9),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R18,
      O => MIPS_SC_PROCESSOR_ALU_Result_25_Q
    );
  TDT4255_COM_write_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X11Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_11_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_11_IN,
      O => TDT4255_COM_write_data(11),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X11Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_10_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_10_IN,
      O => TDT4255_COM_write_data(10),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X11Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_9_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_9_IN,
      O => TDT4255_COM_write_data(9),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X11Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_8_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_8_IN,
      O => TDT4255_COM_write_data(8),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11 : X_FF
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_rstpot_4726,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_10974,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"0000BBBB00008888"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_prediction_address_8_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_10974,
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_rstpot_4726
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10 : X_FF
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_rstpot_4733,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_9980,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"0088404804844444"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_10974,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_rstpot_4733
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9 : X_FF
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_rstpot_4740,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_10628,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"0000FFAA000000AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_prediction_address_10_0,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_10628,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_rstpot_4740
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12 : X_FF
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_rstpot_4742,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_10509,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"0000FF550000AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_prediction_address(7),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_10509,
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_rstpot_4742
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11 : X_FF
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_rstpot_4752,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_9979,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"190A195500000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_10509,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_rstpot_4752
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10 : X_FF
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_rstpot_4760,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_10975,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"00CC00F000CC00F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_prediction_address(9),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_10975,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_rstpot_4760
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9 : X_FF
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_rstpot_4771,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_9982,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"0002080AA082280A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_10975,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_rstpot_4771
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8 : X_FF
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_rstpot_4773,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_9983,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"010D0000E12D0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_10628,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_rstpot_4773
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15 : X_FF
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_rstpot_4784,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_9974,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"0000E4001B001B00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_10528,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_rstpot_4784
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14 : X_FF
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_rstpot_4793,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_9976,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"504000400030F030"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_10976,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_rstpot_4793
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13 : X_FF
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_rstpot_4801,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_9977,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"110599A500000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_10521,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_rstpot_4801
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15 : X_FF
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_rstpot_4809,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_10976,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"0000F0FF0000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_4_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_10976,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_rstpot_4809
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20 : X_FF
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_rstpot_4822,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_9626,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"0C0800440008CC44"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_10692,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_rstpot_4822
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18 : X_FF
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_rstpot_4833,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_9970,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"0E1104BB00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_10536,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_rstpot_4833
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17 : X_FF
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_rstpot_4825,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_9972,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"01000D00E1002D00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_10533,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_rstpot_4825
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16 : X_FF
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_rstpot_4840,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_9973,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"010DE12D00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_10530,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_rstpot_4840
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56 : X_FF
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_rstpot_4848,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_10558,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"00003F3F00000C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_10558,
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_rstpot_4848
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_rstpot_4855,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_10625,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"00F000AA00F000AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(13),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_10625,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_rstpot_4855
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_rstpot_4861,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_10624,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"0000FFF0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_prediction_address_14_0,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_10624,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_rstpot_4861
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8 : X_FF
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_rstpot_4867,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_10627,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"0000CCFF0000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_prediction_address(11),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_rstpot_4867
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_10 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_10_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_10_rstpot_4873,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_10_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"00F000F000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_23_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_10_rstpot_4873
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_rstpot_4880,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_10705,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"00000000FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_10705,
      ADR4 => MIPS_SC_PROCESSOR_incremented(23),
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_rstpot_4880
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FC3CFA5AFC3CFA5A"
    )
    port map (
      ADR5 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_16 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_16_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_16_rstpot_4892,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_16_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"0F000F000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => instr_data2_17_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_16_rstpot_4892
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_rstpot_4900,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_10977,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"0F0F0F0000000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_10977,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_rstpot_4900
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_rstpot_4906,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"0D08000022770000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_10977,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_rstpot_4906
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_rstpot_4915,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10698,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"00105010A0905090"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_rstpot_4915
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_rstpot_4923,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_10978,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"00000000FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_10978,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9443,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_rstpot_4923
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_rstpot_4929,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"00C004840C0C0484"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_10978,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_rstpot_4929
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_rstpot_4950,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10700,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"0C3300000A550000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_rstpot_4950
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_rstpot_4943,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9303,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"0088444404840484"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_rstpot_4943
    );
  MIPS_SC_PROCESSOR_EXMEM_data_136 : X_SFF
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_136_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_136_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"1000001001000000"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      O => MIPS_SC_PROCESSOR_ctForwardB_1_1_10979
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"0303834300008240"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_1_Q,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_bdd8,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB_1_1_10979,
      O => MIPS_SC_PROCESSOR_ctForwardB_1_2_10935
    );
  MIPS_SC_PROCESSOR_EXMEM_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_4_CLK,
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(4),
      O => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"FFFFFF0000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9305,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(4)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_3_MIPS_SC_PROCESSOR_EXMEM_data_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteReg_1_pack_3,
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(1)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_3_CLK,
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(3),
      O => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"AAAAF0F0AAAAF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9305,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9385,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(3)
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output21 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"FF00CCCC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9383,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9305,
      ADR0 => '1',
      ADR2 => '1',
      O => MIPS_SC_PROCESSOR_ChosenWriteReg_1_pack_3
    );
  MIPS_SC_PROCESSOR_EXMEM_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_1_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_1_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"00FF00FF00FF01FF"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_9379,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteReg(4),
      ADR1 => MIPS_SC_PROCESSOR_ChosenWriteReg(2),
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteReg(1),
      ADR0 => MIPS_SC_PROCESSOR_ChosenWriteReg(0),
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteReg(3),
      O => N134
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB : X_SFF
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_IN,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_9378,
      SSET => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_105 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_105_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_105_rstpot_5004,
      O => MIPS_SC_PROCESSOR_IDEX_data(105),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_105_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"000005000000A500"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_31_Q,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_105_rstpot_5004
    );
  MIPS_SC_PROCESSOR_IDEX_data_104 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_104_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_104_rstpot_5020,
      O => MIPS_SC_PROCESSOR_IDEX_data(104),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_104_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"0000000A00A0000A"
    )
    port map (
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_30_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_104_rstpot_5020
    );
  MIPS_SC_PROCESSOR_IDEX_data_103 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_103_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_103_rstpot_5013,
      O => MIPS_SC_PROCESSOR_IDEX_data(103),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_103_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"0000000008220822"
    )
    port map (
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_29_Q,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR1 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_103_rstpot_5013
    );
  MIPS_SC_PROCESSOR_IDEX_data_102 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_102_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_102_rstpot_5006,
      O => MIPS_SC_PROCESSOR_IDEX_data(102),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_102_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"0040040400400404"
    )
    port map (
      ADR5 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_28_Q,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_102_rstpot_5006
    );
  TDT4255_COM_write_data_19_TDT4255_COM_write_data_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(19),
      O => dmem_write_data_19_0
    );
  TDT4255_COM_write_data_19_TDT4255_COM_write_data_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(17),
      O => dmem_write_data_17_0
    );
  TDT4255_COM_write_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_19_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_19_IN,
      O => TDT4255_COM_write_data(19),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_18_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_18_IN,
      O => TDT4255_COM_write_data(18),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_17_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_17_IN,
      O => TDT4255_COM_write_data(17),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"AAAACCCCAAAACCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR1 => TDT4255_COM_write_data(1),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_6_Q,
      ADR5 => '1',
      O => dmem_write_data(1)
    );
  Mmux_dmem_write_data111 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"FF00F0F0"
    )
    port map (
      ADR2 => TDT4255_COM_write_data(19),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_24_Q,
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR0 => '1',
      ADR1 => '1',
      O => dmem_write_data(19)
    );
  TDT4255_COM_write_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_16_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_16_IN,
      O => TDT4255_COM_write_data(16),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data101 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"AAAAFF00AAAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR3 => TDT4255_COM_write_data(18),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_23_Q,
      ADR5 => '1',
      O => dmem_write_data(18)
    );
  Mmux_dmem_write_data91 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"CCCCF0F0"
    )
    port map (
      ADR2 => TDT4255_COM_write_data(17),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_22_Q,
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR3 => '1',
      ADR0 => '1',
      O => dmem_write_data(17)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_135 : X_SFF
    generic map(
      LOC => "SLICE_X12Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_135_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_135_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_135_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_27_TDT4255_COM_write_data_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(26),
      O => dmem_write_data_26_0
    );
  TDT4255_COM_write_data_27_TDT4255_COM_write_data_27_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(24),
      O => dmem_write_data_24_0
    );
  TDT4255_COM_write_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_27_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_27_IN,
      O => TDT4255_COM_write_data(27),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_26_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_26_IN,
      O => TDT4255_COM_write_data(26),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_25_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_25_IN,
      O => TDT4255_COM_write_data(25),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data201 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => X"CCCCF0F0CCCCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR2 => TDT4255_COM_write_data(27),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_32_Q,
      ADR5 => '1',
      O => dmem_write_data(27)
    );
  Mmux_dmem_write_data191 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => X"FF00AAAA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(26),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_31_Q,
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR1 => '1',
      ADR2 => '1',
      O => dmem_write_data(26)
    );
  TDT4255_COM_write_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_24_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_24_IN,
      O => TDT4255_COM_write_data(24),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data181 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => X"AAF0AAF0AAF0AAF0"
    )
    port map (
      ADR4 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => TDT4255_COM_write_data(25),
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_30_Q,
      ADR5 => '1',
      O => dmem_write_data(25)
    );
  Mmux_dmem_write_data171 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => X"CCFFCC00"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_29_Q,
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => '1',
      ADR4 => TDT4255_COM_write_data(24),
      ADR0 => '1',
      O => dmem_write_data(24)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => X"DF4A5E08FE58DA40"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput_25_0,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(24),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R191 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => X"555514143C968228"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_operation(1),
      ADR5 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_26_0,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R19
    );
  MIPS_SC_PROCESSOR_EXMEM_data_63 : X_SFF
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_63_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_26_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_63_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R192 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => X"F3BBC088FFFF0000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9482,
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(10),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R19,
      O => MIPS_SC_PROCESSOR_ALU_Result_26_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149 : X_FF
    generic map(
      LOC => "SLICE_X13Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_rstpot_5108,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y4",
      INIT => X"109A159500000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(88),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_rstpot_5108
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19 : X_FF
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_rstpot_5139,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_10536,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => X"00CC00FF00CC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_prediction_address_0_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_10536,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_rstpot_5139
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18 : X_FF
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_rstpot_5132,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_10533,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => X"00FF00F0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_prediction_address(1),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_10533,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_rstpot_5132
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17 : X_FF
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_rstpot_5126,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_10530,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => X"0000FFF0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_prediction_address_2_0,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_10530,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_rstpot_5126
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16 : X_FF
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_rstpot_5120,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_10528,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => X"0000CCFF0000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_prediction_address(3),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_10528,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_rstpot_5120
    );
  TDT4255_COM_state_FSM_FFd1_In54 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"FFFFFFFFFFFFFFFA"
    )
    port map (
      ADR1 => '1',
      ADR0 => command_1_IBUF_0,
      ADR5 => command_12_IBUF_0,
      ADR4 => TDT4255_COM_state_FSM_FFd1_In5,
      ADR3 => TDT4255_COM_state_FSM_FFd1_In51_10915,
      ADR2 => TDT4255_COM_state_FSM_FFd1_In52_10917,
      O => TDT4255_COM_state_FSM_FFd1_In53_10984
    );
  TDT4255_COM_state_FSM_FFd1_In56 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => command_19_IBUF_0,
      ADR3 => command_9_IBUF_0,
      ADR0 => command_28_IBUF_0,
      ADR4 => command_8_IBUF_0,
      ADR1 => TDT4255_COM_state_FSM_FFd1_In54_10919,
      ADR5 => TDT4255_COM_state_FSM_FFd1_In53_10984,
      O => TDT4255_COM_state_FSM_FFd1_In_bdd6
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146 : X_FF
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_rstpot_5166,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"500F434300000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(91),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_rstpot_5166
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14 : X_FF
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_rstpot_5145,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_10521,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"0000CCFF0000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_prediction_address(5),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_10521,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10508,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_rstpot_5145
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_rstpot_5177,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_9984,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => X"0131C93900000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_10627,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_rstpot_5177
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_rstpot_5188,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_9985,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => X"0808082222082222"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_10626,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_rstpot_5188
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_rstpot_5180,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_9986,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => X"40304030500000F0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_10625,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_rstpot_5180
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_rstpot_5195,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_9987,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => X"300000F020205050"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_10624,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR1 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_rstpot_5195
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144 : X_FF
    generic map(
      LOC => "SLICE_X13Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_rstpot_5208,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y8",
      INIT => X"0010E01000B040B0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(93),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_rstpot_5208
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147 : X_FF
    generic map(
      LOC => "SLICE_X13Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_rstpot_5218,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y8",
      INIT => X"0000AC0053005300"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(90),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_rstpot_5218
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_8 : X_FF
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_8_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_8_rstpot_5230,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_8_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => X"0F000F0F0F000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => instr_data2_25_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_8_rstpot_5230
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_11 : X_FF
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_11_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_11_rstpot_5223,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_11_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => X"00AA00AA00FF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => instr_data2_22_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_11_rstpot_5223
    );
  instr_data2_24_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => X"0000FFFF00000844"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => instr_data2_24_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_24_0_0_0
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_rstpot_5246,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"0808222200000000"
    )
    port map (
      ADR3 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_Ops(8),
      ADR5 => MIPS_SC_PROCESSOR_control_enable_0,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_rstpot_5246
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_51 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"66FF66FFFF66FF66"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10698,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10700,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      O => MIPS_SC_PROCESSOR_ctForwardA_1_bdd8
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"0090000900900009"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10704,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10702,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_ctForwardA_1_bdd8,
      O => MIPS_SC_PROCESSOR_ctForwardA_1_3_10896
    );
  MIPS_SC_PROCESSOR_EXMEM_data_2_MIPS_SC_PROCESSOR_EXMEM_data_2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteReg_0_pack_1,
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(0)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_2_CLK,
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(2),
      O => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => X"FFAA5500FFAA5500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9305,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9307,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(2)
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output11 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => X"D8D8D8D8"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9303,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9304,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9305,
      ADR3 => '1',
      ADR4 => '1',
      O => MIPS_SC_PROCESSOR_ChosenWriteReg_0_pack_1
    );
  MIPS_SC_PROCESSOR_EXMEM_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_0_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_0_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_51 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"7BDE7BDE7BDE7BDE"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      O => MIPS_SC_PROCESSOR_ctForwardB_1_bdd8
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"0084002100840021"
    )
    port map (
      ADR5 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_1_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      ADR3 => MIPS_SC_PROCESSOR_ctForwardB_1_bdd8,
      O => MIPS_SC_PROCESSOR_ctForwardB_1_3_10907
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R141 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"AAAAFFF0AAAA0F00"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data(95),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_58_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(21)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R91 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y25",
      INIT => X"DD88DD88D8D8D8D8"
    )
    port map (
      ADR4 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data(91),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_54_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR0 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(17)
    );
  TDT4255_COM_write_data_23_TDT4255_COM_write_data_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(22),
      O => dmem_write_data_22_0
    );
  TDT4255_COM_write_data_23_TDT4255_COM_write_data_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(20),
      O => dmem_write_data_20_0
    );
  TDT4255_COM_write_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_23_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_23_IN,
      O => TDT4255_COM_write_data(23),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_22_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_22_IN,
      O => TDT4255_COM_write_data(22),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_21_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_21_IN,
      O => TDT4255_COM_write_data(21),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data161 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"CCCCF0F0CCCCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR2 => TDT4255_COM_write_data(23),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_28_Q,
      ADR5 => '1',
      O => dmem_write_data(23)
    );
  Mmux_dmem_write_data151 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"AAAAFF00"
    )
    port map (
      ADR3 => TDT4255_COM_write_data(22),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_27_Q,
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR1 => '1',
      ADR2 => '1',
      O => dmem_write_data(22)
    );
  TDT4255_COM_write_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_20_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_20_IN,
      O => TDT4255_COM_write_data(20),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data141 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"FF00AAAAFF00AAAA"
    )
    port map (
      ADR1 => '1',
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR0 => TDT4255_COM_write_data(21),
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_26_Q,
      ADR5 => '1',
      O => dmem_write_data(21)
    );
  Mmux_dmem_write_data131 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"F0F0CCCC"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_25_Q,
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR0 => '1',
      ADR1 => TDT4255_COM_write_data(20),
      ADR3 => '1',
      O => dmem_write_data(20)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_28_MIPS_SC_PROCESSOR_EXMEM_data_28_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3_0
    );
  mux321151 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y27",
      INIT => X"AAAAFF00AAAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(23),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(23)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p31 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y27",
      INIT => X"DEDECFFC"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(23),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(23),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3
    );
  MIPS_SC_PROCESSOR_EXMEM_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X13Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_28_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(23),
      O => MIPS_SC_PROCESSOR_EXMEM_data_28_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R161 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y27",
      INIT => X"CCCCCCCCFFAA5500"
    )
    port map (
      ADR2 => '1',
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      ADR0 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_190_10585,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_60_Q,
      O => MIPS_SC_PROCESSOR_ForwardBout(23)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_15 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y28",
      INIT => X"00000000F3510000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput_26_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput_25_0,
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(24),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_14
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_43 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y28",
      INIT => X"0F0A00000C080000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(21),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(20),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(22),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10985
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y28",
      INIT => X"000080A0000088AA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(20),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(21),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(22),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y28",
      INIT => X"F0F0F0F0F0F0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10776,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10985,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_5_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_16 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y29",
      INIT => X"8088C0CCCCC08880"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_26_0,
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_25_0,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_15_10734
    );
  TDT4255_COM_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X13Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_state_FSM_FFd2_CLK,
      I => TDT4255_COM_state_FSM_FFd2_rstpot_5372,
      O => TDT4255_COM_state_FSM_FFd2_9423,
      RST => GND,
      SET => GND
    );
  TDT4255_COM_state_FSM_FFd2_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y29",
      INIT => X"0303000000000001"
    )
    port map (
      ADR1 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR2 => reset_IBUF_0,
      ADR4 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR5 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR3 => TDT4255_COM_state_FSM_FFd1_In_bdd6,
      ADR0 => N259_0,
      O => TDT4255_COM_state_FSM_FFd2_rstpot_5372
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148 : X_FF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_rstpot_5387,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"000A0202A00A8282"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(89),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_rstpot_5387
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115 : X_FF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_rstpot_5398,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9640,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"0400044484888444"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_10556,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_rstpot_5398
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114 : X_FF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_rstpot_5390,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10613,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"0808084444084444"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_10550,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_rstpot_5390
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113 : X_FF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_rstpot_5405,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9375,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"0404000C8484C00C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_10547,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_rstpot_5405
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"FFEEEECCCC888800"
    )
    port map (
      ADR2 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9325,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9326,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9328,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9329,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N3,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N4
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_8_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"FFEEAA88EEAA8800"
    )
    port map (
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9550,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9551,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9553,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N2,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N3
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"FFFCF0C0FCF0C000"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9372,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9375,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N11,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N2
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_4_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"FFFFF880F8800000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10613,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9640,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9641,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N11
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116 : X_FF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_rstpot_5438,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9641,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"010BE14B00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_10558,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_rstpot_5438
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117 : X_FF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_rstpot_5447,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9971,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"0004C084080C480C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_10614,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_rstpot_5447
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141 : X_FF
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_rstpot_5476,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9326,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"0C080400004488CC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(96),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_rstpot_5476
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143 : X_FF
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_rstpot_5458,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9551,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"010D0000E12D0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(94),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_rstpot_5458
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142 : X_FF
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_rstpot_5465,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9329,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"00C000880C0C4444"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(95),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_rstpot_5465
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0 : X_FF
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_rstpot_5481,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_10592,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"FFFEFFBAFF56FF9A"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_28_10569,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_rstpot_5481
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000000021000020"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10698,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10700,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10702,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      O => MIPS_SC_PROCESSOR_ctForwardA_1_1_10987
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0055825500008240"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10704,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10702,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_1_Q,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_bdd8,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA_1_1_10987,
      O => MIPS_SC_PROCESSOR_ctForwardA_1_2_10932
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69 : X_FF
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_rstpot_5505,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10704,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0004440488844484"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_rstpot_5505
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68 : X_FF
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_rstpot_5507,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10702,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0202000A8282A00A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_rstpot_5507
    );
  MIPS_SC_PROCESSOR_EXMEM_data_29_MIPS_SC_PROCESSOR_EXMEM_data_29_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenALUInput(25),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_25_0
    );
  mux321161 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"F0F0FF00F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(24),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(24)
    );
  mux321171 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"F0F0AAAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(25),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      O => MIPS_SC_PROCESSOR_ChosenALUInput(25)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_29_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(24),
      O => MIPS_SC_PROCESSOR_EXMEM_data_29_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R171 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"FF00FAFAFF000A0A"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_189_10599,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_61_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(24)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_30_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(25),
      O => MIPS_SC_PROCESSOR_EXMEM_data_30_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R181 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"CCCCCCCCFAFA0A0A"
    )
    port map (
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_188_10597,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_62_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(25)
    );
  mux321131 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => X"F3F3C0C0F3F3C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(21),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(21)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_26_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(21),
      O => MIPS_SC_PROCESSOR_EXMEM_data_26_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R141 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => X"F5E4F5E4B1A0B1A0"
    )
    port map (
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_192_10589,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_58_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR0 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(21)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R101 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => X"4274744260565660"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_operation(1),
      ADR1 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(18),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R10
    );
  MIPS_SC_PROCESSOR_EXMEM_data_55 : X_SFF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_55_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_18_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_55_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R102 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => X"FFBFC0803FBF0080"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(2),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R10,
      O => MIPS_SC_PROCESSOR_ALU_Result_18_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_32 : X_SFF
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_32_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(27),
      O => MIPS_SC_PROCESSOR_EXMEM_data_32_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R201 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => X"CFCFCACAC5C5C0C0"
    )
    port map (
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_186_10593,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_64_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      ADR0 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(27)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R81 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => X"AAAAAAAAFFF00F00"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data(90),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_53_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(16)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R91 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => X"06090906F660F660"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput_17_0,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R9
    );
  MIPS_SC_PROCESSOR_EXMEM_data_54 : X_SFF
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_54_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_17_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_54_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R92 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => X"B8FFB800FFFF0000"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(1),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R9,
      O => MIPS_SC_PROCESSOR_ALU_Result_17_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_31_MIPS_SC_PROCESSOR_EXMEM_data_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenALUInput(26),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_26_0
    );
  mux32191 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y27",
      INIT => X"AAAAF0F0AAAAF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(18),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(18)
    );
  mux321181 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y27",
      INIT => X"AAAAFF00"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(26),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(26)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X14Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_31_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(26),
      O => MIPS_SC_PROCESSOR_EXMEM_data_31_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R191 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y27",
      INIT => X"CCCCCCCCFF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_187_10595,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_63_Q,
      O => MIPS_SC_PROCESSOR_ForwardBout(26)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y27",
      INIT => X"4D44DD4D4D444D44"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_17_0,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(16),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(18),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G
    );
  MIPS_SC_PROCESSOR_EXMEM_data_25_MIPS_SC_PROCESSOR_EXMEM_data_25_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenALUInput_22_pack_5,
      O => MIPS_SC_PROCESSOR_ChosenALUInput(22)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"88CCCC8808C00C80"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(21),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(22),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10776
    );
  mux321121 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(20),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(20)
    );
  mux321141 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"FAFA0A0A"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(22),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_22_pack_5
    );
  MIPS_SC_PROCESSOR_EXMEM_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_25_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(20),
      O => MIPS_SC_PROCESSOR_EXMEM_data_25_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R131 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"CFCFC0CFCFC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_193_10591,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_57_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(20)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_27_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(22),
      O => MIPS_SC_PROCESSOR_EXMEM_data_27_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R151 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"CFC0CACACFC0CACA"
    )
    port map (
      ADR5 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_191_10587,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_59_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(22)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_64_BRB1 : X_SFF
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_64_BRB1_CLK,
      I => MIPS_SC_PROCESSOR_ALUTD_Mmux_R20,
      O => MIPS_SC_PROCESSOR_EXMEM_data_64_BRB1_9587,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R201 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"315832A431943268"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(27),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(27),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R20
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"F660F330F660FCC0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(26),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_2_Q
    );
  MIPS_SC_PROCESSOR_incremented_3_MIPS_SC_PROCESSOR_incremented_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(4),
      O => MIPS_SC_PROCESSOR_incremented_4_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_3_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"33CCCCCC33CCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(3)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_4_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"3CF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => MIPS_SC_PROCESSOR_incremented(4)
    );
  MIPS_SC_PROCESSOR_BranchAdder_6_MIPS_SC_PROCESSOR_BranchAdder_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_7_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_7_0
    );
  MIPS_SC_PROCESSOR_BranchAdder_6_MIPS_SC_PROCESSOR_BranchAdder_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_9_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_9_0
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y6",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N2,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9553,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_6_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_7_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y6",
      INIT => X"99969666"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9550,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9551,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N2,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9553,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      O => MIPS_SC_PROCESSOR_BranchAdder_7_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_8_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y6",
      INIT => X"AA5555AAAA5555AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N3,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9328,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9329,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_8_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_9_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y6",
      INIT => X"C396963C"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9325,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9326,
      ADR3 => MIPS_SC_PROCESSOR_ADDRESSADDER_N3,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9328,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9329,
      O => MIPS_SC_PROCESSOR_BranchAdder_9_Q
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => X"8008200240041001"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9303,
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9382,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9306,
      O => N01
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o : X_LUT6
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => X"8241000000000000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9384,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9451,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o,
      ADR4 => N01,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518
    );
  MIPS_SC_PROCESSOR_MEMWB_data_3_MIPS_SC_PROCESSOR_MEMWB_data_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_2_pack_1,
      O => MIPS_SC_PROCESSOR_MEMWB_data_2_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_3_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_3_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"8040080420100201"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_10694,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10704,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10702,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      O => N2
    );
  MIPS_SC_PROCESSOR_MEMWB_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_4_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_4_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"8400008400000000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10700,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10698,
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o,
      ADR5 => N2,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601
    );
  MIPS_SC_PROCESSOR_MEMWB_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_1_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_0_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_0_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_2_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_2_rt_5731
    );
  MIPS_SC_PROCESSOR_MEMWB_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_2_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_2_rt_5731,
      O => MIPS_SC_PROCESSOR_MEMWB_data_2_pack_1,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_FRB : X_SFF
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_FRB_CLK,
      I => N135,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_FRB_10993,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_1_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      O => N135
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"CCCCCCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_9378,
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_FRB_10993,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R151 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"CCF0CCAACCF0CCAA"
    )
    port map (
      ADR5 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data(96),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_59_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR3 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(22)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R181 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"FE0EF202FE0EF202"
    )
    port map (
      ADR5 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data(99),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_62_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(25)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_23_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(18),
      O => MIPS_SC_PROCESSOR_EXMEM_data_23_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R101 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"AFAFA0A0AFA0AFA0"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_195_10596,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_55_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(18)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R151 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"06090906F6F66060"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(22),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R15
    );
  MIPS_SC_PROCESSOR_EXMEM_data_59 : X_SFF
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_59_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_22_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_59_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R152 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"FBC8FF007340FF00"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9551,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(6),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R15,
      O => MIPS_SC_PROCESSOR_ALU_Result_22_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_69 : X_SFF
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_69_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_69_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R101 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"AFACAFACA0ACA0AC"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(92),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_55_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(18)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_21_MIPS_SC_PROCESSOR_EXMEM_data_21_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenALUInput(17),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_17_0
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => X"2F0FBFAF02000B0A"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_26_0,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_25_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(24),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_1
    );
  mux32171 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => X"F0F0FF00F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(16),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(16)
    );
  mux32181 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => X"F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(17),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(17)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_21_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(16),
      O => MIPS_SC_PROCESSOR_EXMEM_data_21_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R81 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => X"F5F5E4E4B1B1A0A0"
    )
    port map (
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_197_10600,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_53_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR0 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(16)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_22_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(17),
      O => MIPS_SC_PROCESSOR_EXMEM_data_22_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R91 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => X"AAAAAAAAFCFC0C0C"
    )
    port map (
      ADR3 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_196_10598,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_54_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(17)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R171 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => X"00DD00EE69449688"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_operation(1),
      ADR5 => MIPS_SC_PROCESSOR_operation(0),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(24),
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R17
    );
  MIPS_SC_PROCESSOR_EXMEM_data_61 : X_SFF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_61_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_24_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_61_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R172 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => X"F7FFF77780888000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9326,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R17,
      O => MIPS_SC_PROCESSOR_ALU_Result_24_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => X"BB22BE28EB82EE88"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(16),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => X"4000F4F0F040FFF4"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(20),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(21),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(22),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => X"FEEAA880EEAA8800"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(20),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(21),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(22),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G1_10997
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => X"CFEFCAE00AA00AA0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(23),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(23),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G1_10997,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_5_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_17 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y28",
      INIT => X"3232320000000000"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_26_0,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(24),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_25_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_16_10736
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R21_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y28",
      INIT => X"AEAEC76DABAB3D97"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_operation(1),
      ADR4 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(28),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(28),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(6),
      O => N98
    );
  MIPS_SC_PROCESSOR_EXMEM_data_65 : X_SFF
    generic map(
      LOC => "SLICE_X15Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_65_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_28_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_65_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R21 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y28",
      INIT => X"8808FF7F8000F777"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(12),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9383,
      ADR4 => N98,
      O => MIPS_SC_PROCESSOR_ALU_Result_28_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R81 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y29",
      INIT => X"184E481E4E181E48"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR0 => MIPS_SC_PROCESSOR_operation(0),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(16),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R8
    );
  MIPS_SC_PROCESSOR_EXMEM_data_53 : X_SFF
    generic map(
      LOC => "SLICE_X15Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_53_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_16_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_53_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R82 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y29",
      INIT => X"BFBFFF3F8080C000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(0),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R8,
      O => MIPS_SC_PROCESSOR_ALU_Result_16_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R141 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y29",
      INIT => X"12212112CFFC0CC0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_operation(1),
      ADR1 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(21),
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R14
    );
  MIPS_SC_PROCESSOR_EXMEM_data_58 : X_SFF
    generic map(
      LOC => "SLICE_X15Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_58_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_21_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_58_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R142 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y29",
      INIT => X"FB73C840FFFF0000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(5),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R14,
      O => MIPS_SC_PROCESSOR_ALU_Result_21_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112 : X_FF
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_rstpot_5930,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9372,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => X"0000A80802A202A2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_10543,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_rstpot_5930
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111 : X_FF
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_rstpot_5941,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9553,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => X"109A159500000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_10541,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_rstpot_5941
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110 : X_FF
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_rstpot_5933,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9550,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => X"0500A50011009900"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_10535,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_rstpot_5933
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109 : X_FF
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_rstpot_5948,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9328,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => X"02028282000AA00A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_10560,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_rstpot_5948
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_201 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_201_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_201_rstpot_5957,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_201_10572,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_201_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"000C000000330000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_12_Q,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_201_rstpot_5957
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_200 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_200_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_200_rstpot_5963,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_200_10571,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_200_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"0500000000005500"
    )
    port map (
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_13_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_200_rstpot_5963
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_199 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_199_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_199_rstpot_5972,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_199_10602,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_199_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"0010001020102010"
    )
    port map (
      ADR4 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_14_Q,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_199_rstpot_5972
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_182 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_182_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_182_rstpot_5981,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_182_10519,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_182_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"0010001020102010"
    )
    port map (
      ADR4 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_31_Q,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_182_rstpot_5981
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_185 : X_FF
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_185_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_185_rstpot_5989,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_185_10590,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_185_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"000500000A050000"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_28_Q,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_185_rstpot_5989
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_184 : X_FF
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_184_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_184_rstpot_5995,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_184_10588,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_184_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"0011000044110000"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_29_Q,
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_184_rstpot_5995
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_183 : X_FF
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_183_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_183_rstpot_6005,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_183_10586,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_183_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"0300003300000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_30_Q,
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_183_rstpot_6005
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_198 : X_FF
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_198_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_198_rstpot_6011,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_198_10601,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_198_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"0000000000A05050"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_15_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_198_rstpot_6011
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70 : X_FF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_rstpot_6015,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_10694,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"008C008040404C4C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_rstpot_6015
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R131 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => X"CCCCFAFACCCC0A0A"
    )
    port map (
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data(94),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_57_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(20)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R191 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"AFA3AFA3ACA0ACA0"
    )
    port map (
      ADR4 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data(100),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_63_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(26)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R171 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"F3F3F3C0C0C0F3C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data(98),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_61_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR1 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(24)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_12 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"FFECCC80ECCC8000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_26_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_25_0,
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(24),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(24),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_11_10784
    );
  MIPS_SC_PROCESSOR_MEMWB_data_32_MIPS_SC_PROCESSOR_MEMWB_data_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_66_pack_6,
      O => MIPS_SC_PROCESSOR_EXMEM_data_66_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_32_MIPS_SC_PROCESSOR_MEMWB_data_32_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3_pack_4,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3
    );
  MIPS_SC_PROCESSOR_MEMWB_data_32 : X_SFF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_32_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_64_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_32_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R202 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => X"FFCC3300FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_9465,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_64_BRB1_9587,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_64_BRB2_9588,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_EXMEM_data_64_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R222 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => X"B8B8B8B8"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_66_BRB1_9585,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2_9586,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_9465,
      ADR3 => '1',
      ADR4 => '1',
      O => MIPS_SC_PROCESSOR_EXMEM_data_66_pack_6
    );
  MIPS_SC_PROCESSOR_MEMWB_data_34 : X_SFF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_34_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_34_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_34_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  mux321191 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => X"AAAAF0F0AAAAF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(27),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(27)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p31 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => X"FF66FF3C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(27),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(27),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3_pack_4
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R201 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => X"AAAAAAAAFF00CCCC"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(101),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_64_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(27)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_13 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => X"DE5ECC0CDA5AC000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3,
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_11_10784,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_1,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(27),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(27),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_12_10737
    );
  MIPS_SC_PROCESSOR_EXMEM_data_24_MIPS_SC_PROCESSOR_EXMEM_data_24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3_0
    );
  mux321101 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y27",
      INIT => X"EEEE2222EEEE2222"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(19),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(19)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p31 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y27",
      INIT => X"FF1EFFD2"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(19),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(19),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R111 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y27",
      INIT => X"AAAAAAAAF0CCF0CC"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(93),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_56_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(19)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X16Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_24_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(19),
      O => MIPS_SC_PROCESSOR_EXMEM_data_24_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R111 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y27",
      INIT => X"FC0CFC0CFF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_194_10594,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_56_Q,
      ADR1 => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(19)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_5_11 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"FFFFE0A0FFFFE0A0"
    )
    port map (
      ADR5 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_Propagates_5_Q,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_Propagates_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Generates_5_Q,
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_Generates_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_18 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"FFF0FEF0F0F0F0F0"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_15_10734,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_14,
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_16_10736,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_12_10737,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(6)
    );
  MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"DF5DFEEA4504A880"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(29),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(28),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput_29_0,
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(28),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(6),
      O => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(1)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_67_BRB1 : X_SFF
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_67_BRB1_CLK,
      I => MIPS_SC_PROCESSOR_ALUTD_Mmux_R24,
      O => MIPS_SC_PROCESSOR_EXMEM_data_67_BRB1_9609,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R241 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"4274605674425660"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_operation(1),
      ADR1 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(30),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(30),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(1),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R24
    );
  TDT4255_COM_write_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_3_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_3_IN,
      O => TDT4255_COM_write_data(3),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_2_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_2_IN,
      O => TDT4255_COM_write_data(2),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"A222A820A280A888"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_17_0,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(18),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10711
    );
  TDT4255_COM_write_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_1_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_1_IN,
      O => TDT4255_COM_write_data(1),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"FEF8FAF0E080A000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput_17_0,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(16),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(18),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G1_11001
    );
  TDT4255_COM_write_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_0_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_0_IN,
      O => TDT4255_COM_write_data(0),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"F444F444F8F88888"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(19),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(19),
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G1_11001,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_4_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y30",
      INIT => X"00A800A800A80000"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_17_0,
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(16),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(18),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10713
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y30",
      INIT => X"0000C4000000C4C4"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_17_0,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(16),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(18),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y30",
      INIT => X"AAAAAAAAAAAAA0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10711,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10713,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_4_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_27_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_27_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_27_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_26_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_26_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_26_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_25_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_25_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_25_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_24_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_24_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_24_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R121 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => X"FFFFF3C00000F3C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data(75),
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(1)
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => X"F3FCFFCC30C000CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(1),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(0),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(1),
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(1)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R210 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => X"F0F0F0F0EE44EE44"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(84),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_47_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      ADR0 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(10)
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => X"8080220080802200"
    )
    port map (
      ADR5 => '1',
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_10694,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA_1_3_10896,
      ADR3 => MIPS_SC_PROCESSOR_ctForwardA_1_2_10932,
      O => MIPS_SC_PROCESSOR_ctForwardA(1)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => X"FF7E3C247E3C2400"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_17_0,
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(16),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => X"FFFF27D827D80000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(18),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_2_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R131 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y26",
      INIT => X"12212112D4E8D4E8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_operation(1),
      ADR1 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(20),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(4),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R13
    );
  MIPS_SC_PROCESSOR_EXMEM_data_57 : X_SFF
    generic map(
      LOC => "SLICE_X17Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_57_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_20_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_57_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R132 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y26",
      INIT => X"F7FFF77780888000"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(4),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R13,
      O => MIPS_SC_PROCESSOR_ALU_Result_20_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R113 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y26",
      INIT => X"1B4E42184B1E1248"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR0 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(19),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(19),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R111_11002
    );
  MIPS_SC_PROCESSOR_EXMEM_data_56 : X_SFF
    generic map(
      LOC => "SLICE_X17Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_56_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_19_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_56_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R114 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y26",
      INIT => X"B8FFB800FFFF0000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(3),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R111_11002,
      O => MIPS_SC_PROCESSOR_ALU_Result_19_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => X"FBFEF3FC32C830C0"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(20),
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_Propagates_4_Q,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_Generates_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_60_BRB1 : X_SFF
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB1_CLK,
      I => MIPS_SC_PROCESSOR_ALUTD_Mmux_R16,
      O => MIPS_SC_PROCESSOR_EXMEM_data_60_BRB1_9611,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R161 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => X"1D2D2E1E24141828"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR1 => MIPS_SC_PROCESSOR_operation(0),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(23),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(23),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R16
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => X"AE08FBA2BF2AEA80"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(22),
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_2_Q
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R221 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => X"AAAAFFCCAAAA00CC"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(103),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_66_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(29)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R71 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y28",
      INIT => X"FFFAAFAA55500500"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data(89),
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_52_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR0 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(15)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R211 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y28",
      INIT => X"AAAAAAAAFF33CC00"
    )
    port map (
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data(102),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_65_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(28)
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55 : X_FF
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_rstpot_6315,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_10556,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"00FF00F0000F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_incremented(2),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_10556,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_rstpot_6315
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54 : X_FF
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_rstpot_6324,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_10550,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"0000FFCC00003300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => MIPS_SC_PROCESSOR_incremented(3),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_10550,
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_rstpot_6324
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53 : X_FF
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_rstpot_6306,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_10547,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"0000AAAA0000FF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_incremented_4_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_10547,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_rstpot_6306
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52 : X_FF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_rstpot_6348,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_10543,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"3300333333000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_incremented_5_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_10543,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR1 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_rstpot_6348
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51 : X_FF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_rstpot_6341,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_10541,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"0000F0F00000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(6),
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_10541,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_rstpot_6341
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50 : X_FF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_rstpot_6335,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_10535,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"0F0A05000F0A0500"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_incremented(7),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_10535,
      ADR0 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_rstpot_6335
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49 : X_FF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_rstpot_6329,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_10560,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"00FF000F00F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_incremented_8_0,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_10560,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_rstpot_6329
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"FFFCF3F00F3CC3F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9289,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9288,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEXreset
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57 : X_FF
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_rstpot_6357,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_10614,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"0000AAAA0000FF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(0),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_10614,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_rstpot_6357
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_14 : X_FF
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_14_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_14_rstpot_6364,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_14_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"00F000F000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_19_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_14_rstpot_6364
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_12 : X_FF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_12_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_12_rstpot_6377,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_12_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"0C0C0C0C0F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => instr_data2_21_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_12_rstpot_6377
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_13 : X_FF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_13_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_13_rstpot_6379,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_13_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"0F0F00000A0A0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => instr_data2_20_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_13_rstpot_6379
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_15 : X_FF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_15_CLK,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_15_rstpot_6387,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_15_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"00000000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => instr_data2_18_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_15_rstpot_6387
    );
  MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_6417,
      O => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_6391,
      O => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4_10455,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4 : X_SRLC16E
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0000"
    )
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_CLK,
      D => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_D,
      Q15 => NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_Q15_UNCONNECTED,
      Q => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_6391,
      CE => '1'
    );
  MIPS_SC_PROCESSOR_EXMEM_data_177_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB2_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_6400,
      O => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB2_10453,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2 : X_SRLC16E
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0000"
    )
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_CLK,
      D => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_D,
      Q15 => NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_Q15_UNCONNECTED,
      Q => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_6400,
      CE => '1'
    );
  MIPS_SC_PROCESSOR_EXMEM_data_177_BRB1 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB1_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_6407,
      O => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB1_10451,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1 : X_SRLC16E
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0000"
    )
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_CLK,
      D => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_D,
      Q15 => NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_Q15_UNCONNECTED,
      Q => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_6407,
      CE => '1'
    );
  MIPS_SC_PROCESSOR_EXMEM_data_177_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB3_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_6415,
      O => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB3_10448,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3 : X_SRLC16E
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0000"
    )
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_CLK,
      D => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_D,
      Q15 => NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_Q15_UNCONNECTED,
      Q => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_6415,
      CE => '1'
    );
  MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5 : X_SRLC16E
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0000"
    )
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_CLK,
      D => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_D,
      Q => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_6416,
      CE => '1',
      Q15 => NLW_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_Q15_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_6416,
      O => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_6417,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_6_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_6_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_6_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R111 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"5ACCA5CCA5CC5ACC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB9_10621,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_10871,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_0,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_10617,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_10616,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB5_9532,
      O => N222
    );
  MIPS_SC_PROCESSOR_MEMWB_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_5_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_5_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R112 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"3F3F3F003F003F00"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_10868,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB2_10620,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_10869,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_10523,
      ADR5 => N222,
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_10868,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(2),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(1),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(0),
      O => N132
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1 : X_FF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_10871,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R231 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => X"FFFF0000CCAACCAA"
    )
    port map (
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data(76),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      ADR1 => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(2)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB9 : X_FF
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB9_CLK,
      I => MIPS_SC_PROCESSOR_ForwardAout(0),
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB9_10621,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R110 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => X"FF00B8B8FF00B8B8"
    )
    port map (
      ADR5 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data(74),
      ADR0 => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(0)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB2_CLK,
      I => MIPS_SC_PROCESSOR_ALUTD_Mmux_R1,
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB2_10620,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R110 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => X"1346134618481848"
    )
    port map (
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(0),
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(0),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R1
    );
  MIPS_SC_PROCESSOR_operation_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => X"FFFFFFFFFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      O => N74
    );
  MIPS_SC_PROCESSOR_operation_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => X"00000C04FFFFFFFF"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      ADR4 => N74,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      O => MIPS_SC_PROCESSOR_operation(1)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N72_pack_3,
      O => N72
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_CLK,
      I => MIPS_SC_PROCESSOR_ForwardAout(31),
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_10617,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R251 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => X"FF0FF303FC0CF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data(105),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_68_Q,
      O => MIPS_SC_PROCESSOR_ForwardAout(31)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_64_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_64_BRB2_CLK,
      I => MIPS_SC_PROCESSOR_ChosenALUInput(11),
      O => MIPS_SC_PROCESSOR_EXMEM_data_64_BRB2_9588,
      RST => GND,
      SET => GND
    );
  mux321210 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => X"FF00FF00F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9304,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(11),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(11)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_176_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB2_CLK,
      I => N167,
      O => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB2_9533,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_ALUOpModule_Mmux_memtoreg1111 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => X"0000010000000100"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      ADR5 => '1',
      O => N167
    );
  MIPS_SC_PROCESSOR_operation_2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => X"FCFCFCFC"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => N72_pack_3
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB5_CLK,
      I => MIPS_SC_PROCESSOR_operation(2),
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB5_9532,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_operation_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => X"00040000FF00FF00"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR2 => N72,
      O => MIPS_SC_PROCESSOR_operation(2)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o,
      O => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6 : X_FF
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_CLK,
      I => MIPS_SC_PROCESSOR_ALUTD_FULL_COUT(30),
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_10616,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => X"FF1EFFB41E00B400"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(30),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(30),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(1),
      O => MIPS_SC_PROCESSOR_ALUTD_FULL_COUT(30)
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y26"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_Q_10041,
      CYINIT => '0',
      CO(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_3_UNCONNECTED,
      CO(2) => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_0_UNCONNECTED,
      DI(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_0_UNCONNECTED,
      S(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_S_3_UNCONNECTED,
      S(2) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_10_Q_6533,
      S(1) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_9_Q_6540,
      S(0) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_8_Q_6548
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => X"8844221188442211"
    )
    port map (
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(31),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(30),
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(31),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(30),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_10_Q_6533
    );
  status_0_OBUF_1_183_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_183_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => X"8241000000008241"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(28),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(27),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(28),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(27),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(29),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(29),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_9_Q_6540
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => X"8200410000820041"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(25),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(26),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(24),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_8_Q_6548
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"A2FE20EAFBA8BA80"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(20),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(21),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(4),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"FFF0FEF0F0F0F0F0"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10711,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10713,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_Generates_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(4)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_4_21 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"FFCCFFCCFCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Propagates_3_Q,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_Propagates_2_Q,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_Generates_3_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"F322FB88E222C888"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(11),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_10777,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_p31 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"FFFFFFFF1EB41EB4"
    )
    port map (
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(15),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(15),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_p3
    );
  MIPS_SC_PROCESSOR_EXMEM_data_52 : X_SFF
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_52_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_15_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_52_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R7 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"0000452C00004586"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(15),
      ADR0 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => N94_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result_15_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"CEDF084CFDECC480"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9385,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(14),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_2_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_48 : X_SFF
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_48_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_11_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_48_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"001200D4002100D4"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(3),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR4 => MIPS_SC_PROCESSOR_operation(1),
      ADR1 => MIPS_SC_PROCESSOR_operation(0),
      ADR0 => N86,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result_11_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"FF66FF5A66005A00"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9482,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(10),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_2_Q
    );
  TDT4255_COM_state_FSM_FFd1_In51 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y3",
      INIT => X"FFFFFFFFFFFFFFFA"
    )
    port map (
      ADR1 => '1',
      ADR4 => command_11_IBUF_0,
      ADR2 => command_21_IBUF_0,
      ADR3 => command_10_IBUF_0,
      ADR5 => command_20_IBUF_0,
      ADR0 => command_0_IBUF_0,
      O => TDT4255_COM_state_FSM_FFd1_In5
    );
  instr_data2_21_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"0C0C0D0C0E0C0D0C"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => instr_data2_21_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_21_0_0_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_10459,
      SSET => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_109 : X_SFF
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_109_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_177_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Vliwcore2_LOHI_write_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"0000000000001000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_10459,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB1_10451,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB2_10453,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB3_10448,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4_10455,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_0,
      O => MIPS_SC_PROCESSOR_EXMEM_data_177_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_5_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(0),
      O => MIPS_SC_PROCESSOR_EXMEM_data_5_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R110 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => X"FF00F0F0FF00AAAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_213_10580,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(0)
    );
  MIPS_SC_PROCESSOR_ChosenALUInput_30_MIPS_SC_PROCESSOR_ChosenALUInput_30_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_6663,
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_0
    );
  mux321231 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => X"CCCCF0F0CCCCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(30),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(30)
    );
  mux321241 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => X"CCCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(31),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      O => MIPS_SC_PROCESSOR_ChosenALUInput(31)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8 : X_FF
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_CLK,
      I => MIPS_SC_PROCESSOR_ChosenALUInput(31),
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_6663,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_10869,
      SSET => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  mux321221 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => X"FF55AA00FF55AA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(2),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(2)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_7_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(2),
      O => MIPS_SC_PROCESSOR_EXMEM_data_7_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R231 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => X"AAAAFC0CAAAAFC0C"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_211_10576,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(2)
    );
  mux321111 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => X"F0F0FFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(1),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(1)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_6_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(1),
      O => MIPS_SC_PROCESSOR_EXMEM_data_6_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_212_10578,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(1)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_33 : X_SFF
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_33_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_33_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_33_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => X"F5310000F531F531"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(2),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(1),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(0),
      O => N131
    );
  MIPS_SC_PROCESSOR_MEMWB_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_31_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_31_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_31_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => X"F3F3FC000000FC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(3),
      ADR3 => N132,
      ADR5 => N131,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_0_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_30_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_30_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_30_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  mux32132 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => X"FFFF0000AAAAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(0),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(0)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_29_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_29_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_29_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => X"0CCF8ECF0C0C0C8E"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(2),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(1),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(0),
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R33 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => X"FF00FF00D8D8D8D8"
    )
    port map (
      ADR4 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data(85),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_48_Q,
      ADR1 => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      ADR0 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(11)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R271 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => X"AAAAAAAAF0F0FF00"
    )
    port map (
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data(78),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(4)
    );
  mux321251 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => X"CFCFCFCFC0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(3),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(3)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_8_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(3),
      O => MIPS_SC_PROCESSOR_EXMEM_data_8_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R261 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => X"FFF000F0FFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_210_10574,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR3 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(3)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X19Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_15_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(10),
      O => MIPS_SC_PROCESSOR_EXMEM_data_15_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R210 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y24",
      INIT => X"FAFA0A0AFCFC0C0C"
    )
    port map (
      ADR3 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_203_10575,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_47_Q,
      ADR0 => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(10)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y24",
      INIT => X"AA55AAAAAA555555"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9482,
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(10),
      O => N84
    );
  MIPS_SC_PROCESSOR_EXMEM_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X19Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_18_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(13),
      O => MIPS_SC_PROCESSOR_EXMEM_data_18_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R51 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y24",
      INIT => X"FF00FF00CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_200_10571,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_50_Q,
      ADR1 => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(13)
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y24",
      INIT => X"808080800A000A00"
    )
    port map (
      ADR4 => '1',
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9303,
      ADR1 => MIPS_SC_PROCESSOR_ctForwardB_1_3_10907,
      ADR3 => MIPS_SC_PROCESSOR_ctForwardB_1_2_10935,
      O => MIPS_SC_PROCESSOR_ctForwardB(1)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_20_MIPS_SC_PROCESSOR_EXMEM_data_20_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N94,
      O => N94_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_20_MIPS_SC_PROCESSOR_EXMEM_data_20_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_p3,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_p3_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_20_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_20_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_20_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  mux32161 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"AAFFAA00AAFFAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(15),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(15)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R7_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"A5F0A50F"
    )
    port map (
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(15),
      O => N94
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R71 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"CFC0CFC0CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_198_10601,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_52_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(15)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"9999A5A59999A5A5"
    )
    port map (
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9304,
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(11),
      ADR5 => '1',
      O => N86
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_p31 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FF66FF5A"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9304,
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(11),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_p3
    );
  MIPS_SC_PROCESSOR_EXMEM_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_16_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(11),
      O => MIPS_SC_PROCESSOR_EXMEM_data_16_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R33 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FFFF0000FC0CFC0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_202_10573,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_48_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(11)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2_MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(15),
      O => dmem_write_data_15_0
    );
  Mmux_dmem_write_data81 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => X"AAF0AAF0AAF0AAF0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => TDT4255_COM_write_data(16),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_21_Q,
      ADR5 => '1',
      O => dmem_write_data(16)
    );
  Mmux_dmem_write_data71 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => X"CCFFCC00"
    )
    port map (
      ADR4 => TDT4255_COM_write_data(15),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_20_Q,
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => '1',
      ADR0 => '1',
      O => dmem_write_data(15)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2_CLK,
      I => MIPS_SC_PROCESSOR_ChosenALUInput(13),
      O => MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2_9586,
      RST => GND,
      SET => GND
    );
  mux32141 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => X"FFCCFFCC00CC00CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9307,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(13),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(13)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => X"FEFAA8A0EAAA8000"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(13),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(12),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(14),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_11010
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => X"D5EED5AAC0CCC000"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(15),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(15),
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_p3,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_11010,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_3_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_33_MIPS_SC_PROCESSOR_EXMEM_data_33_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(0),
      O => dmem_write_data_0_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_33_MIPS_SC_PROCESSOR_EXMEM_data_33_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenALUInput(29),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_29_0
    );
  Mmux_dmem_write_data21 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"AFAFA0A0AFAFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9255,
      ADR4 => TDT4255_COM_write_data(10),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_15_Q,
      ADR5 => '1',
      O => dmem_write_data(10)
    );
  Mmux_dmem_write_data11 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"CFC0CFC0"
    )
    port map (
      ADR3 => TDT4255_COM_write_data(0),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_5_Q,
      ADR2 => TDT4255_COM_processor_enable_9255,
      ADR0 => '1',
      ADR4 => '1',
      O => dmem_write_data(0)
    );
  mux321201 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"F0F0FF00F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(28),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(28)
    );
  mux321211 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(29),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      O => MIPS_SC_PROCESSOR_ChosenALUInput(29)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_33 : X_SFF
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_33_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(28),
      O => MIPS_SC_PROCESSOR_EXMEM_data_33_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R211 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"FFFCCFCC33300300"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_185_10590,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_65_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR1 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(28)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_34 : X_SFF
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_34_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(29),
      O => MIPS_SC_PROCESSOR_EXMEM_data_34_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R221 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"BBB88B88BBB88B88"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      ADR2 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_184_10588,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_66_Q,
      O => MIPS_SC_PROCESSOR_ForwardBout(29)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_66_BRB1 : X_SFF
    generic map(
      LOC => "SLICE_X19Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_66_BRB1_CLK,
      I => MIPS_SC_PROCESSOR_ALUTD_Mmux_R22,
      O => MIPS_SC_PROCESSOR_EXMEM_data_66_BRB1_9585,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R221 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y28",
      INIT => X"14414114B2E8B2E8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_operation(1),
      ADR0 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(29),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_29_0,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(0),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R22
    );
  MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y28",
      INIT => X"BEBE2828AFFA0AA0"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(28),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(28),
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(6),
      O => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(0)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R251 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"CCAACCAAF0FFF000"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(31),
      ADR1 => MIPS_SC_PROCESSOR_HI_data(31),
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_68_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_36_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(31)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R141 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"FE76DC54BA329810"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR4 => MIPS_SC_PROCESSOR_LO_data(21),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(21),
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_58_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_26_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(21)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_108 : X_SFF
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_108_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_176_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUOpModule_Mmux_memtoreg211 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"00000000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_10456,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_0,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB2_9533,
      O => MIPS_SC_PROCESSOR_EXMEM_data_176_Q
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R161 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"EF2FEC2CE323E020"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(23),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(23),
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_60_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_28_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(23)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_23_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_23_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_23_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_22_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_22_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_22_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_21_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_21_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_21_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_20_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_20_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_20_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_10525,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1 : X_FF
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_10524,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_38 : X_SFF
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_38_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_38_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_38_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"FFF8F8F0F0808000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(2),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(1),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(0),
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_10438
    );
  MIPS_SC_PROCESSOR_MEMWB_data_37 : X_SFF
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_37_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_37_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_37_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R32_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"F0C33C0FF0C33C0F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9484,
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(9),
      O => N114
    );
  MIPS_SC_PROCESSOR_EXMEM_data_36 : X_SFF
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_36_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(31),
      O => MIPS_SC_PROCESSOR_EXMEM_data_36_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R251 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"FFFFE4E40000E4E4"
    )
    port map (
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      ADR0 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_182_10519,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_68_Q,
      O => MIPS_SC_PROCESSOR_ForwardBout(31)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_36 : X_SFF
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_36_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_68_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_36_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R252 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"FBFF3BFFC8000800"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_10456,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_0,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_10512,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_10513,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_10514,
      ADR5 => N234,
      O => MIPS_SC_PROCESSOR_EXMEM_data_68_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_12_MIPS_SC_PROCESSOR_EXMEM_data_12_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(1),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_21 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y23"
    )
    port map (
      IA => N273,
      IB => N274,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(1),
      SEL => MIPS_SC_PROCESSOR_operation(2)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_21_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"FFF8FFF8F800F800"
    )
    port map (
      ADR4 => '1',
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(7),
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_10444,
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(7),
      ADR1 => N129,
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q,
      O => N273
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_21_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"EFEFEFAF0E0E0E0A"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(7),
      ADR1 => N128,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Propagates_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q,
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G,
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(7),
      O => N274
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"FF33FCC03300FCC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(3),
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_10438,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_12_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(7),
      O => MIPS_SC_PROCESSOR_EXMEM_data_12_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R301 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"FFFF0000FC30FC30"
    )
    port map (
      ADR0 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_206_10581,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(7)
    );
  mux321261 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => X"F3F3C0C0F3F3C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(4),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(4)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_9_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(4),
      O => MIPS_SC_PROCESSOR_EXMEM_data_9_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R271 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => X"AAFFAACCAA33AA00"
    )
    port map (
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_209_10584,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR3 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(4)
    );
  mux321281 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => X"FF0FFF0FF000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9551,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(6),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(6)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_11_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(6),
      O => MIPS_SC_PROCESSOR_EXMEM_data_11_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R291 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => X"F0F0FFAAF0F000AA"
    )
    port map (
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_207_10582,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(6)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"FAE8E8A0FAA0A0A0"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(6),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(5),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(4),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_10444
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"71F5717150715050"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(6),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(5),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(4),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"80C088CCA0F0AAFF"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(6),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(5),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(4),
      O => N128
    );
  MIPS_SC_PROCESSOR_MEMWB_data_28_MIPS_SC_PROCESSOR_MEMWB_data_28_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_67_pack_5,
      O => MIPS_SC_PROCESSOR_EXMEM_data_67_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_28_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_60_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_28_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R162 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"FFCC00CCFFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_9465,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_60_BRB1_9611,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2_9531,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_EXMEM_data_60_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R242 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"AAF0AAF0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_67_BRB1_9609,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_67_BRB2_9610,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_9465,
      ADR1 => '1',
      ADR4 => '1',
      O => MIPS_SC_PROCESSOR_EXMEM_data_67_pack_5
    );
  MIPS_SC_PROCESSOR_MEMWB_data_35 : X_SFF
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_35_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_35_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_35_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R161 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"FFF0FCFC0F000C0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(97),
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_60_Q,
      O => MIPS_SC_PROCESSOR_ForwardAout(23)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R241 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"BBBBBB888888BB88"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data(104),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_67_Q,
      O => MIPS_SC_PROCESSOR_ForwardAout(30)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8 : X_SFF
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_11012,
      SSET => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R251 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"550555502D82D228"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_10616,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_0,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB5_9532,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_11012,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_10617,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_10885,
      O => N234
    );
  TDT4255_COM_write_data_7_TDT4255_COM_write_data_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(6),
      O => dmem_write_data_6_0
    );
  TDT4255_COM_write_data_7_TDT4255_COM_write_data_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(4),
      O => dmem_write_data_4_0
    );
  TDT4255_COM_write_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_7_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_7_IN,
      O => TDT4255_COM_write_data(7),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"C4C8C4C800C8C400"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(13),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(14),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10774
    );
  TDT4255_COM_write_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_6_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_6_IN,
      O => TDT4255_COM_write_data(6),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_5_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_5_IN,
      O => TDT4255_COM_write_data(5),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data301 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"CCCCF0F0CCCCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR2 => TDT4255_COM_write_data(7),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_12_Q,
      ADR5 => '1',
      O => dmem_write_data(7)
    );
  Mmux_dmem_write_data291 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"FF00AAAA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(6),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_11_Q,
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR1 => '1',
      ADR2 => '1',
      O => dmem_write_data(6)
    );
  TDT4255_COM_write_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_data_4_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_data_4_IN,
      O => TDT4255_COM_write_data(4),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data281 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"AAF0AAF0AAF0AAF0"
    )
    port map (
      ADR4 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => TDT4255_COM_write_data(5),
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_10_Q,
      ADR5 => '1',
      O => dmem_write_data(5)
    );
  Mmux_dmem_write_data271 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"CCFFCC00"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_9_Q,
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => '1',
      ADR4 => TDT4255_COM_write_data(4),
      ADR0 => '1',
      O => dmem_write_data(4)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_49 : X_SFF
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_49_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_12_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_49_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"0012002133030300"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(3),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR5 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => N88,
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(2),
      O => MIPS_SC_PROCESSOR_ALU_Result_12_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"BB3AEEAC3A22AC88"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(13),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(12),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(2),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"FFFFCC00FFFFC800"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10768,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10769,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(2)
    );
  MIPS_SC_PROCESSOR_HI_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_23_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_23_IN,
      O => MIPS_SC_PROCESSOR_HI_data(23),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_22_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_22_IN,
      O => MIPS_SC_PROCESSOR_HI_data(22),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_21_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_21_IN,
      O => MIPS_SC_PROCESSOR_HI_data(21),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_20_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_20_IN,
      O => MIPS_SC_PROCESSOR_HI_data(20),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_23_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_23_IN,
      O => MIPS_SC_PROCESSOR_LO_data(23),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R151 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"CAFFCAF0CA0FCA00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(22),
      ADR1 => MIPS_SC_PROCESSOR_HI_data(22),
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_59_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_27_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(22)
    );
  MIPS_SC_PROCESSOR_LO_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_22_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_22_IN,
      O => MIPS_SC_PROCESSOR_LO_data(22),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R131 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"DDF588F5DDA088A0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(20),
      ADR1 => MIPS_SC_PROCESSOR_HI_data(20),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_57_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_25_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(20)
    );
  MIPS_SC_PROCESSOR_LO_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_21_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_21_IN,
      O => MIPS_SC_PROCESSOR_LO_data(21),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_20_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_20_IN,
      O => MIPS_SC_PROCESSOR_LO_data(20),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R91 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"FEAE5E0EF4A45404"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_LO_data(17),
      ADR4 => MIPS_SC_PROCESSOR_HI_data(17),
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_54_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_22_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(17)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R110 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"F5DDA0DDF588A088"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_5_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_37_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(0),
      ADR4 => MIPS_SC_PROCESSOR_LO_data(0),
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(0)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R121 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => X"FE3ECE0EF232C202"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_6_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_38_Q,
      ADR3 => MIPS_SC_PROCESSOR_HI_data(1),
      ADR5 => MIPS_SC_PROCESSOR_LO_data(1),
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(1)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_68 : X_SFF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_68_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_68_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_68_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R191 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => X"F0FFF000AACCAACC"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(26),
      ADR2 => MIPS_SC_PROCESSOR_HI_data_26_0,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_63_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_31_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(26)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_10523,
      SSET => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R26_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"FFAA00AA0055FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(3),
      O => N102
    );
  MIPS_SC_PROCESSOR_MEMWB_data_70 : X_SFF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_70_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_137_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUOpModule_Mmux_memtoreg11 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"0022333300223333"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_10523,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_10524,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB2_9533,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_10525,
      O => MIPS_SC_PROCESSOR_EXMEM_data_137_Q
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R261 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"FF0FF303FC0CF000"
    )
    port map (
      ADR0 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data(77),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(3)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_41 : X_SFF
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_41_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_4_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R27 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"00000000525D0852"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_operation(3),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR0 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => N104,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(0),
      O => MIPS_SC_PROCESSOR_ALU_Result_4_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_40 : X_SFF
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_40_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_3_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R26 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"000D0064000D0094"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR4 => MIPS_SC_PROCESSOR_operation(0),
      ADR0 => N102,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(2),
      O => MIPS_SC_PROCESSOR_ALU_Result_3_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_10456,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"FFFF596A596A0000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(1),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(2),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(2)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => X"00000000F5310000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(8),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(9),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(10),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => X"FF00FF00FF00F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10768,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10769,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_2_Q
    );
  mux321110 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9482,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(10),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(10)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => X"4C04DFCD4400DDCC"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(8),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(9),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(10),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R321 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y24",
      INIT => X"CFCFCFC0C0C0CFC0"
    )
    port map (
      ADR0 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data(83),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_46_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(9)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R301 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y24",
      INIT => X"FE0EF404FE0EF404"
    )
    port map (
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(81),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      ADR0 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(7)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X21Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_14_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(9),
      O => MIPS_SC_PROCESSOR_EXMEM_data_14_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R321 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y24",
      INIT => X"AAAAFF33AAAACC00"
    )
    port map (
      ADR2 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_204_10577,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_46_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(9)
    );
  mux321311 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y24",
      INIT => X"FFFFFF0000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9484,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(9),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(9)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_19_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(14),
      O => MIPS_SC_PROCESSOR_EXMEM_data_19_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R61 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => X"FA0AFF0FFA0AF000"
    )
    port map (
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_199_10602,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_51_Q,
      ADR0 => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(14)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => X"AAAA5A5AA5A55555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9385,
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(14),
      O => N92
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => X"FFF0AAA0CCC08880"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(6),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(5),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(4),
      O => N129
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R291 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => X"F3F3C0F3F3C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data(80),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR1 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(6)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y26",
      INIT => X"00000000B0BB0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(13),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(12),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(14),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y26",
      INIT => X"AAAAAAAAAAAAAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_p3,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10774,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10775,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_3_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_67_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X21Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_67_BRB2_CLK,
      I => MIPS_SC_PROCESSOR_ChosenALUInput(14),
      O => MIPS_SC_PROCESSOR_EXMEM_data_67_BRB2_9610,
      RST => GND,
      SET => GND
    );
  mux32151 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y26",
      INIT => X"FAFAFAFA50505050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9385,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(14),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(14)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y26",
      INIT => X"5D00FF5D0400FF04"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(13),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput(12),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(14),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G
    );
  MIPS_SC_PROCESSOR_EXMEM_data_35_MIPS_SC_PROCESSOR_EXMEM_data_35_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(31),
      O => dmem_write_data_31_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_35_MIPS_SC_PROCESSOR_EXMEM_data_35_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(13),
      O => dmem_write_data_13_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_35 : X_SFF
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_35_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(30),
      O => MIPS_SC_PROCESSOR_EXMEM_data_35_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R241 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"FE0EFE0EF202F202"
    )
    port map (
      ADR4 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_183_10586,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_67_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(30)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"FA0AFF0FFA0AF000"
    )
    port map (
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data(86),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_49_Q,
      ADR0 => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(12)
    );
  Mmux_dmem_write_data261 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"CCF0CCF0CCF0CCF0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => TDT4255_COM_write_data(3),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_8_Q,
      ADR5 => '1',
      O => dmem_write_data(3)
    );
  Mmux_dmem_write_data251 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"AAFFAA00"
    )
    port map (
      ADR4 => TDT4255_COM_write_data(31),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_36_Q,
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR2 => '1',
      ADR1 => '1',
      O => dmem_write_data(31)
    );
  Mmux_dmem_write_data61 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"AFA0AFA0AFA0AFA0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9255,
      ADR3 => TDT4255_COM_write_data(14),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_19_Q,
      ADR5 => '1',
      O => dmem_write_data(14)
    );
  Mmux_dmem_write_data51 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"CFCFC0C0"
    )
    port map (
      ADR4 => TDT4255_COM_write_data(13),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_18_Q,
      ADR2 => TDT4255_COM_processor_enable_9255,
      ADR3 => '1',
      ADR0 => '1',
      O => dmem_write_data(13)
    );
  mux32133 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => X"FF55AA00FF55AA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9383,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(12),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(12)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_17_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(12),
      O => MIPS_SC_PROCESSOR_EXMEM_data_17_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => X"FDFD3131ECEC2020"
    )
    port map (
      ADR3 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_201_10572,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_49_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      ADR0 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR1 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(12)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => X"AACCAACC55335533"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9383,
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(12),
      O => N88
    );
  MIPS_SC_PROCESSOR_LO_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_3_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_3_IN,
      O => MIPS_SC_PROCESSOR_LO_data(3),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_2_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_2_IN,
      O => MIPS_SC_PROCESSOR_LO_data(2),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_1_IN,
      O => MIPS_SC_PROCESSOR_LO_data(1),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_0_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_0_IN,
      O => MIPS_SC_PROCESSOR_LO_data(0),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R321 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"CCFFAAF0CC00AAF0"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(9),
      ADR1 => MIPS_SC_PROCESSOR_HI_data_9_0,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_46_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_14_0,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(9)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R311 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"CFC0CFC0AFAFA0A0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(8),
      ADR1 => MIPS_SC_PROCESSOR_HI_data_8_0,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_45_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_13_0,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(8)
    );
  MIPS_SC_PROCESSOR_HI_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_31_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_31_IN,
      O => MIPS_SC_PROCESSOR_HI_data(31),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R261 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"FCFA0CFAFC0A0C0A"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_LO_data(3),
      ADR4 => MIPS_SC_PROCESSOR_HI_data(3),
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_40_Q,
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_8_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(3)
    );
  MIPS_SC_PROCESSOR_HI_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_30_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_30_IN,
      O => MIPS_SC_PROCESSOR_HI_data(30),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_29_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_29_IN,
      O => MIPS_SC_PROCESSOR_HI_data(29),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R231 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"DDDDFA508888FA50"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_7_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_39_Q,
      ADR1 => MIPS_SC_PROCESSOR_HI_data(2),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(2),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(2)
    );
  MIPS_SC_PROCESSOR_HI_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_28_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_28_IN,
      O => MIPS_SC_PROCESSOR_HI_data(28),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R241 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"FC0CAFAFFC0CA0A0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(30),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(30),
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_67_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_35_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(30)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R211 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"DDF5DDA088F588A0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(28),
      ADR1 => MIPS_SC_PROCESSOR_HI_data(28),
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_65_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_33_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(28)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R71 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"ACACACACFF0FF000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR3 => MIPS_SC_PROCESSOR_LO_data(15),
      ADR0 => MIPS_SC_PROCESSOR_HI_data(15),
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_52_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_20_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(15)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R51 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR1 => MIPS_SC_PROCESSOR_LO_data(13),
      ADR0 => MIPS_SC_PROCESSOR_HI_data(13),
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_50_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_18_0,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(13)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R221 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"F3F3C0C0BB88BB88"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(29),
      ADR2 => MIPS_SC_PROCESSOR_HI_data(29),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_66_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_34_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(29)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_67 : X_SFF
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_67_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_67_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_67_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R33 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"EFEC2F2CE3E02320"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_LO_data(11),
      ADR4 => MIPS_SC_PROCESSOR_HI_data_11_0,
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_48_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_16_0,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(11)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_7_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_7_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_7_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_7508,
      O => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_0
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R12_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => X"F0FF0F00F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(1),
      O => N96
    );
  MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_10514,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_10513,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_10512,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rt : X_LUT5
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rt_7507
    );
  MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1 : X_FF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_CLK,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rt_7507,
      O => MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_7508,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => X"F5FA74E274E250A0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(8),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(9),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_47 : X_SFF
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_47_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_10_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_47_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => X"1004151014001114"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N84,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result_10_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_46 : X_SFF
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_46_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_9_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_46_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R32 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => X"0405020C04050806"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR0 => MIPS_SC_PROCESSOR_operation(1),
      ADR4 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => N114,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result_9_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => X"F1FB10B0FEF4E040"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9326,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"FEECC880FCCCC000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(8),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(9),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(10),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_10777
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"D5D8E4EA00000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(9),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(10),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10768
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R311 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"F0FFF0CCF033F000"
    )
    port map (
      ADR0 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data(82),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_45_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      ADR1 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR3 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(8)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N110,
      O => N110_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2_CLK,
      I => MIPS_SC_PROCESSOR_ChosenALUInput(7),
      O => MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2_9531,
      RST => GND,
      SET => GND
    );
  mux321291 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9329,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(7),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput(7)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R30_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => X"C3CCC333"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9329,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(7),
      O => N110
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R281 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => X"D8D8DD88D8D8DD88"
    )
    port map (
      ADR5 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data(79),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR0 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(5)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N76_pack_1,
      O => N76
    );
  MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9 : X_SFF
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_10885,
      SSET => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_CLK,
      I => MIPS_SC_PROCESSOR_operation(3),
      O => MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_9465,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_operation_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => X"8888888888888888"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_operation(3)
    );
  MIPS_SC_PROCESSOR_operation_0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => X"FFFFDDDD"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      O => N76_pack_1
    );
  MIPS_SC_PROCESSOR_operation_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => X"0004000000000800"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      ADR2 => N76,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9376,
      O => MIPS_SC_PROCESSOR_operation(0)
    );
  dmem_write_data_29_dmem_write_data_29_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(28),
      O => dmem_write_data_28_0
    );
  Mmux_dmem_write_data221 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"AFAFA0A0AFAFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9255,
      ADR4 => TDT4255_COM_write_data(29),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_34_Q,
      ADR5 => '1',
      O => dmem_write_data(29)
    );
  Mmux_dmem_write_data211 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"CFC0CFC0"
    )
    port map (
      ADR3 => TDT4255_COM_write_data(28),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_33_Q,
      ADR2 => TDT4255_COM_processor_enable_9255,
      ADR0 => '1',
      ADR4 => '1',
      O => dmem_write_data(28)
    );
  MIPS_SC_PROCESSOR_LO_data_15_MIPS_SC_PROCESSOR_LO_data_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_data(11),
      O => MIPS_SC_PROCESSOR_HI_data_11_0
    );
  MIPS_SC_PROCESSOR_LO_data_15_MIPS_SC_PROCESSOR_LO_data_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_data(10),
      O => MIPS_SC_PROCESSOR_HI_data_10_0
    );
  MIPS_SC_PROCESSOR_LO_data_15_MIPS_SC_PROCESSOR_LO_data_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_data(9),
      O => MIPS_SC_PROCESSOR_HI_data_9_0
    );
  MIPS_SC_PROCESSOR_LO_data_15_MIPS_SC_PROCESSOR_LO_data_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_data(8),
      O => MIPS_SC_PROCESSOR_HI_data_8_0
    );
  MIPS_SC_PROCESSOR_LO_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_15_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_15_IN,
      O => MIPS_SC_PROCESSOR_LO_data(15),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEMs_189_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEMs(189),
      O => MIPS_SC_PROCESSOR_EXMEMs_189_rt_7604
    );
  MIPS_SC_PROCESSOR_HI_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_11_CLK,
      I => MIPS_SC_PROCESSOR_EXMEMs_189_rt_7604,
      O => MIPS_SC_PROCESSOR_HI_data(11),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_14_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_14_IN,
      O => MIPS_SC_PROCESSOR_LO_data(14),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEMs_188_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEMs(188),
      O => MIPS_SC_PROCESSOR_EXMEMs_188_rt_7615
    );
  MIPS_SC_PROCESSOR_HI_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_10_CLK,
      I => MIPS_SC_PROCESSOR_EXMEMs_188_rt_7615,
      O => MIPS_SC_PROCESSOR_HI_data(10),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_13_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_13_IN,
      O => MIPS_SC_PROCESSOR_LO_data(13),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEMs_187_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEMs(187),
      O => MIPS_SC_PROCESSOR_EXMEMs_187_rt_7618
    );
  MIPS_SC_PROCESSOR_HI_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_9_CLK,
      I => MIPS_SC_PROCESSOR_EXMEMs_187_rt_7618,
      O => MIPS_SC_PROCESSOR_HI_data(9),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_12_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_12_IN,
      O => MIPS_SC_PROCESSOR_LO_data(12),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEMs_186_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEMs(186),
      O => MIPS_SC_PROCESSOR_EXMEMs_186_rt_7621
    );
  MIPS_SC_PROCESSOR_HI_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_8_CLK,
      I => MIPS_SC_PROCESSOR_EXMEMs_186_rt_7621,
      O => MIPS_SC_PROCESSOR_HI_data(8),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_15_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_15_IN,
      O => MIPS_SC_PROCESSOR_HI_data(15),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R61 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"AACCF0FFAACCF000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR1 => MIPS_SC_PROCESSOR_LO_data(14),
      ADR0 => MIPS_SC_PROCESSOR_HI_data(14),
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_51_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_19_0,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(14)
    );
  MIPS_SC_PROCESSOR_HI_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_14_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_14_IN,
      O => MIPS_SC_PROCESSOR_HI_data(14),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_13_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_13_IN,
      O => MIPS_SC_PROCESSOR_HI_data(13),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_12_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_12_IN,
      O => MIPS_SC_PROCESSOR_HI_data(12),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR1 => MIPS_SC_PROCESSOR_LO_data(12),
      ADR5 => MIPS_SC_PROCESSOR_HI_data(12),
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_49_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_17_0,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(12)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R210 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y19",
      INIT => X"EFE3ECE02F232C20"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR3 => MIPS_SC_PROCESSOR_LO_data(10),
      ADR5 => MIPS_SC_PROCESSOR_HI_data_10_0,
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_47_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_15_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(10)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_15_MIPS_SC_PROCESSOR_MEMWB_data_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_14_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_14_0
    );
  MIPS_SC_PROCESSOR_MEMWB_data_15_MIPS_SC_PROCESSOR_MEMWB_data_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_13_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_13_0
    );
  MIPS_SC_PROCESSOR_MEMWB_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_15_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_15_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_15_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_10_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_10_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_10_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_46_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_46_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_46_rt_7662
    );
  MIPS_SC_PROCESSOR_MEMWB_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_14_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_46_rt_7662,
      O => MIPS_SC_PROCESSOR_MEMWB_data_14_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_9_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_9_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_9_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_45_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_45_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_45_rt_7669
    );
  MIPS_SC_PROCESSOR_MEMWB_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_13_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_45_rt_7669,
      O => MIPS_SC_PROCESSOR_MEMWB_data_13_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_12_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_12_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_12_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_50_MIPS_SC_PROCESSOR_MEMWB_data_50_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_19_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_19_0
    );
  MIPS_SC_PROCESSOR_MEMWB_data_50_MIPS_SC_PROCESSOR_MEMWB_data_50_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_18_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_18_0
    );
  MIPS_SC_PROCESSOR_MEMWB_data_50_MIPS_SC_PROCESSOR_MEMWB_data_50_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_17_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_17_0
    );
  MIPS_SC_PROCESSOR_MEMWB_data_50_MIPS_SC_PROCESSOR_MEMWB_data_50_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_16_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_16_0
    );
  MIPS_SC_PROCESSOR_MEMWB_data_50 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_50_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_50_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_50_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_51_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_51_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_51_rt_7681
    );
  MIPS_SC_PROCESSOR_MEMWB_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_19_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_51_rt_7681,
      O => MIPS_SC_PROCESSOR_MEMWB_data_19_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_49 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_49_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_49_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_49_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_50_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_50_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_50_rt_7685
    );
  MIPS_SC_PROCESSOR_MEMWB_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_18_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_50_rt_7685,
      O => MIPS_SC_PROCESSOR_MEMWB_data_18_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_48 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_48_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_48_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_48_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_49_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_49_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_49_rt_7692
    );
  MIPS_SC_PROCESSOR_MEMWB_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_17_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_49_rt_7692,
      O => MIPS_SC_PROCESSOR_MEMWB_data_17_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_47 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_47_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_47_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_47_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_48_rt : X_LUT5
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_48_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_48_rt_7693
    );
  MIPS_SC_PROCESSOR_MEMWB_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_16_CLK,
      I => MIPS_SC_PROCESSOR_EXMEM_data_48_rt_7693,
      O => MIPS_SC_PROCESSOR_MEMWB_data_16_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R23_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => X"CCCCCC333333CC33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9461,
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(2),
      O => N100
    );
  MIPS_SC_PROCESSOR_EXMEM_data_39 : X_SFF
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_39_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_2_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R23 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => X"1011045010114014"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR4 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => N100,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(1),
      O => MIPS_SC_PROCESSOR_ALU_Result_2_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_38 : X_SFF
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_38_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_1_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R12 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => X"0047002400650006"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(3),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR0 => MIPS_SC_PROCESSOR_operation(1),
      ADR1 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => N96,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(0),
      O => MIPS_SC_PROCESSOR_ALU_Result_1_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_8_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_8_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_8_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => X"AEAEBFBFA2A28080"
    )
    port map (
      ADR3 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9460,
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(0),
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(0)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => X"5550444000000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(9),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput(8),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(10),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10769
    );
  mux321301 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => X"FFCC3300FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9326,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(8),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(8)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_13_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(8),
      O => MIPS_SC_PROCESSOR_EXMEM_data_13_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R311 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => X"AAFFAA00AACCAACC"
    )
    port map (
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_205_10579,
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_45_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR3 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(8)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R27_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => X"BB88BB8844774477"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9373,
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(4),
      O => N104
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R51 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => X"AAAAAAAAF0FFF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data(87),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_50_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(13)
    );
  mux321271 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => X"F0FFF0FFF000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(5),
      O => MIPS_SC_PROCESSOR_ChosenALUInput(5)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_10_CLK,
      I => MIPS_SC_PROCESSOR_ForwardBout(5),
      O => MIPS_SC_PROCESSOR_EXMEM_data_10_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R281 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => X"FFFF0000F0CCF0CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_208_10583,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10518,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB(1),
      O => MIPS_SC_PROCESSOR_ForwardBout(5)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_45 : X_SFF
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_45_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_8_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_45_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R31 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"00140041008800EE"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR5 => MIPS_SC_PROCESSOR_operation(1),
      ADR0 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N112,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      O => MIPS_SC_PROCESSOR_ALU_Result_8_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R31_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"F0C33C0FF0C33C0F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9326,
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(8),
      O => N112
    );
  MIPS_SC_PROCESSOR_EXMEM_data_44 : X_SFF
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_44_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_7_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R30 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"0023004A00230086"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(3),
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(7),
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR4 => MIPS_SC_PROCESSOR_operation(0),
      ADR2 => N110_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result_7_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"BBBEEEBE22288828"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_Q,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR1 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(6),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9551,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_2_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y26",
      INIT => X"0E0E00000E000000"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(13),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(12),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(14),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10775
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R61 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y26",
      INIT => X"FFFC0F0CF0FC000C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(88),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_51_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_9601,
      ADR2 => MIPS_SC_PROCESSOR_ctForwardA(1),
      O => MIPS_SC_PROCESSOR_ForwardAout(14)
    );
  dmem_write_data_9_dmem_write_data_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(8),
      O => dmem_write_data_8_0
    );
  Mmux_dmem_write_data321 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y27",
      INIT => X"AFAFA0A0AFAFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9255,
      ADR4 => TDT4255_COM_write_data(9),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_14_Q,
      ADR5 => '1',
      O => dmem_write_data(9)
    );
  Mmux_dmem_write_data311 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y27",
      INIT => X"CFC0CFC0"
    )
    port map (
      ADR3 => TDT4255_COM_write_data(8),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_13_Q,
      ADR2 => TDT4255_COM_processor_enable_9255,
      ADR0 => '1',
      ADR4 => '1',
      O => dmem_write_data(8)
    );
  instr_data2_22_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y8",
      INIT => X"00000000CCDCECDC"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR2 => instr_data2_22_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR0 => MIPS_SC_PROCESSOR_branched1,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_22_0_0_0
    );
  MIPS_SC_PROCESSOR_LO_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_19_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_19_IN,
      O => MIPS_SC_PROCESSOR_LO_data(19),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_18_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_18_IN,
      O => MIPS_SC_PROCESSOR_LO_data(18),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_17_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_17_IN,
      O => MIPS_SC_PROCESSOR_LO_data(17),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_16_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_16_IN,
      O => MIPS_SC_PROCESSOR_LO_data(16),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X24Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_3_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_3_IN,
      O => MIPS_SC_PROCESSOR_HI_data(3),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X24Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_2_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_2_IN,
      O => MIPS_SC_PROCESSOR_HI_data(2),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X24Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_1_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_1_IN,
      O => MIPS_SC_PROCESSOR_HI_data(1),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X24Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_0_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_0_IN,
      O => MIPS_SC_PROCESSOR_HI_data(0),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_11_MIPS_SC_PROCESSOR_LO_data_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_data(27),
      O => MIPS_SC_PROCESSOR_HI_data_27_0
    );
  MIPS_SC_PROCESSOR_LO_data_11_MIPS_SC_PROCESSOR_LO_data_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_data(26),
      O => MIPS_SC_PROCESSOR_HI_data_26_0
    );
  MIPS_SC_PROCESSOR_LO_data_11_MIPS_SC_PROCESSOR_LO_data_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_data(25),
      O => MIPS_SC_PROCESSOR_HI_data_25_0
    );
  MIPS_SC_PROCESSOR_LO_data_11_MIPS_SC_PROCESSOR_LO_data_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_data(24),
      O => MIPS_SC_PROCESSOR_HI_data_24_0
    );
  MIPS_SC_PROCESSOR_LO_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_11_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_11_IN,
      O => MIPS_SC_PROCESSOR_LO_data(11),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEMs_205_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_EXMEMs(205),
      O => MIPS_SC_PROCESSOR_EXMEMs_205_rt_7852
    );
  MIPS_SC_PROCESSOR_HI_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_27_CLK,
      I => MIPS_SC_PROCESSOR_EXMEMs_205_rt_7852,
      O => MIPS_SC_PROCESSOR_HI_data(27),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_10_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_10_IN,
      O => MIPS_SC_PROCESSOR_LO_data(10),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEMs_204_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => MIPS_SC_PROCESSOR_EXMEMs(204),
      O => MIPS_SC_PROCESSOR_EXMEMs_204_rt_7863
    );
  MIPS_SC_PROCESSOR_HI_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_26_CLK,
      I => MIPS_SC_PROCESSOR_EXMEMs_204_rt_7863,
      O => MIPS_SC_PROCESSOR_HI_data(26),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_9_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_9_IN,
      O => MIPS_SC_PROCESSOR_LO_data(9),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEMs_203_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => MIPS_SC_PROCESSOR_EXMEMs(203),
      O => MIPS_SC_PROCESSOR_EXMEMs_203_rt_7866
    );
  MIPS_SC_PROCESSOR_HI_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_25_CLK,
      I => MIPS_SC_PROCESSOR_EXMEMs_203_rt_7866,
      O => MIPS_SC_PROCESSOR_HI_data(25),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_8_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_8_IN,
      O => MIPS_SC_PROCESSOR_LO_data(8),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEMs_202_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEMs(202),
      O => MIPS_SC_PROCESSOR_EXMEMs_202_rt_7869
    );
  MIPS_SC_PROCESSOR_HI_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_24_CLK,
      I => MIPS_SC_PROCESSOR_EXMEMs_202_rt_7869,
      O => MIPS_SC_PROCESSOR_HI_data(24),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_7_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_7_IN,
      O => MIPS_SC_PROCESSOR_LO_data(7),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R271 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"F0AAF0AACCFFCC00"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_9_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_41_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(4),
      ADR0 => MIPS_SC_PROCESSOR_LO_data(4),
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(4)
    );
  MIPS_SC_PROCESSOR_LO_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_6_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_6_IN,
      O => MIPS_SC_PROCESSOR_LO_data(6),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_5_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_5_IN,
      O => MIPS_SC_PROCESSOR_LO_data(5),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_4_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_4_IN,
      O => MIPS_SC_PROCESSOR_LO_data(4),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_27_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_27_IN,
      O => MIPS_SC_PROCESSOR_LO_data(27),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_26_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_26_IN,
      O => MIPS_SC_PROCESSOR_LO_data(26),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R301 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(7),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(7),
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_44_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_12_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(7)
    );
  MIPS_SC_PROCESSOR_LO_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_25_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_25_IN,
      O => MIPS_SC_PROCESSOR_LO_data(25),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R101 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"FCFC0C0CFA0AFA0A"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR3 => MIPS_SC_PROCESSOR_LO_data(18),
      ADR4 => MIPS_SC_PROCESSOR_HI_data(18),
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_55_Q,
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_23_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(18)
    );
  MIPS_SC_PROCESSOR_LO_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_24_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_24_IN,
      O => MIPS_SC_PROCESSOR_LO_data(24),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R291 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"FFAA00AACCF0CCF0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_11_Q,
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_43_Q,
      ADR4 => MIPS_SC_PROCESSOR_HI_data(6),
      ADR1 => MIPS_SC_PROCESSOR_LO_data(6),
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(6)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_46 : X_SFF
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_46_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_46_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_46_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_45 : X_SFF
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_45_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_45_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_45_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R201 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"ACFFAC0FACF0AC00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR1 => MIPS_SC_PROCESSOR_LO_data(27),
      ADR0 => MIPS_SC_PROCESSOR_HI_data_27_0,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_64_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_32_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(27)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_44 : X_SFF
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_44_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_44_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_44_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_43 : X_SFF
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_43_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_43_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_43_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R171 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"FFF00F00ACACACAC"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(24),
      ADR4 => MIPS_SC_PROCESSOR_HI_data_24_0,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_61_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_29_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(24)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X24Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_11_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_11_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_11_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y23",
      INIT => X"D4F550D4FAE8E8A0"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(5),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(0),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput(4),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(5),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y23",
      INIT => X"DDEEDD88D4EED488"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_operation(2),
      ADR0 => MIPS_SC_PROCESSOR_ChosenALUInput(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR5 => N131,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_10438,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(0)
    );
  dmem_write_data_30_dmem_write_data_30_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(2),
      O => dmem_write_data_2_0
    );
  Mmux_dmem_write_data241 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y27",
      INIT => X"FFCC3300FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => TDT4255_COM_processor_enable_9255,
      ADR3 => TDT4255_COM_write_data(30),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_35_Q,
      ADR5 => '1',
      O => dmem_write_data(30)
    );
  Mmux_dmem_write_data231 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y27",
      INIT => X"E2E2E2E2"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(2),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_7_Q,
      ADR1 => TDT4255_COM_processor_enable_9255,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(2)
    );
  instr_data2_23_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y8",
      INIT => X"00000000AEAAAAEE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => instr_data2_23_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_23_0_0_0
    );
  instr_data2_25_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y8",
      INIT => X"0F0F0F0F01000900"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR3 => instr_data2_25_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR0 => MIPS_SC_PROCESSOR_branched1,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_25_0_0_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_146 : X_SFF
    generic map(
      LOC => "SLICE_X25Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_146_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_146_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_146_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_145 : X_SFF
    generic map(
      LOC => "SLICE_X25Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_145_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_145_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_145_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_144 : X_SFF
    generic map(
      LOC => "SLICE_X25Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_144_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_144_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_144_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_143 : X_SFF
    generic map(
      LOC => "SLICE_X25Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_143_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_143_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_143_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  instr_data2_17_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y10",
      INIT => X"3302331133003300"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => instr_data2_17_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_17_0_0_0
    );
  instr_data2_18_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => X"0F0F04030F0F0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR5 => instr_data2_18_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR0 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_18_0_0_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_162 : X_SFF
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_162_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_162_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_162_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_161 : X_SFF
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_161_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_161_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_161_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_160 : X_SFF
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_160_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_160_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_160_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_159 : X_SFF
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_159_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_159_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_159_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_179 : X_SFF
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_179_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_179_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_179_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_178 : X_SFF
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_178_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_178_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_178_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_19_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_19_IN,
      O => MIPS_SC_PROCESSOR_HI_data(19),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R111 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"FFAA00AACCF0CCF0"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(19),
      ADR4 => MIPS_SC_PROCESSOR_HI_data(19),
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_56_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_24_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(19)
    );
  MIPS_SC_PROCESSOR_HI_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_18_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_18_IN,
      O => MIPS_SC_PROCESSOR_HI_data(18),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_17_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_17_IN,
      O => MIPS_SC_PROCESSOR_HI_data(17),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_16_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_16_IN,
      O => MIPS_SC_PROCESSOR_HI_data(16),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R81 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"FCAFFCA00CAF0CA0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR0 => MIPS_SC_PROCESSOR_LO_data(16),
      ADR5 => MIPS_SC_PROCESSOR_HI_data(16),
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_53_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_21_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(16)
    );
  MIPS_SC_PROCESSOR_LO_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_31_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_31_IN,
      O => MIPS_SC_PROCESSOR_LO_data(31),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R281 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"ACACACACFF0FF000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_10_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_42_Q,
      ADR0 => MIPS_SC_PROCESSOR_HI_data(5),
      ADR1 => MIPS_SC_PROCESSOR_LO_data(5),
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(5)
    );
  MIPS_SC_PROCESSOR_LO_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_30_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_30_IN,
      O => MIPS_SC_PROCESSOR_LO_data(30),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_29_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_29_IN,
      O => MIPS_SC_PROCESSOR_LO_data(29),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_28_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_28_IN,
      O => MIPS_SC_PROCESSOR_LO_data(28),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_54 : X_SFF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_54_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_54_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_54_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_53 : X_SFF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_53_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_53_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_53_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_52 : X_SFF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_52_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_52_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_52_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_51 : X_SFF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_51_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_51_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_51_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R181 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => X"FDAD5D0DF8A85808"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR1 => MIPS_SC_PROCESSOR_LO_data(25),
      ADR4 => MIPS_SC_PROCESSOR_HI_data_25_0,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_62_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_30_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(25)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_66 : X_SFF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_66_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_66_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_66_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_65 : X_SFF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_65_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_65_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_65_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_64 : X_SFF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_64_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_64_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_64_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_63 : X_SFF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_63_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_63_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_63_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R28_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"AA55AA55AAAA5555"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9458,
      ADR0 => MIPS_SC_PROCESSOR_operation(2),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(5),
      O => N106
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R29_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => X"F5F50A0AA0A05F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9551,
      ADR4 => MIPS_SC_PROCESSOR_operation(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(6),
      O => N108
    );
  MIPS_SC_PROCESSOR_EXMEM_data_43 : X_SFF
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_43_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_6_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R29 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => X"0110405410014054"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR4 => MIPS_SC_PROCESSOR_operation(1),
      ADR1 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => N108,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result_6_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_42 : X_SFF
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_42_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_5_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R28 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => X"0511014005410110"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR1 => N106,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result_5_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => X"BBBBBB22EEEE8888"
    )
    port map (
      ADR2 => '1',
      ADR5 => MIPS_SC_PROCESSOR_operation(2),
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Propagates_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q,
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput(4),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => X"B4B48787B4B48787"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9307,
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(13),
      O => N90
    );
  MIPS_SC_PROCESSOR_EXMEM_data_51 : X_SFF
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_51_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_14_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_51_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R6 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => X"00060F0300090300"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_operation(3),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR4 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR1 => N92,
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result_14_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_50 : X_SFF
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_50_CLK,
      I => MIPS_SC_PROCESSOR_ALU_Result_13_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_50_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R5 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => X"0151041004510110"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR3 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR1 => N90,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result_13_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => X"CF8EFCE88E8EE8E8"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Propagates_2_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR2 => MIPS_SC_PROCESSOR_operation(2),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput(12),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_0_Q
    );
  dmem_write_data_12_dmem_write_data_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(11),
      O => dmem_write_data_11_0
    );
  Mmux_dmem_write_data41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y27",
      INIT => X"BB88BB88BB88BB88"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => TDT4255_COM_processor_enable_9255,
      ADR3 => TDT4255_COM_write_data(12),
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_17_Q,
      ADR5 => '1',
      O => dmem_write_data(12)
    );
  Mmux_dmem_write_data31 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y27",
      INIT => X"F3F3C0C0"
    )
    port map (
      ADR4 => TDT4255_COM_write_data(11),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_16_Q,
      ADR1 => TDT4255_COM_processor_enable_9255,
      ADR3 => '1',
      ADR0 => '1',
      O => dmem_write_data(11)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_142 : X_SFF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_142_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_142_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_142_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_141 : X_SFF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_141_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_141_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_141_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_140 : X_SFF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_140_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_140_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_140_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_139 : X_SFF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_139_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_139_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_139_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_150 : X_SFF
    generic map(
      LOC => "SLICE_X26Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_150_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_150_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_150_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_149 : X_SFF
    generic map(
      LOC => "SLICE_X26Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_149_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_149_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_149_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_148 : X_SFF
    generic map(
      LOC => "SLICE_X26Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_148_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_148_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_148_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_147 : X_SFF
    generic map(
      LOC => "SLICE_X26Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_147_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_147_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_147_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_154 : X_SFF
    generic map(
      LOC => "SLICE_X26Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_154_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_154_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_154_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_153 : X_SFF
    generic map(
      LOC => "SLICE_X26Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_153_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_153_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_153_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_152 : X_SFF
    generic map(
      LOC => "SLICE_X26Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_152_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_152_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_152_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_151 : X_SFF
    generic map(
      LOC => "SLICE_X26Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_151_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_151_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_151_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_158 : X_SFF
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_158_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_158_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_158_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_157 : X_SFF
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_157_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_157_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_157_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_156 : X_SFF
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_156_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_156_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_156_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_155 : X_SFF
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_155_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_155_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_155_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_170 : X_SFF
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_170_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_170_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_170_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_169 : X_SFF
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_169_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_169_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_169_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_168 : X_SFF
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_168_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_168_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_168_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_167 : X_SFF
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_167_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_167_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_167_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_166 : X_SFF
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_166_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_166_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_166_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_165 : X_SFF
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_165_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_165_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_165_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_164 : X_SFF
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_164_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_164_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_164_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_163 : X_SFF
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_163_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_163_IN,
      O => MIPS_SC_PROCESSOR_EXMEM_data_163_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_7_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_7_IN,
      O => MIPS_SC_PROCESSOR_HI_data(7),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_6_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_6_IN,
      O => MIPS_SC_PROCESSOR_HI_data(6),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_5_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_5_IN,
      O => MIPS_SC_PROCESSOR_HI_data(5),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_4_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_4_IN,
      O => MIPS_SC_PROCESSOR_HI_data(4),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_58 : X_SFF
    generic map(
      LOC => "SLICE_X27Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_58_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_58_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_58_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_57 : X_SFF
    generic map(
      LOC => "SLICE_X27Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_57_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_57_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_57_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_56 : X_SFF
    generic map(
      LOC => "SLICE_X27Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_56_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_56_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_56_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_55 : X_SFF
    generic map(
      LOC => "SLICE_X27Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_55_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_55_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_55_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_62 : X_SFF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_62_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_62_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_62_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_61 : X_SFF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_61_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_61_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_61_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_60 : X_SFF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_60_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_60_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_60_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_59 : X_SFF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_59_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_59_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_59_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2112 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y8",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_19_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(19)
    );
  instr_data2_19_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y10",
      INIT => X"3333333300022002"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR0 => instr_data2_19_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_19_0_0_0
    );
  instr_data2_20_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y11",
      INIT => X"0A0A0A0E0E0A0A0E"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9290,
      ADR1 => instr_data2_20_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_20_0_0_0
    );
  MIPS_SC_PROCESSOR_MEMWB_data_42 : X_SFF
    generic map(
      LOC => "SLICE_X29Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_42_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_42_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_42_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_41 : X_SFF
    generic map(
      LOC => "SLICE_X29Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_41_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_41_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_41_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_40 : X_SFF
    generic map(
      LOC => "SLICE_X29Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_40_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_40_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_40_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_39 : X_SFF
    generic map(
      LOC => "SLICE_X29Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_39_CLK,
      I => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_39_IN,
      O => MIPS_SC_PROCESSOR_MEMWB_data_39_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2291 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y5",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_6_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(6)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2231 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y5",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(2)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2121 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y5",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_1_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(1)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2281 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y5",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_5_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(5)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2131 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y6",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_20_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(20)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2141 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y6",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_21_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(21)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS292 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y6",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_17_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(17)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS282 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y6",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_16_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(16)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2261 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y7",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_3_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(3)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS272 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y7",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_15_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(15)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS252 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y7",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_13_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(13)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2161 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y7",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_23_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(23)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT272 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y8",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_15_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(15)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT292 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y8",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_17_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(17)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS262 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y8",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_14_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(14)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2311 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y9",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_8_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(8)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2251 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y10",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_31_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(31)
    );
  TDT4255_COM_read_addr_3_TDT4255_COM_read_addr_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(0),
      O => dmem_address_wr_0_0
    );
  TDT4255_COM_read_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X30Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_read_addr_3_CLK,
      I => NlwBufferSignal_TDT4255_COM_read_addr_3_IN,
      O => TDT4255_COM_read_addr(3),
      SRST => TDT4255_COM_n0087_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X30Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_read_addr_2_CLK,
      I => NlwBufferSignal_TDT4255_COM_read_addr_2_IN,
      O => TDT4255_COM_read_addr(2),
      SRST => TDT4255_COM_n0087_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X30Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_read_addr_1_CLK,
      I => NlwBufferSignal_TDT4255_COM_read_addr_1_IN,
      O => TDT4255_COM_read_addr(1),
      SRST => TDT4255_COM_n0087_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X30Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_read_addr_0_CLK,
      I => NlwBufferSignal_TDT4255_COM_read_addr_0_IN,
      O => TDT4255_COM_read_addr(0),
      SRST => TDT4255_COM_n0087_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address11 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y23",
      INIT => X"EE44EE44EE44EE44"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => TDT4255_COM_processor_enable_9255,
      ADR1 => TDT4255_COM_read_addr(0),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      ADR5 => '1',
      O => dmem_address(0)
    );
  Mmux_dmem_address_wr11 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y23",
      INIT => X"FA50FA50"
    )
    port map (
      ADR1 => '1',
      ADR2 => TDT4255_COM_write_addr(0),
      ADR0 => TDT4255_COM_processor_enable_9255,
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      O => dmem_address_wr(0)
    );
  TDT4255_COM_write_addr_7_TDT4255_COM_write_addr_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(7),
      O => dmem_address_wr_7_0
    );
  TDT4255_COM_write_addr_7_TDT4255_COM_write_addr_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(6),
      O => dmem_address_wr_6_0
    );
  TDT4255_COM_write_addr_7_TDT4255_COM_write_addr_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(5),
      O => dmem_address_wr_5_0
    );
  TDT4255_COM_write_addr_7_TDT4255_COM_write_addr_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(4),
      O => dmem_address_wr_4_0
    );
  TDT4255_COM_write_addr_7 : X_SFF
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_addr_7_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_addr_7_IN,
      O => TDT4255_COM_write_addr(7),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address81 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => X"FA50FA50FA50FA50"
    )
    port map (
      ADR1 => '1',
      ADR0 => TDT4255_COM_processor_enable_9255,
      ADR2 => TDT4255_COM_read_addr(7),
      ADR4 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      ADR5 => '1',
      O => dmem_address(7)
    );
  Mmux_dmem_address_wr81 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => X"FF55AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => TDT4255_COM_processor_enable_9255,
      ADR2 => '1',
      ADR4 => TDT4255_COM_write_addr(7),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      O => dmem_address_wr(7)
    );
  TDT4255_COM_write_addr_6 : X_SFF
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_addr_6_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_addr_6_IN,
      O => TDT4255_COM_write_addr(6),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address71 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => X"FFAA00AAFFAA00AA"
    )
    port map (
      ADR2 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR0 => TDT4255_COM_read_addr(6),
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      ADR5 => '1',
      O => dmem_address(6)
    );
  Mmux_dmem_address_wr71 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => X"FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR1 => '1',
      ADR2 => TDT4255_COM_write_addr(6),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      O => dmem_address_wr(6)
    );
  TDT4255_COM_write_addr_5 : X_SFF
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_addr_5_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_addr_5_IN,
      O => TDT4255_COM_write_addr(5),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address61 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => X"FFAA00AAFFAA00AA"
    )
    port map (
      ADR2 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR0 => TDT4255_COM_read_addr(5),
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      ADR5 => '1',
      O => dmem_address(5)
    );
  Mmux_dmem_address_wr61 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => X"FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR1 => '1',
      ADR2 => TDT4255_COM_write_addr(5),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      O => dmem_address_wr(5)
    );
  TDT4255_COM_write_addr_4 : X_SFF
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_addr_4_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_addr_4_IN,
      O => TDT4255_COM_write_addr(4),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address51 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => X"FF00CCCCFF00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR1 => TDT4255_COM_read_addr(4),
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      ADR5 => '1',
      O => dmem_address(4)
    );
  Mmux_dmem_address_wr51 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => X"FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR1 => '1',
      ADR2 => TDT4255_COM_write_addr(4),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      O => dmem_address_wr(4)
    );
  TDT4255_COM_write_enable_TDT4255_COM_write_enable_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(1),
      O => dmem_address_wr_1_0
    );
  TDT4255_COM_write_enable_TDT4255_COM_write_enable_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_enable,
      O => dmem_write_enable_0
    );
  TDT4255_COM_write_enable_TDT4255_COM_write_enable_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_status(0),
      O => TDT4255_COM_status_0_0
    );
  TDT4255_COM_write_enable_TDT4255_COM_write_enable_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_status(1),
      O => TDT4255_COM_status_1_0
    );
  Mmux_dmem_address21 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => TDT4255_COM_processor_enable_9255,
      ADR2 => TDT4255_COM_read_addr(1),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      ADR5 => '1',
      O => dmem_address(1)
    );
  Mmux_dmem_address_wr21 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => X"FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR3 => TDT4255_COM_write_addr(1),
      ADR1 => TDT4255_COM_processor_enable_9255,
      ADR2 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      O => dmem_address_wr(1)
    );
  TDT4255_COM_write_enable : X_SFF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_enable_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_enable_IN,
      O => TDT4255_COM_write_enable_11036,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_imem_write_enable_com11 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_enable_11036,
      ADR4 => TDT4255_COM_write_imem_11035,
      ADR5 => '1',
      O => imem_write_enable_com
    );
  Mmux_dmem_write_enable11 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => X"C0C0CFC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => TDT4255_COM_processor_enable_9255,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_135_Q,
      ADR3 => TDT4255_COM_write_enable_11036,
      ADR4 => TDT4255_COM_write_imem_11035,
      O => dmem_write_enable
    );
  TDT4255_COM_write_imem : X_SFF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_imem_CLK,
      I => TDT4255_COM_N12,
      O => TDT4255_COM_write_imem_11035,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_N121 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => X"000F0000000F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR2 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR5 => '1',
      O => TDT4255_COM_N12
    );
  TDT4255_COM_state_n0117_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => X"00F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR2 => TDT4255_COM_state_FSM_FFd1_9425,
      O => TDT4255_COM_n0117(1)
    );
  TDT4255_COM_status_0 : X_SFF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_status_0_CLK,
      I => TDT4255_COM_n0117(1),
      O => TDT4255_COM_status(0),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_processor_enable : X_SFF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_processor_enable_CLK,
      I => TDT4255_COM_state_2_GND_8_o_Mux_18_o,
      O => TDT4255_COM_processor_enable_9255,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_state_n0117_33_1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => X"3030303030303030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR2 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR5 => '1',
      O => TDT4255_COM_state_2_GND_8_o_Mux_18_o
    );
  TDT4255_COM_state_n0117_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => X"EEEEEEEE"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR1 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR4 => '1',
      O => TDT4255_COM_n0117(0)
    );
  TDT4255_COM_status_1 : X_SFF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_status_1_CLK,
      I => TDT4255_COM_n0117(0),
      O => TDT4255_COM_status(1),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_n0090_inv_0_TDT4255_COM_n0090_inv_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_n0108_inv,
      O => TDT4255_COM_n0108_inv_0
    );
  TDT4255_COM_n0090_inv_011 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y29",
      INIT => X"FFBFFFBFFFBFFFBF"
    )
    port map (
      ADR4 => '1',
      ADR3 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR1 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR2 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR0 => reset_IBUF_0,
      ADR5 => '1',
      O => TDT4255_COM_n0090_inv_0
    );
  TDT4255_COM_n0108_inv11 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y29",
      INIT => X"FF3FFF3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR1 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR2 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR4 => '1',
      O => TDT4255_COM_n0108_inv
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT252 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y2",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_13_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(13)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT242 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y2",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_12_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(12)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2271 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y3",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(4)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2301 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y3",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_7_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(7)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2291 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y4",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_6_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(6)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2271 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y5",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(4)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2301 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y5",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_7_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(7)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2261 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y5",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_3_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(3)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT235 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y5",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_11_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(11)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2112 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y6",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_19_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(19)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2111 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y6",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(0)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2281 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y6",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_5_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(5)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2101 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y6",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_18_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(18)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2211 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y7",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_10_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(10)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS242 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y7",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_12_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(12)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2171 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y7",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_24_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(24)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2181 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y7",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_25_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(25)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2311 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y8",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_8_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(8)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2141 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y8",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_21_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(21)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2131 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y8",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_20_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(20)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2321 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y8",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_9_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(9)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT262 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y9",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_14_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(14)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2221 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y9",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_29_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(29)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2212 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y9",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_28_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(28)
    );
  TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(3),
      O => dmem_address_wr_3_0
    );
  TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(2),
      O => dmem_address_wr_2_0
    );
  TDT4255_COM_write_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_addr_3_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_addr_3_IN,
      O => TDT4255_COM_write_addr(3),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_addr_2_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_addr_2_IN,
      O => TDT4255_COM_write_addr(2),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_addr_1_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_addr_1_IN,
      O => TDT4255_COM_write_addr(1),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => X"FFCC00CCFFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR1 => TDT4255_COM_read_addr(3),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      ADR5 => '1',
      O => dmem_address(3)
    );
  Mmux_dmem_address_wr41 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => X"FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => TDT4255_COM_write_addr(3),
      ADR3 => TDT4255_COM_processor_enable_9255,
      ADR1 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      O => dmem_address_wr(3)
    );
  TDT4255_COM_write_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_write_addr_0_CLK,
      I => NlwBufferSignal_TDT4255_COM_write_addr_0_IN,
      O => TDT4255_COM_write_addr(0),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address31 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => X"FF00CCCCFF00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR1 => TDT4255_COM_read_addr(2),
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      ADR5 => '1',
      O => dmem_address(2)
    );
  Mmux_dmem_address_wr31 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => X"FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => TDT4255_COM_write_addr(2),
      ADR4 => TDT4255_COM_processor_enable_9255,
      ADR1 => '1',
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      O => dmem_address_wr(2)
    );
  TDT4255_COM_n0076_inv_0_TDT4255_COM_n0076_inv_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_n0087_inv_0,
      O => TDT4255_COM_n0087_inv_0_0
    );
  TDT4255_COM_n0076_inv_01 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y24",
      INIT => X"FFFAFFF5FFFAFFF5"
    )
    port map (
      ADR1 => '1',
      ADR4 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR0 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR2 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR3 => reset_IBUF_0,
      ADR5 => '1',
      O => TDT4255_COM_n0076_inv_0
    );
  TDT4255_COM_n0087_inv_01 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y24",
      INIT => X"FFF5FFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR0 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR2 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR3 => reset_IBUF_0,
      O => TDT4255_COM_n0087_inv_0
    );
  TDT4255_COM_read_addr_7 : X_SFF
    generic map(
      LOC => "SLICE_X31Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_read_addr_7_CLK,
      I => NlwBufferSignal_TDT4255_COM_read_addr_7_IN,
      O => TDT4255_COM_read_addr(7),
      SRST => TDT4255_COM_n0087_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_6 : X_SFF
    generic map(
      LOC => "SLICE_X31Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_read_addr_6_CLK,
      I => NlwBufferSignal_TDT4255_COM_read_addr_6_IN,
      O => TDT4255_COM_read_addr(6),
      SRST => TDT4255_COM_n0087_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_5 : X_SFF
    generic map(
      LOC => "SLICE_X31Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_read_addr_5_CLK,
      I => NlwBufferSignal_TDT4255_COM_read_addr_5_IN,
      O => TDT4255_COM_read_addr(5),
      SRST => TDT4255_COM_n0087_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_4 : X_SFF
    generic map(
      LOC => "SLICE_X31Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_read_addr_4_CLK,
      I => NlwBufferSignal_TDT4255_COM_read_addr_4_IN,
      O => TDT4255_COM_read_addr(4),
      SRST => TDT4255_COM_n0087_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_state_2_GND_8_o_Mux_17_o_TDT4255_COM_state_2_GND_8_o_Mux_17_o_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_31_BRB1_pack_1,
      O => TDT4255_COM_internal_data_out_31_BRB1_9480
    );
  TDT4255_COM_state_2_GND_8_o_Mux_17_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y26",
      INIT => X"000FFF00000FFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR2 => TDT4255_COM_state_FSM_FFd1_9425,
      ADR5 => '1',
      O => TDT4255_COM_state_2_GND_8_o_Mux_17_o
    );
  TDT4255_COM_internal_data_out_31_BRB1_rstpot : X_LUT5
    generic map(
      LOC => "SLICE_X31Y26",
      INIT => X"F0C00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR4 => TDT4255_COM_state_FSM_FFd3_9424,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9423,
      ADR2 => TDT4255_COM_state_FSM_FFd1_9425,
      O => TDT4255_COM_internal_data_out_31_BRB1_rstpot_8718
    );
  TDT4255_COM_internal_data_out_31_BRB1 : X_FF
    generic map(
      LOC => "SLICE_X31Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_31_BRB1_CLK,
      I => TDT4255_COM_internal_data_out_31_BRB1_rstpot_8718,
      O => TDT4255_COM_internal_data_out_31_BRB1_pack_1,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2231 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y2",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_2_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(2)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2121 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y3",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(1)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2111 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y3",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(0)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2321 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y4",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_9_Q,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(9)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2211 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y6",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_10_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(10)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2251 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y7",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_31_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(31)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2221 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y7",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_29_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(29)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2212 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y7",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_28_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(28)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2191 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y7",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_26_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(26)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2101 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y8",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_18_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(18)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2181 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y8",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_25_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(25)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2241 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y9",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_30_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(30)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2191 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y9",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_26_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(26)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2151 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y6",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_22_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(22)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT282 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y6",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_16_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(16)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS235 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y7",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_11_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(11)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2241 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y7",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_30_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(30)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2201 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y7",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_27_Q,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10640,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10641,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10561,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10562,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10563,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(27)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2151 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y8",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_22_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(22)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2171 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y8",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_24_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(24)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2161 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y8",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_23_Q,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(23)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2201 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y9",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_27_Q,
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10564,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10565,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10566,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10567,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10568,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(27)
    );
  TDT4255_COM_internal_data_out_10_BRB0_TDT4255_COM_internal_data_out_10_BRB0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_11_BRB0_8883,
      O => TDT4255_COM_internal_data_out_11_BRB0_0
    );
  TDT4255_COM_internal_data_out_10_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X33Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_10_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_10_BRB0_IN,
      O => TDT4255_COM_internal_data_out_10_BRB0_9511,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_11_rt : X_LUT5
    generic map(
      LOC => "SLICE_X33Y27",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => dmem_data_in(11),
      O => dmem_data_in_11_rt_8879
    );
  TDT4255_COM_internal_data_out_11_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X33Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_11_BRB0_CLK,
      I => dmem_data_in_11_rt_8879,
      O => TDT4255_COM_internal_data_out_11_BRB0_8883,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_0_BRB0_TDT4255_COM_internal_data_out_0_BRB0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_1_BRB0_8898,
      O => TDT4255_COM_internal_data_out_1_BRB0_0
    );
  TDT4255_COM_internal_data_out_0_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y26",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_0_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_0_BRB0_IN,
      O => TDT4255_COM_internal_data_out_0_BRB0_9510,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_7_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y26",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_7_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_7_BRB0_IN,
      O => TDT4255_COM_internal_data_out_7_BRB0_9622,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_3_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y26",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_3_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_3_BRB0_IN,
      O => TDT4255_COM_internal_data_out_3_BRB0_9591,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_1_rt : X_LUT5
    generic map(
      LOC => "SLICE_X34Y26",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => dmem_data_in(1),
      O => dmem_data_in_1_rt_8896
    );
  TDT4255_COM_internal_data_out_1_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y26",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_1_BRB0_CLK,
      I => dmem_data_in_1_rt_8896,
      O => TDT4255_COM_internal_data_out_1_BRB0_8898,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_19_BRB0_TDT4255_COM_internal_data_out_19_BRB0_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_2_BRB0_8904,
      O => TDT4255_COM_internal_data_out_2_BRB0_0
    );
  TDT4255_COM_internal_data_out_19_BRB0_TDT4255_COM_internal_data_out_19_BRB0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_26_BRB0_8910,
      O => TDT4255_COM_internal_data_out_26_BRB0_0
    );
  TDT4255_COM_internal_data_out_19_BRB0_TDT4255_COM_internal_data_out_19_BRB0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_24_BRB0_8916,
      O => TDT4255_COM_internal_data_out_24_BRB0_0
    );
  TDT4255_COM_internal_data_out_19_BRB0_TDT4255_COM_internal_data_out_19_BRB0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_30_BRB0_8921,
      O => TDT4255_COM_internal_data_out_30_BRB0_0
    );
  TDT4255_COM_internal_data_out_19_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_19_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_19_BRB0_IN,
      O => TDT4255_COM_internal_data_out_19_BRB0_9558,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_2_rt : X_LUT5
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => dmem_data_in(2),
      O => dmem_data_in_2_rt_8900
    );
  TDT4255_COM_internal_data_out_2_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_2_BRB0_CLK,
      I => dmem_data_in_2_rt_8900,
      O => TDT4255_COM_internal_data_out_2_BRB0_8904,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_25_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_25_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_25_BRB0_IN,
      O => TDT4255_COM_internal_data_out_25_BRB0_9595,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_26_rt : X_LUT5
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => dmem_data_in(26),
      O => dmem_data_in_26_rt_8911
    );
  TDT4255_COM_internal_data_out_26_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_26_BRB0_CLK,
      I => dmem_data_in_26_rt_8911,
      O => TDT4255_COM_internal_data_out_26_BRB0_8910,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_23_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_23_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_23_BRB0_IN,
      O => TDT4255_COM_internal_data_out_23_BRB0_9579,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_24_rt : X_LUT5
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => dmem_data_in(24),
      O => dmem_data_in_24_rt_8914
    );
  TDT4255_COM_internal_data_out_24_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_24_BRB0_CLK,
      I => dmem_data_in_24_rt_8914,
      O => TDT4255_COM_internal_data_out_24_BRB0_8916,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_22_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_22_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_22_BRB0_IN,
      O => TDT4255_COM_internal_data_out_22_BRB0_9578,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_30_rt : X_LUT5
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => dmem_data_in(30),
      O => dmem_data_in_30_rt_8917
    );
  TDT4255_COM_internal_data_out_30_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_30_BRB0_CLK,
      I => dmem_data_in_30_rt_8917,
      O => TDT4255_COM_internal_data_out_30_BRB0_8921,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_4_BRB0_TDT4255_COM_internal_data_out_4_BRB0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_31_BRB0_8930,
      O => TDT4255_COM_internal_data_out_31_BRB0_0
    );
  TDT4255_COM_internal_data_out_4_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y28",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_4_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_4_BRB0_IN,
      O => TDT4255_COM_internal_data_out_4_BRB0_9613,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_5_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y28",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_5_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_5_BRB0_IN,
      O => TDT4255_COM_internal_data_out_5_BRB0_9614,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X34Y28",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => dmem_data_in(31),
      O => dmem_data_in_31_rt_8931
    );
  TDT4255_COM_internal_data_out_31_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y28",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_31_BRB0_CLK,
      I => dmem_data_in_31_rt_8931,
      O => TDT4255_COM_internal_data_out_31_BRB0_8930,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_17_BRB0_TDT4255_COM_internal_data_out_17_BRB0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_18_BRB0_8938,
      O => TDT4255_COM_internal_data_out_18_BRB0_0
    );
  TDT4255_COM_internal_data_out_17_BRB0_TDT4255_COM_internal_data_out_17_BRB0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_16_BRB0_8943,
      O => TDT4255_COM_internal_data_out_16_BRB0_0
    );
  TDT4255_COM_internal_data_out_17_BRB0_TDT4255_COM_internal_data_out_17_BRB0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_21_BRB0_8948,
      O => TDT4255_COM_internal_data_out_21_BRB0_0
    );
  TDT4255_COM_internal_data_out_17_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_17_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_17_BRB0_IN,
      O => TDT4255_COM_internal_data_out_17_BRB0_9534,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_18_rt : X_LUT5
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => dmem_data_in(18),
      O => dmem_data_in_18_rt_8936
    );
  TDT4255_COM_internal_data_out_18_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_18_BRB0_CLK,
      I => dmem_data_in_18_rt_8936,
      O => TDT4255_COM_internal_data_out_18_BRB0_8938,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_20_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_20_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_20_BRB0_IN,
      O => TDT4255_COM_internal_data_out_20_BRB0_9566,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_16_rt : X_LUT5
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => dmem_data_in(16),
      O => dmem_data_in_16_rt_8939
    );
  TDT4255_COM_internal_data_out_16_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_16_BRB0_CLK,
      I => dmem_data_in_16_rt_8939,
      O => TDT4255_COM_internal_data_out_16_BRB0_8943,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_15_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_15_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_15_BRB0_IN,
      O => TDT4255_COM_internal_data_out_15_BRB0_9522,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_21_rt : X_LUT5
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => dmem_data_in(21),
      O => dmem_data_in_21_rt_8945
    );
  TDT4255_COM_internal_data_out_21_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_21_BRB0_CLK,
      I => dmem_data_in_21_rt_8945,
      O => TDT4255_COM_internal_data_out_21_BRB0_8948,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_22_TDT4255_COM_bus_data_out_22_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(23),
      O => TDT4255_COM_bus_data_out_23_0
    );
  TDT4255_COM_bus_data_out_22_TDT4255_COM_bus_data_out_22_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(31),
      O => TDT4255_COM_bus_data_out_31_0
    );
  TDT4255_COM_bus_data_out_22_TDT4255_COM_bus_data_out_22_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(20),
      O => TDT4255_COM_bus_data_out_20_0
    );
  TDT4255_COM_bus_data_out_22_TDT4255_COM_bus_data_out_22_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(18),
      O => TDT4255_COM_bus_data_out_18_0
    );
  TDT4255_COM_bus_data_out_22 : X_SFF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_22_CLK,
      I => TDT4255_COM_internal_data_out(9),
      O => TDT4255_COM_bus_data_out(22),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT321 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => TDT4255_COM_internal_data_out_9_BRB0_0,
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(9)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT311 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => TDT4255_COM_internal_data_out_8_BRB0_9570,
      ADR4 => '1',
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(8)
    );
  TDT4255_COM_bus_data_out_23 : X_SFF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_23_CLK,
      I => TDT4255_COM_internal_data_out(8),
      O => TDT4255_COM_bus_data_out(23),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_21 : X_SFF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_21_CLK,
      I => TDT4255_COM_internal_data_out(10),
      O => TDT4255_COM_bus_data_out(21),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => X"A0A0A0A0A0A0A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => TDT4255_COM_internal_data_out_10_BRB0_9511,
      ADR2 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(10)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT11 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => TDT4255_COM_internal_data_out_0_BRB0_9510,
      ADR3 => '1',
      ADR2 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(0)
    );
  TDT4255_COM_bus_data_out_31 : X_SFF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_31_CLK,
      I => TDT4255_COM_internal_data_out(0),
      O => TDT4255_COM_bus_data_out(31),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_19 : X_SFF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_19_CLK,
      I => TDT4255_COM_internal_data_out(12),
      O => TDT4255_COM_bus_data_out(19),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => TDT4255_COM_internal_data_out_12_BRB0_9515,
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(12)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => TDT4255_COM_internal_data_out_11_BRB0_0,
      ADR2 => '1',
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(11)
    );
  TDT4255_COM_bus_data_out_20 : X_SFF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_20_CLK,
      I => TDT4255_COM_internal_data_out(11),
      O => TDT4255_COM_bus_data_out(20),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_17 : X_SFF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_17_CLK,
      I => TDT4255_COM_internal_data_out(14),
      O => TDT4255_COM_bus_data_out(17),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => TDT4255_COM_internal_data_out_14_BRB0_0,
      ADR1 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(14)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT51 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => TDT4255_COM_internal_data_out_13_BRB0_0,
      ADR3 => '1',
      ADR1 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(13)
    );
  TDT4255_COM_bus_data_out_18 : X_SFF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_18_CLK,
      I => TDT4255_COM_internal_data_out(13),
      O => TDT4255_COM_bus_data_out(18),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_6_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y26",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_6_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_6_BRB0_IN,
      O => TDT4255_COM_internal_data_out_6_BRB0_9621,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_8_BRB0_TDT4255_COM_internal_data_out_8_BRB0_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_9_BRB0_8994,
      O => TDT4255_COM_internal_data_out_9_BRB0_0
    );
  TDT4255_COM_internal_data_out_8_BRB0_TDT4255_COM_internal_data_out_8_BRB0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_14_BRB0_9000,
      O => TDT4255_COM_internal_data_out_14_BRB0_0
    );
  TDT4255_COM_internal_data_out_8_BRB0_TDT4255_COM_internal_data_out_8_BRB0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_13_BRB0_9006,
      O => TDT4255_COM_internal_data_out_13_BRB0_0
    );
  TDT4255_COM_internal_data_out_8_BRB0_TDT4255_COM_internal_data_out_8_BRB0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out_28_BRB0_9011,
      O => TDT4255_COM_internal_data_out_28_BRB0_0
    );
  TDT4255_COM_internal_data_out_8_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_8_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_8_BRB0_IN,
      O => TDT4255_COM_internal_data_out_8_BRB0_9570,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_9_rt : X_LUT5
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => dmem_data_in(9),
      O => dmem_data_in_9_rt_8990
    );
  TDT4255_COM_internal_data_out_9_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_9_BRB0_CLK,
      I => dmem_data_in_9_rt_8990,
      O => TDT4255_COM_internal_data_out_9_BRB0_8994,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_12_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_12_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_12_BRB0_IN,
      O => TDT4255_COM_internal_data_out_12_BRB0_9515,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_14_rt : X_LUT5
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => dmem_data_in(14),
      O => dmem_data_in_14_rt_9001
    );
  TDT4255_COM_internal_data_out_14_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_14_BRB0_CLK,
      I => dmem_data_in_14_rt_9001,
      O => TDT4255_COM_internal_data_out_14_BRB0_9000,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_29_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_29_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_29_BRB0_IN,
      O => TDT4255_COM_internal_data_out_29_BRB0_9563,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_13_rt : X_LUT5
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => dmem_data_in(13),
      O => dmem_data_in_13_rt_9004
    );
  TDT4255_COM_internal_data_out_13_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_13_BRB0_CLK,
      I => dmem_data_in_13_rt_9004,
      O => TDT4255_COM_internal_data_out_13_BRB0_9006,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_27_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_27_BRB0_CLK,
      I => NlwBufferSignal_TDT4255_COM_internal_data_out_27_BRB0_IN,
      O => TDT4255_COM_internal_data_out_27_BRB0_9618,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  dmem_data_in_28_rt : X_LUT5
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => dmem_data_in(28),
      O => dmem_data_in_28_rt_9007
    );
  TDT4255_COM_internal_data_out_28_BRB0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv_0,
      CLK => NlwBufferSignal_TDT4255_COM_internal_data_out_28_BRB0_CLK,
      I => dmem_data_in_28_rt_9007,
      O => TDT4255_COM_internal_data_out_28_BRB0_9011,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_30_TDT4255_COM_bus_data_out_30_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(12),
      O => TDT4255_COM_bus_data_out_12_0
    );
  TDT4255_COM_bus_data_out_30_TDT4255_COM_bus_data_out_30_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(0),
      O => TDT4255_COM_bus_data_out_0_0
    );
  TDT4255_COM_bus_data_out_30_TDT4255_COM_bus_data_out_30_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(27),
      O => TDT4255_COM_bus_data_out_27_0
    );
  TDT4255_COM_bus_data_out_30_TDT4255_COM_bus_data_out_30_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(25),
      O => TDT4255_COM_bus_data_out_25_0
    );
  TDT4255_COM_bus_data_out_30 : X_SFF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_30_CLK,
      I => TDT4255_COM_internal_data_out(1),
      O => TDT4255_COM_bus_data_out(30),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT121 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => TDT4255_COM_internal_data_out_1_BRB0_0,
      ADR0 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(1)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT111 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => X"AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => TDT4255_COM_internal_data_out_19_BRB0_9558,
      ADR2 => '1',
      ADR0 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(19)
    );
  TDT4255_COM_bus_data_out_12 : X_SFF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_12_CLK,
      I => TDT4255_COM_internal_data_out(19),
      O => TDT4255_COM_bus_data_out(12),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_28 : X_SFF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_28_CLK,
      I => TDT4255_COM_internal_data_out(3),
      O => TDT4255_COM_bus_data_out(28),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT261 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => TDT4255_COM_internal_data_out_3_BRB0_9591,
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(3)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT251 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => TDT4255_COM_internal_data_out_31_BRB0_0,
      ADR2 => '1',
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(31)
    );
  TDT4255_COM_bus_data_out_0 : X_SFF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_0_CLK,
      I => TDT4255_COM_internal_data_out(31),
      O => TDT4255_COM_bus_data_out(0),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_26 : X_SFF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_26_CLK,
      I => TDT4255_COM_internal_data_out(5),
      O => TDT4255_COM_bus_data_out(26),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT281 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => TDT4255_COM_internal_data_out_5_BRB0_9614,
      ADR2 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(5)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT271 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => TDT4255_COM_internal_data_out_4_BRB0_9613,
      ADR3 => '1',
      ADR2 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(4)
    );
  TDT4255_COM_bus_data_out_27 : X_SFF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_27_CLK,
      I => TDT4255_COM_internal_data_out(4),
      O => TDT4255_COM_bus_data_out(27),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_24 : X_SFF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_24_CLK,
      I => TDT4255_COM_internal_data_out(7),
      O => TDT4255_COM_bus_data_out(24),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT301 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => TDT4255_COM_internal_data_out_7_BRB0_9622,
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(7)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT291 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_internal_data_out_6_BRB0_9621,
      ADR3 => '1',
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(6)
    );
  TDT4255_COM_bus_data_out_25 : X_SFF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_25_CLK,
      I => TDT4255_COM_internal_data_out(6),
      O => TDT4255_COM_bus_data_out(25),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_6_TDT4255_COM_bus_data_out_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(7),
      O => TDT4255_COM_bus_data_out_7_0
    );
  TDT4255_COM_bus_data_out_6_TDT4255_COM_bus_data_out_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(5),
      O => TDT4255_COM_bus_data_out_5_0
    );
  TDT4255_COM_bus_data_out_6_TDT4255_COM_bus_data_out_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(3),
      O => TDT4255_COM_bus_data_out_3_0
    );
  TDT4255_COM_bus_data_out_6_TDT4255_COM_bus_data_out_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(29),
      O => TDT4255_COM_bus_data_out_29_0
    );
  TDT4255_COM_bus_data_out_6 : X_SFF
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_6_CLK,
      I => TDT4255_COM_internal_data_out(25),
      O => TDT4255_COM_bus_data_out(6),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT181 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => TDT4255_COM_internal_data_out_25_BRB0_9595,
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(25)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT171 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_internal_data_out_24_BRB0_0,
      ADR4 => '1',
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(24)
    );
  TDT4255_COM_bus_data_out_7 : X_SFF
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_7_CLK,
      I => TDT4255_COM_internal_data_out(24),
      O => TDT4255_COM_bus_data_out(7),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_4 : X_SFF
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_4_CLK,
      I => TDT4255_COM_internal_data_out(27),
      O => TDT4255_COM_bus_data_out(4),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT201 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => TDT4255_COM_internal_data_out_27_BRB0_9618,
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(27)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT191 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_internal_data_out_26_BRB0_0,
      ADR4 => '1',
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(26)
    );
  TDT4255_COM_bus_data_out_5 : X_SFF
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_5_CLK,
      I => TDT4255_COM_internal_data_out(26),
      O => TDT4255_COM_bus_data_out(5),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_2 : X_SFF
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_2_CLK,
      I => TDT4255_COM_internal_data_out(29),
      O => TDT4255_COM_bus_data_out(2),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT221 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => TDT4255_COM_internal_data_out_29_BRB0_9563,
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(29)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT211 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_internal_data_out_28_BRB0_0,
      ADR3 => '1',
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(28)
    );
  TDT4255_COM_bus_data_out_3 : X_SFF
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_3_CLK,
      I => TDT4255_COM_internal_data_out(28),
      O => TDT4255_COM_bus_data_out(3),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_1 : X_SFF
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_1_CLK,
      I => TDT4255_COM_internal_data_out(30),
      O => TDT4255_COM_bus_data_out(1),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT241 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => TDT4255_COM_internal_data_out_30_BRB0_0,
      ADR1 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(30)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT231 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => X"88888888"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => TDT4255_COM_internal_data_out_2_BRB0_0,
      ADR3 => '1',
      ADR1 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(2)
    );
  TDT4255_COM_bus_data_out_29 : X_SFF
    generic map(
      LOC => "SLICE_X36Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_29_CLK,
      I => TDT4255_COM_internal_data_out(2),
      O => TDT4255_COM_bus_data_out(29),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_15_TDT4255_COM_bus_data_out_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(16),
      O => TDT4255_COM_bus_data_out_16_0
    );
  TDT4255_COM_bus_data_out_15_TDT4255_COM_bus_data_out_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(14),
      O => TDT4255_COM_bus_data_out_14_0
    );
  TDT4255_COM_bus_data_out_15_TDT4255_COM_bus_data_out_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(11),
      O => TDT4255_COM_bus_data_out_11_0
    );
  TDT4255_COM_bus_data_out_15_TDT4255_COM_bus_data_out_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(9),
      O => TDT4255_COM_bus_data_out_9_0
    );
  TDT4255_COM_bus_data_out_15 : X_SFF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_15_CLK,
      I => TDT4255_COM_internal_data_out(16),
      O => TDT4255_COM_bus_data_out(15),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => TDT4255_COM_internal_data_out_16_BRB0_0,
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(16)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT71 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_internal_data_out_15_BRB0_9522,
      ADR4 => '1',
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(15)
    );
  TDT4255_COM_bus_data_out_16 : X_SFF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_16_CLK,
      I => TDT4255_COM_internal_data_out(15),
      O => TDT4255_COM_bus_data_out(16),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_13 : X_SFF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_13_CLK,
      I => TDT4255_COM_internal_data_out(18),
      O => TDT4255_COM_bus_data_out(13),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => TDT4255_COM_internal_data_out_18_BRB0_0,
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(18)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT91 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_internal_data_out_17_BRB0_9534,
      ADR4 => '1',
      ADR3 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(17)
    );
  TDT4255_COM_bus_data_out_14 : X_SFF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_14_CLK,
      I => TDT4255_COM_internal_data_out(17),
      O => TDT4255_COM_bus_data_out(14),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_10 : X_SFF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_10_CLK,
      I => TDT4255_COM_internal_data_out(21),
      O => TDT4255_COM_bus_data_out(10),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT141 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => TDT4255_COM_internal_data_out_21_BRB0_0,
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(21)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT131 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => TDT4255_COM_internal_data_out_20_BRB0_9566,
      ADR3 => '1',
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(20)
    );
  TDT4255_COM_bus_data_out_11 : X_SFF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_11_CLK,
      I => TDT4255_COM_internal_data_out(20),
      O => TDT4255_COM_bus_data_out(11),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_8 : X_SFF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_8_CLK,
      I => TDT4255_COM_internal_data_out(23),
      O => TDT4255_COM_bus_data_out(8),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT161 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => TDT4255_COM_internal_data_out_23_BRB0_9579,
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      ADR5 => '1',
      O => TDT4255_COM_internal_data_out(23)
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT151 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => TDT4255_COM_internal_data_out_22_BRB0_9578,
      ADR2 => '1',
      ADR4 => TDT4255_COM_internal_data_out_31_BRB1_9480,
      O => TDT4255_COM_internal_data_out(22)
    );
  TDT4255_COM_bus_data_out_9 : X_SFF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_TDT4255_COM_bus_data_out_9_CLK,
      I => TDT4255_COM_internal_data_out(22),
      O => TDT4255_COM_bus_data_out(9),
      SRST => TDT4255_COM_n0090_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(15)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(14)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(13)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(12)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(11)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(10)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(4)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(3)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(2)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(1)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIBDI(0)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(15)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(14)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(13)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(12)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(11)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(10)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(4)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(3)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(2)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(1)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIADI(0)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_20_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_19_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_18_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_17_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_16_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(15)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(14)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(13)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(12)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(11)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(10)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(4)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(3)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(2)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(1)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIBDI(0)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(15)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(14)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(13)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(12)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(11)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(10)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(4)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(3)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(2)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(1)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIADI(0)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_25_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_24_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_23_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_22_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_21_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(15)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(14)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(13)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(12)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(11)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(10)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(4)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(3)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(2)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(1)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIBDI(0)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(15)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(14)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(13)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(12)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(11)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(10)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(4)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(3)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(2)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(1)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIADI(0)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_20_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_19_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_18_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_17_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data2_16_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR(5)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRAWRADDR_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(7),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(12)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRAWRADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(6),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(11)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRAWRADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(5),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(10)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRAWRADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(4),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(9)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRAWRADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(3),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(8)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRAWRADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(2),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(7)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRAWRADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(1),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(6)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRAWRADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(0),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRAWRADDR(5)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(31),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(15)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(30),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(14)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(29),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(13)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(28),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(12)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(27),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(11)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(26),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(10)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(25),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(9)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(24),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(8)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(23),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(7)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(22),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(6)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(21),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(5)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(20),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(4)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(19),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(3)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(18),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(2)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(17),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(1)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIBDI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(16),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIBDI(0)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(15),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(15)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(14),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(14)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(13),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(13)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(12),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(12)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(11),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(11)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(10),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(10)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(9),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(9)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(8),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(8)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(7),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(7)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(6),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(6)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(5),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(5)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(4),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(4)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(3),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(3)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(2),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(2)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(1),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(1)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_DIADI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(0),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_DIADI(0)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRBRDADDR_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(7),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(12)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRBRDADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(6),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(11)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRBRDADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(10)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRBRDADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(9)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRBRDADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(8)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRBRDADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(7)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRBRDADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(6)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM_ADDRBRDADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(0),
      O => NlwBufferSignal_INST_MEM_Mram_MEM_ADDRBRDADDR(5)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRAWRADDR_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr_7_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(12)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRAWRADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr_6_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(11)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRAWRADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr_5_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(10)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRAWRADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr_4_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(9)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRAWRADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr_3_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(8)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRAWRADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr_2_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(7)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRAWRADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr_1_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(6)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRAWRADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr_0_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRAWRADDR(5)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_31_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(15)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(30),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(14)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(29),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(13)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_28_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(12)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(27),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(11)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_26_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(10)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(25),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(9)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_24_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(8)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(23),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(7)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_22_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(6)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(21),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(5)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_20_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(4)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_19_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(3)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(18),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(2)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_17_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(1)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIBDI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(16),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIBDI(0)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_15_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(15)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(14),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(14)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_13_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(13)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(12),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(12)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_11_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(11)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(10),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(10)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(9),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(9)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_8_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(8)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(7),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(7)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_6_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(6)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(5),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(5)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_4_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(4)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(3),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(3)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_2_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(2)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(1),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(1)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_DIADI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data_0_0,
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_DIADI(0)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRBRDADDR_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address(7),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(12)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRBRDADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address(6),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(11)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRBRDADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address(5),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(10)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRBRDADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address(4),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(9)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRBRDADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address(3),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(8)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRBRDADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address(2),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(7)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRBRDADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address(1),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(6)
    );
  NlwBufferBlock_DATA_MEM_Mram_MEM_ADDRBRDADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address(0),
      O => NlwBufferSignal_DATA_MEM_Mram_MEM_ADDRBRDADDR(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(15)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(14)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(13)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(12)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(11)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(10)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(4)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(3)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(2)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(1)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIBDI(0)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(15)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(14)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(13)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(12)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(11)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(10)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(5)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(4)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(3)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(2)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(1)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIADI(0)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_25_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(9)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_24_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(8)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_23_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(7)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_22_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(6)
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_data_21_0_0_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR(5)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRAWRADDR_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(7),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(12)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRAWRADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(6),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(11)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRAWRADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(5),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(10)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRAWRADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(4),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(9)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRAWRADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(3),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(8)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRAWRADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(2),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(7)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRAWRADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(1),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(6)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRAWRADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_addr(0),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRAWRADDR(5)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(31),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(15)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(30),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(14)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(29),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(13)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(28),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(12)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(27),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(11)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(26),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(10)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(25),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(9)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(24),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(8)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(23),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(7)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(22),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(6)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(21),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(5)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(20),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(4)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(19),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(3)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(18),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(2)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(17),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(1)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIBDI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(16),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIBDI(0)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_15_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(15),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(15)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_14_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(14),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(14)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_13_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(13),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(13)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(12),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(12)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(11),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(11)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(10),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(10)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(9),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(9)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(8),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(8)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(7),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(7)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(6),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(6)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(5),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(5)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_4_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(4),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(4)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_3_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(3),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(3)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_2_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(2),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(2)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_1_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(1),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(1)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_DIADI_0_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(0),
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_DIADI(0)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRBRDADDR_12_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2_7_0,
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(12)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRBRDADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2_6_0,
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(11)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRBRDADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2_5_0,
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(10)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRBRDADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2_4_0,
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(9)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRBRDADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2_3_0,
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(8)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRBRDADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2_2_0,
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(7)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRBRDADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2_1_0,
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(6)
    );
  NlwBufferBlock_INST_MEM_Mram_MEM1_ADDRBRDADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2_0_0,
      O => NlwBufferSignal_INST_MEM_Mram_MEM1_ADDRBRDADDR(5)
    );
  NlwBufferBlock_bus_data_out_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_0_0,
      O => NlwBufferSignal_bus_data_out_0_OBUF_I
    );
  NlwBufferBlock_bus_data_out_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(1),
      O => NlwBufferSignal_bus_data_out_1_OBUF_I
    );
  NlwBufferBlock_bus_data_out_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(2),
      O => NlwBufferSignal_bus_data_out_2_OBUF_I
    );
  NlwBufferBlock_bus_data_out_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_3_0,
      O => NlwBufferSignal_bus_data_out_3_OBUF_I
    );
  NlwBufferBlock_bus_data_out_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(4),
      O => NlwBufferSignal_bus_data_out_4_OBUF_I
    );
  NlwBufferBlock_bus_data_out_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_5_0,
      O => NlwBufferSignal_bus_data_out_5_OBUF_I
    );
  NlwBufferBlock_bus_data_out_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(6),
      O => NlwBufferSignal_bus_data_out_6_OBUF_I
    );
  NlwBufferBlock_bus_data_out_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_7_0,
      O => NlwBufferSignal_bus_data_out_7_OBUF_I
    );
  NlwBufferBlock_bus_data_out_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(8),
      O => NlwBufferSignal_bus_data_out_8_OBUF_I
    );
  NlwBufferBlock_bus_data_out_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_9_0,
      O => NlwBufferSignal_bus_data_out_9_OBUF_I
    );
  NlwBufferBlock_bus_data_out_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(10),
      O => NlwBufferSignal_bus_data_out_10_OBUF_I
    );
  NlwBufferBlock_bus_data_out_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_11_0,
      O => NlwBufferSignal_bus_data_out_11_OBUF_I
    );
  NlwBufferBlock_bus_data_out_20_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_20_0,
      O => NlwBufferSignal_bus_data_out_20_OBUF_I
    );
  NlwBufferBlock_bus_data_out_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_12_0,
      O => NlwBufferSignal_bus_data_out_12_OBUF_I
    );
  NlwBufferBlock_bus_data_out_21_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(21),
      O => NlwBufferSignal_bus_data_out_21_OBUF_I
    );
  NlwBufferBlock_bus_data_out_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(13),
      O => NlwBufferSignal_bus_data_out_13_OBUF_I
    );
  NlwBufferBlock_bus_data_out_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(30),
      O => NlwBufferSignal_bus_data_out_30_OBUF_I
    );
  NlwBufferBlock_bus_data_out_22_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(22),
      O => NlwBufferSignal_bus_data_out_22_OBUF_I
    );
  NlwBufferBlock_bus_data_out_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_14_0,
      O => NlwBufferSignal_bus_data_out_14_OBUF_I
    );
  NlwBufferBlock_bus_data_out_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_31_0,
      O => NlwBufferSignal_bus_data_out_31_OBUF_I
    );
  NlwBufferBlock_bus_data_out_23_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_23_0,
      O => NlwBufferSignal_bus_data_out_23_OBUF_I
    );
  NlwBufferBlock_bus_data_out_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(15),
      O => NlwBufferSignal_bus_data_out_15_OBUF_I
    );
  NlwBufferBlock_bus_data_out_24_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(24),
      O => NlwBufferSignal_bus_data_out_24_OBUF_I
    );
  NlwBufferBlock_bus_data_out_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_16_0,
      O => NlwBufferSignal_bus_data_out_16_OBUF_I
    );
  NlwBufferBlock_bus_data_out_25_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_25_0,
      O => NlwBufferSignal_bus_data_out_25_OBUF_I
    );
  NlwBufferBlock_bus_data_out_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(17),
      O => NlwBufferSignal_bus_data_out_17_OBUF_I
    );
  NlwBufferBlock_bus_data_out_26_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(26),
      O => NlwBufferSignal_bus_data_out_26_OBUF_I
    );
  NlwBufferBlock_bus_data_out_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_18_0,
      O => NlwBufferSignal_bus_data_out_18_OBUF_I
    );
  NlwBufferBlock_bus_data_out_27_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_27_0,
      O => NlwBufferSignal_bus_data_out_27_OBUF_I
    );
  NlwBufferBlock_bus_data_out_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(19),
      O => NlwBufferSignal_bus_data_out_19_OBUF_I
    );
  NlwBufferBlock_bus_data_out_28_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out(28),
      O => NlwBufferSignal_bus_data_out_28_OBUF_I
    );
  NlwBufferBlock_bus_data_out_29_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_bus_data_out_29_0,
      O => NlwBufferSignal_bus_data_out_29_OBUF_I
    );
  NlwBufferBlock_status_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_status_0_0,
      O => NlwBufferSignal_status_30_OBUF_I
    );
  NlwBufferBlock_status_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_status_1_0,
      O => NlwBufferSignal_status_31_OBUF_I
    );
  NlwBufferBlock_clk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_0,
      O => NlwBufferSignal_clk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_RADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WE : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_buffer_write,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_WE
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WE : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_buffer_write,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_WE
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_global_prediction_data(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_RADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WE : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_buffer_write,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_WE
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_global_prediction_data(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_RADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WE : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_buffer_write,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_WE
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_22_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_22_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_21_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_21_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_27_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_27_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_26_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_26_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_16_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_18_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_18_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_117_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_117_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_115_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_115_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_116_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_116_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_108_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_108_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_118_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_118_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_33_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_33_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_25_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_25_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_109_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_109_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_107_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_107_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_105_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_105_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_112_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_112_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_106_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_106_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_110_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_110_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_114_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_114_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_104_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_104_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_113_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_113_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_111_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_111_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_24_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_24_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_23_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_23_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_29_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_29_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_28_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_28_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_20_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_20_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_17_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_96_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_96_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_98_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_98_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_91_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_91_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_90_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_90_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_89_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_89_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_88_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_88_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_97_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_97_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_99_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_99_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_119_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_119_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_195_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_195_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_210_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_210_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_211_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_211_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_32_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_32_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_31_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_31_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_94_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_94_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_97_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_97_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_96_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_96_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_95_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_95_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_31_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_31_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_31_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_0_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_31_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_30_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_30_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_30_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_1_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_30_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_29_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_29_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_29_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_2_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_29_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_28_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_28_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_28_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_3_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_28_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_103_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_103_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_102_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_102_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_101_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_101_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_7_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_RADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback_1_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WE : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_buffer_write,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_WE
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_RADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback_1_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WE : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_buffer_write,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_WE
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_global_prediction_data_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_global_prediction_data_1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_global_prediction_data_1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_global_prediction_data(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_global_prediction_data_1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_global_prediction_data(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_RADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback_1_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WE : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_buffer_write,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_WE
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_global_prediction_data(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_RADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback_1_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR5 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10426,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WADR5
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WE : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_buffer_write,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_WE
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_189_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_189_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_188_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_188_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_187_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_187_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_186_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_186_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_193_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_193_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_191_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_191_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_77_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_77_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_76_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_76_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_75_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_75_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_74_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_74_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_92_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_92_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_81_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_81_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_99_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_99_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_98_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_98_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_100_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_100_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_80_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_80_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_79_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_79_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_91_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_91_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_93_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_93_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_101_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_101_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_78_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_78_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_90_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_90_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_19_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_19_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_11_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_13_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_12_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_95_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_95_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_94_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_94_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_93_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_93_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_92_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_92_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_100_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_100_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_196_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_196_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_194_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_194_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_213_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_213_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_212_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_212_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_10_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_205_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_205_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_204_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_204_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_203_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_203_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_202_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_202_CLK
    );
  NlwBufferBlock_TDT4255_COM_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_TDT4255_COM_state_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_state_FSM_FFd3_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_15_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_15_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_16_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_15_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_14_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_14_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_17_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_14_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_13_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_13_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_18_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_13_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_12_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_12_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_19_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_12_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_15_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_14_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_6_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_COUNTER_data_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_COUNTER_data_3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_17_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_11_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_10_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_9_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_8_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_7_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_6_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_5_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_4_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_3_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_2_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_1_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9971,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_12_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_15_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_13_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_14_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_12_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_15_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_13_0,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_COUNTER_data(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_RADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_14_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10413,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR0
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10414,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR1
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10415,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR2
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10416,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR3
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10417,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP_WADR4
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_29_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_29_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_28_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_28_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_30_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_30_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_209_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_209_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_208_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_208_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_207_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_207_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_206_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_206_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_84_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_84_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_85_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_85_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_83_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_83_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_82_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_82_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_87_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_87_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_89_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_89_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_88_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_88_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_86_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_86_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_global_prediction_data_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_global_prediction_data_0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_192_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_192_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_190_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_190_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_197_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_197_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_62_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_62_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_11_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_11_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_20_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_11_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_10_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_10_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_21_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_10_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_9_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_9_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_22_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_9_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_8_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_8_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_23_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_8_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_10_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_16_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_136_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_136_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_136_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_9379,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_136_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N134,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_FRB_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_105_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_105_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_104_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_104_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_103_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_103_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_102_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_102_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_19_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_19_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_19_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_12_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_19_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_18_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_18_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_18_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_13_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_18_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_17_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_17_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_14_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_17_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_16_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_16_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_15_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_16_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_135_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_135_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_135_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_10706,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_135_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_27_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_27_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_27_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_4_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_27_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_26_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_26_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_26_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_5_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_26_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_25_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_25_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_25_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_6_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_25_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_24_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_24_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_24_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_7_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_24_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_63_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_63_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_11_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_0_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_23_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_23_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_23_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_8_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_23_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_22_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_22_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_22_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_9_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_22_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_21_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_21_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_21_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_10_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_21_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_20_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_20_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_20_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_11_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_20_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_28_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_28_CLK
    );
  NlwBufferBlock_TDT4255_COM_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_29_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_29_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_30_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_30_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_26_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_26_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_55_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_55_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_32_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_32_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_54_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_54_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_31_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_31_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_25_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_25_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_27_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_27_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_64_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_64_BRB1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_3_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_3_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_4_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_4_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_1_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_0_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_FRB_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_FRB_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_23_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_23_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_59_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_59_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_69_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_69_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_69_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_69_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_21_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_21_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_22_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_22_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_61_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_61_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_65_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_65_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_53_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_53_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_58_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_58_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_201_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_201_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_200_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_200_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_199_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_199_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_182_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_182_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_185_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_185_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_184_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_184_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_183_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_183_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_198_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_198_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_32_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_32_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_34_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_34_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_34_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_66_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_34_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_24_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_24_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_67_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_67_BRB1_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_3_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_3_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_28_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_3_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_2_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_2_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_29_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_2_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_1_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_30_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_1_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_0_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_31_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_0_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_27_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_27_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_27_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_59_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_27_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_26_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_26_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_26_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_58_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_26_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_25_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_25_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_25_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_57_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_25_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_24_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_24_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_24_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_56_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_24_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_57_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_57_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_56_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_56_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_14_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_12_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_13_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_IFID_data_sliced_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_IFID_data_sliced_15_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_D : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_32_10454,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB4_D
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_D : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_30_10452,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB2_D
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_D : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_29_10450,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB1_D
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_D : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_31_10446,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB3_D
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_D : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_33_10449,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_Mshreg_data_177_BRB5_D
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_6_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_6_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_6_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_operation(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB4_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_operation(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB7_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_64_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_64_BRB2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB6_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_52_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_52_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_48_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_48_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_BRB0_10592,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_177_BRB0_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_109_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_109_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_37_BRB0_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_7_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_6_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_33_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_33_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_33_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_65_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_33_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_31_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_31_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_31_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_63_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_31_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_30_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_30_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_30_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_62_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_30_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_29_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_29_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_29_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_61_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_29_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_15_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_18_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_18_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_20_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_20_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_20_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ForwardBout(15),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_20_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_16_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_66_BRB2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_33_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_33_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_34_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_34_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_66_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_66_BRB1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_108_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_108_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_23_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_23_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_23_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_55_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_23_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_22_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_22_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_22_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_54_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_22_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_21_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_21_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_21_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_53_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_21_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_20_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_20_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_20_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_52_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_20_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB3_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9459,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_38_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_38_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_38_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_38_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_37_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_37_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_37_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_37_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_36_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_36_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_36_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_36_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_12_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_11_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_28_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_28_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_35_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_35_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_35_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_67_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_35_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_operation(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB8_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_7_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_7_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_24_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_7_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_6_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_6_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_25_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_6_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_5_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_5_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_26_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_5_IN
    );
  NlwBufferBlock_TDT4255_COM_write_data_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_data_4_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_data_4_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_27_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_data_4_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_49_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_49_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_23_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_23_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_23_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(201),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_23_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_22_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_22_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_22_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(200),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_22_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_21_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_21_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_21_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(199),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_21_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_20_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_20_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_20_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(198),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_20_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_23_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_23_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_23_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_162_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_23_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_22_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_22_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_22_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_161_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_22_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_21_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_21_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_21_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_160_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_21_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_20_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_20_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_20_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_159_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_20_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_68_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_68_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_68_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(31),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_68_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9464,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_137_BRB0_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_70_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_70_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_41_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_41_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_40_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_40_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9463,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB0_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_14_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_19_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_19_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_67_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_67_BRB2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_35_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_35_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_17_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_3_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_142_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_3_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_2_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_141_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_2_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_140_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_139_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_0_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_31_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_31_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_31_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(209),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_31_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_30_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_30_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_30_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(208),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_30_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_29_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_29_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_29_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(207),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_29_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_28_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_28_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_28_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(206),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_28_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_67_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_67_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_67_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(30),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_67_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_7_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_7_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_7_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ForwardBout(15),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB4_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9543,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB3_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9528,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB2_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_176_BRB1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_47_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_47_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_46_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_46_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_operation(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_68_BRB9_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_60_BRB0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_15_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_15_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_154_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_15_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_11_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_14_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_14_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_153_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_14_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_10_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_13_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_13_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_152_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_13_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_12_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_12_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_151_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_12_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_15_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_15_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(193),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_15_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_14_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_14_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(192),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_14_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_13_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_13_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(191),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_13_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_12_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_12_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(190),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_12_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_15_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_15_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_47_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_15_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_10_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_10_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_10_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_14_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_9_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_9_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_13_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_12_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_12_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_12_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_50_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_50_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_50_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(13),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_50_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_19_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_19_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_49_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_49_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_49_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(12),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_49_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_18_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_18_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_48_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_48_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_48_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(11),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_48_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_17_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_47_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_47_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_47_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(10),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_47_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_16_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_39_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_39_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_38_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_38_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_8_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_8_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_13_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_10_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_45_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_45_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_44_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_44_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_19_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_19_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_19_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_158_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_19_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_18_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_18_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_18_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_157_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_18_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_17_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_17_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_156_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_17_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_16_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_16_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_155_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_16_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_3_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_3_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(181),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_3_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_2_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_2_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(180),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_2_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_1_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_179_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_1_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_0_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_178_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_0_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_11_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_11_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_150_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_11_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_27_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_27_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_10_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_10_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_149_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_10_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_26_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_26_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_9_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_9_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_148_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_9_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_25_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_25_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_8_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_8_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_147_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_8_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_24_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_24_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_7_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_7_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_146_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_7_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_6_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_6_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_145_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_6_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_5_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_144_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_5_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_4_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_143_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_4_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_27_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_27_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_27_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_166_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_27_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_26_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_26_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_26_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_165_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_26_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_25_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_25_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_25_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_164_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_25_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_24_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_24_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_24_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_163_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_24_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_46_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_46_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_46_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(9),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_46_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_45_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_45_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_45_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(8),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_45_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_44_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_44_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_44_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(7),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_44_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_43_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_43_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_43_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(6),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_43_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_11_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_11_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_11_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_146_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_146_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_146_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(7),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_146_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_145_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_145_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_145_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(6),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_145_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_144_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_144_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_144_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_144_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_143_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_143_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_143_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_143_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_162_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_162_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_162_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(23),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_162_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_161_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_161_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_161_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(22),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_161_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_160_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_160_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_160_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(21),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_160_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_159_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_159_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_159_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(20),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_159_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_179_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_179_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_179_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_IN(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_179_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_178_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_178_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_178_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_IN(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_178_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_19_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_19_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_19_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(197),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_19_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_18_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_18_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_18_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(196),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_18_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_17_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_17_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(195),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_17_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_16_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_16_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(194),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_16_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_31_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_31_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_31_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_170_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_31_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_30_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_30_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_30_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_169_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_30_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_29_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_29_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_29_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_168_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_29_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_28_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_28_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_LO_data_28_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_167_Q,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_LO_data_28_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_54_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_54_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_54_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(17),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_54_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_53_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_53_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_53_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(16),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_53_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_52_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_52_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_52_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(15),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_52_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_51_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_51_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_51_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(14),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_51_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_66_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_66_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_66_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(29),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_66_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_65_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_65_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_65_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(28),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_65_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_64_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_64_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_64_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(27),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_64_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_63_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_63_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_63_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(26),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_63_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_43_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_43_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_42_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_42_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_51_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_51_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_50_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_50_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_142_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_142_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_142_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_142_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_141_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_141_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_141_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_141_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_140_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_140_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_140_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(1),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_140_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_139_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_139_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_139_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(0),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_139_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_150_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_150_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_150_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(11),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_150_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_149_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_149_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_149_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(10),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_149_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_148_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_148_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_148_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(9),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_148_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_147_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_147_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_147_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(8),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_147_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_154_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_154_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_154_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(15),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_154_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_153_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_153_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_153_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(14),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_153_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_152_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_152_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_152_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(13),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_152_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_151_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_151_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_151_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(12),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_151_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_158_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_158_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_158_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(19),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_158_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_157_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_157_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_157_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(18),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_157_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_156_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_156_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_156_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(17),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_156_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_155_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_155_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_155_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(16),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_155_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_170_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_170_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_170_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(31),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_170_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_169_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_169_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_169_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(30),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_169_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_168_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_168_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_168_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(29),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_168_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_167_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_167_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_167_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(28),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_167_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_166_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_166_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_166_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(27),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_166_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_165_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_165_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_165_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(26),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_165_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_164_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_164_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_164_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(25),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_164_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_163_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_163_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_EXMEM_data_163_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_LO_IN(24),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_EXMEM_data_163_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_7_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_7_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(185),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_7_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_6_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_6_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(184),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_6_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_5_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_5_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(183),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_5_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_4_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_HI_data_4_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEMs(182),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_HI_data_4_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_58_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_58_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_58_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(21),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_58_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_57_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_57_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_57_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(20),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_57_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_56_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_56_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_56_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(19),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_56_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_55_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_55_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_55_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(18),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_55_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_62_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_62_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_62_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(25),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_62_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_61_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_61_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_61_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(24),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_61_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_60_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_60_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_60_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(23),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_60_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_59_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_59_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_59_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(22),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_59_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_42_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_42_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_42_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(5),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_42_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_41_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_41_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_41_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(4),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_41_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_40_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_40_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_40_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(3),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_40_IN
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_39_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_39_CLK
    );
  NlwBufferBlock_MIPS_SC_PROCESSOR_MEMWB_data_39_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(2),
      O => NlwBufferSignal_MIPS_SC_PROCESSOR_MEMWB_data_39_IN
    );
  NlwBufferBlock_TDT4255_COM_read_addr_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_read_addr_3_CLK
    );
  NlwBufferBlock_TDT4255_COM_read_addr_3_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_28_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_read_addr_3_IN
    );
  NlwBufferBlock_TDT4255_COM_read_addr_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_read_addr_2_CLK
    );
  NlwBufferBlock_TDT4255_COM_read_addr_2_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_29_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_read_addr_2_IN
    );
  NlwBufferBlock_TDT4255_COM_read_addr_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_read_addr_1_CLK
    );
  NlwBufferBlock_TDT4255_COM_read_addr_1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_30_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_read_addr_1_IN
    );
  NlwBufferBlock_TDT4255_COM_read_addr_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_read_addr_0_CLK
    );
  NlwBufferBlock_TDT4255_COM_read_addr_0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_31_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_read_addr_0_IN
    );
  NlwBufferBlock_TDT4255_COM_write_addr_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_addr_7_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_addr_7_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_24_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_addr_7_IN
    );
  NlwBufferBlock_TDT4255_COM_write_addr_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_addr_6_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_addr_6_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_25_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_addr_6_IN
    );
  NlwBufferBlock_TDT4255_COM_write_addr_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_addr_5_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_addr_5_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_26_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_addr_5_IN
    );
  NlwBufferBlock_TDT4255_COM_write_addr_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_addr_4_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_addr_4_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_27_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_addr_4_IN
    );
  NlwBufferBlock_TDT4255_COM_write_enable_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_enable_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_enable_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_state_2_GND_8_o_Mux_17_o,
      O => NlwBufferSignal_TDT4255_COM_write_enable_IN
    );
  NlwBufferBlock_TDT4255_COM_write_imem_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_imem_CLK
    );
  NlwBufferBlock_TDT4255_COM_status_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_status_0_CLK
    );
  NlwBufferBlock_TDT4255_COM_processor_enable_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_processor_enable_CLK
    );
  NlwBufferBlock_TDT4255_COM_status_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_status_1_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_addr_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_addr_3_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_addr_3_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_28_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_addr_3_IN
    );
  NlwBufferBlock_TDT4255_COM_write_addr_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_addr_2_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_addr_2_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_29_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_addr_2_IN
    );
  NlwBufferBlock_TDT4255_COM_write_addr_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_addr_1_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_addr_1_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_30_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_addr_1_IN
    );
  NlwBufferBlock_TDT4255_COM_write_addr_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_write_addr_0_CLK
    );
  NlwBufferBlock_TDT4255_COM_write_addr_0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_31_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_write_addr_0_IN
    );
  NlwBufferBlock_TDT4255_COM_read_addr_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_read_addr_7_CLK
    );
  NlwBufferBlock_TDT4255_COM_read_addr_7_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_24_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_read_addr_7_IN
    );
  NlwBufferBlock_TDT4255_COM_read_addr_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_read_addr_6_CLK
    );
  NlwBufferBlock_TDT4255_COM_read_addr_6_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_25_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_read_addr_6_IN
    );
  NlwBufferBlock_TDT4255_COM_read_addr_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_read_addr_5_CLK
    );
  NlwBufferBlock_TDT4255_COM_read_addr_5_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_26_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_read_addr_5_IN
    );
  NlwBufferBlock_TDT4255_COM_read_addr_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_read_addr_4_CLK
    );
  NlwBufferBlock_TDT4255_COM_read_addr_4_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_27_IBUF_0,
      O => NlwBufferSignal_TDT4255_COM_read_addr_4_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_31_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_31_BRB1_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_10_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_10_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_10_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(10),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_10_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_11_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_11_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_0_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_0_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_0_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(0),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_0_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_7_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_7_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_7_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(7),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_7_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_3_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_3_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_3_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(3),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_3_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_1_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_1_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_19_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_19_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_19_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(19),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_19_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_2_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_2_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_25_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_25_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_25_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(25),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_25_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_26_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_26_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_23_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_23_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_23_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(23),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_23_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_24_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_24_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_22_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_22_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_22_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(22),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_22_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_30_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_30_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_4_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_4_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_4_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(4),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_4_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_5_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_5_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_5_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(5),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_5_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_31_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_31_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_17_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_17_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_17_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(17),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_17_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_18_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_18_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_20_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_20_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_20_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(20),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_20_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_16_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_16_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_15_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_15_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_15_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(15),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_15_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_21_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_21_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_22_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_22_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_23_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_23_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_21_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_21_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_31_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_31_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_19_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_19_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_20_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_20_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_17_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_17_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_18_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_18_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_6_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_6_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_6_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(6),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_6_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_8_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_8_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_8_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(8),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_8_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_9_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_9_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_12_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_12_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_12_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(12),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_12_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_14_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_14_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_29_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_29_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_29_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(29),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_29_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_13_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_13_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_27_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_27_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_27_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_data_in(27),
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_27_BRB0_IN
    );
  NlwBufferBlock_TDT4255_COM_internal_data_out_28_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_internal_data_out_28_BRB0_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_30_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_30_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_12_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_12_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_28_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_28_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_0_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_0_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_26_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_26_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_27_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_27_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_24_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_24_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_25_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_25_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_6_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_6_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_7_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_7_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_4_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_4_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_5_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_5_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_2_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_2_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_3_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_3_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_1_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_1_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_29_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_29_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_15_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_15_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_16_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_16_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_13_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_13_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_14_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_14_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_10_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_10_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_11_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_11_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_8_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_8_CLK
    );
  NlwBufferBlock_TDT4255_COM_bus_data_out_9_CLK : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_TDT4255_COM_bus_data_out_9_CLK
    );
  NlwBlock_toplevel_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_toplevel_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

