[0x8290] instruction : 	push	{r7, lr} / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x80000, LR = 0x800d, PC = 0x8290, CPSR = 0x400001f3 / modified register : []/ clock count : 3
[0x8292] instruction : 	sub	sp, #8 / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x800d, PC = 0x8292, CPSR = 0x400001f3 / modified register : ['r3']/ clock count : 1
[0x8294] instruction : 	add	r7, sp, #0 / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x8294, CPSR = 0x400001f3 / modified register : ['r3']/ clock count : 1
[0x8296] instruction : 	movs	r3, #1 / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x8296, CPSR = 0x400001f3 / modified register : ['cpsr']/ clock count : Invalid instruction
[0x8298] instruction : 	strb	r3, [r7, #7] / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x8298, CPSR = 0x1f3 / modified register : ['pc']/ clock count : 2
modified address: [ 0x7fff7 ]
/ memory before modification: \x0\x0
/ memory after modification: \x1\x0
[0x829a] instruction : 	ldrb	r3, [r7, #7] / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x829a, CPSR = 0x1f3 / modified register : ['r1']/ clock count : 2
modified address: [ 0x7fff7 ]
/ memory before modification: \x1\x0
/ memory after modification: \x1\x0
[0x829c] instruction : 	cmp	r3, #0 / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x829c, CPSR = 0x1f3 / modified register : ['r0']/ clock count : 1
[0x829e] instruction : 	beq	#0x830e / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x829e, CPSR = 0x200001f3 / modified register : ['lr', 'pc']/ clock count : 2
[0x82a0] instruction : 	ldr	r3, [pc, #0x74] / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x82a0, CPSR = 0x200001f3 / modified register : ['r3']/ clock count : 2
modified address: [ 0x8314 ]
/ memory before modification: \x80\xbd
/ memory after modification: \x80\xbd
[0x82a2] instruction : 	ldr	r3, [r3] / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1874c, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x82a2, CPSR = 0x200001f3 / modified register : ['r2']/ clock count : 2
modified address: [ 0x1874c ]
/ memory before modification: \x1\x0
/ memory after modification: \x1\x0
[0x82a4] instruction : 	cmp	r3, #1 / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x82a4, CPSR = 0x200001f3 / modified register : []/ clock count : 1
[0x82a6] instruction : 	bne	#0x82b6 / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x82a6, CPSR = 0x600001f3 / modified register : ['r3']/ clock count : Invalid instruction
[0x82a8] instruction : 	ldr	r1, [pc, #0x70] / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x82a8, CPSR = 0x600001f3 / modified register : ['r3']/ clock count : 2
modified address: [ 0x8318 ]
/ memory before modification: \x4c\x87
/ memory after modification: \x4c\x87
[0x82aa] instruction : 	ldr	r0, [pc, #0x74] / register data : R0 = 0x0, R1 = 0x18750, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x82aa, CPSR = 0x600001f3 / modified register : ['cpsr']/ clock count : 2
modified address: [ 0x831e ]
/ memory before modification: \x1\x0
/ memory after modification: \x1\x0
[0x82ac] instruction : 	bl	#0x80fc / register data : R0 = 0x18c44, R1 = 0x18750, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x800d, PC = 0x82ac, CPSR = 0x600001f3 / modified register : ['pc']/ clock count : 2
[0x80fc] instruction : 	push	{r7} / register data : R0 = 0x18c44, R1 = 0x18750, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x80fc, CPSR = 0x600001f3 / modified register : ['r3']/ clock count : 2
[0x80fe] instruction : 	sub	sp, #0xc / register data : R0 = 0x18c44, R1 = 0x18750, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffec, LR = 0x82b1, PC = 0x80fe, CPSR = 0x600001f3 / modified register : ['r2']/ clock count : 1
[0x8100] instruction : 	add	r7, sp, #0 / register data : R0 = 0x18c44, R1 = 0x18750, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8100, CPSR = 0x600001f3 / modified register : []/ clock count : 1
[0x8102] instruction : 	str	r0, [r7, #4] / register data : R0 = 0x18c44, R1 = 0x18750, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8102, CPSR = 0x600001f3 / modified register : []/ clock count : 2
modified address: [ 0x7ffe4 ]
/ memory before modification: \x0\x0
/ memory after modification: \x44\x8c
[0x8104] instruction : 	str	r1, [r7] / register data : R0 = 0x18c44, R1 = 0x18750, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8104, CPSR = 0x600001f3 / modified register : ['r7']/ clock count : 2
modified address: [ 0x7ffe0 ]
/ memory before modification: \x0\x0
/ memory after modification: \x50\x87
[0x8106] instruction : 	ldr	r3, [r7] / register data : R0 = 0x18c44, R1 = 0x18750, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8106, CPSR = 0x600001f3 / modified register : ['sp']/ clock count : 2
modified address: [ 0x7ffe0 ]
/ memory before modification: \x50\x87
/ memory after modification: \x50\x87
[0x8108] instruction : 	adds	r3, #4 / register data : R0 = 0x18c44, R1 = 0x18750, R2 = 0x0, R3 = 0x18750, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8108, CPSR = 0x600001f3 / modified register : ['sp', 'r7']/ clock count : Invalid instruction
[0x810a] instruction : 	ldr	r1, [r3] / register data : R0 = 0x18c44, R1 = 0x18750, R2 = 0x0, R3 = 0x18754, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x810a, CPSR = 0x1f3 / modified register : ['pc']/ clock count : 2
modified address: [ 0x18754 ]
/ memory before modification: \x42\x0
/ memory after modification: \x42\x0
[0x810c] instruction : 	ldr	r3, [r7] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x0, R3 = 0x18754, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x810c, CPSR = 0x1f3 / modified register : ['sp']/ clock count : 2
modified address: [ 0x7ffe0 ]
/ memory before modification: \x50\x87
/ memory after modification: \x50\x87
[0x810e] instruction : 	adds	r3, #8 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x0, R3 = 0x18750, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x810e, CPSR = 0x1f3 / modified register : ['sp']/ clock count : Invalid instruction
[0x8110] instruction : 	ldr	r2, [r3] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x0, R3 = 0x18758, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8110, CPSR = 0x1f3 / modified register : ['r7']/ clock count : 2
modified address: [ 0x18758 ]
/ memory before modification: \x58\x0
/ memory after modification: \x58\x0
[0x8112] instruction : 	ldr	r3, [r7, #4] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x58, R3 = 0x18758, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8112, CPSR = 0x1f3 / modified register : []/ clock count : 2
modified address: [ 0x7ffe4 ]
/ memory before modification: \x44\x8c
/ memory after modification: \x44\x8c
[0x8114] instruction : 	adds	r3, #4 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x58, R3 = 0x18c44, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8114, CPSR = 0x1f3 / modified register : []/ clock count : Invalid instruction
[0x8116] instruction : 	add	r2, r1 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x58, R3 = 0x18c48, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8116, CPSR = 0x1f3 / modified register : ['r3']/ clock count : 1
[0x8118] instruction : 	str	r2, [r3] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x9a, R3 = 0x18c48, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x8118, CPSR = 0x1f3 / modified register : ['r3']/ clock count : 2
modified address: [ 0x18c48 ]
/ memory before modification: \x30\x32
/ memory after modification: \x9a\x0
[0x811a] instruction : 	nop	 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x9a, R3 = 0x18c48, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x811a, CPSR = 0x1f3 / modified register : ['r2']/ clock count : 1
[0x811c] instruction : 	adds	r7, #0xc / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x9a, R3 = 0x18c48, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffe0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x811c, CPSR = 0x1f3 / modified register : ['r3']/ clock count : Invalid instruction
[0x811e] instruction : 	mov	sp, r7 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x9a, R3 = 0x18c48, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffec, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffe0, LR = 0x82b1, PC = 0x811e, CPSR = 0x1f3 / modified register : ['r3']/ clock count : 1
[0x8120] instruction : 	pop	{r7} / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x9a, R3 = 0x18c48, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7ffec, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffec, LR = 0x82b1, PC = 0x8120, CPSR = 0x1f3 / modified register : ['r1']/ clock count : 2
[0x8122] instruction : 	bx	lr / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x9a, R3 = 0x18c48, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x8122, CPSR = 0x1f3 / modified register : ['r3']/ clock count : 2
[0x82b0] instruction : 	ldr	r3, [pc, #0x70] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x9a, R3 = 0x18c48, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82b0, CPSR = 0x1f3 / modified register : ['r0']/ clock count : 2
modified address: [ 0x8320 ]
/ memory before modification: \x44\x8c
/ memory after modification: \x44\x8c
[0x82b2] instruction : 	movs	r2, #0x20 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x9a, R3 = 0x18c40, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82b2, CPSR = 0x1f3 / modified register : ['lr', 'pc']/ clock count : Invalid instruction
[0x82b4] instruction : 	str	r2, [r3] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x18c40, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82b4, CPSR = 0x1f3 / modified register : ['r3']/ clock count : 2
modified address: [ 0x18c40 ]
/ memory before modification: \x68\x61
/ memory after modification: \x20\x0
[0x82b6] instruction : 	ldr	r3, [pc, #0x60] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x18c40, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82b6, CPSR = 0x1f3 / modified register : ['r2']/ clock count : 2
modified address: [ 0x8316 ]
/ memory before modification: \x0\xbf
/ memory after modification: \x0\xbf
[0x82b8] instruction : 	ldr	r3, [r3] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1874c, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82b8, CPSR = 0x1f3 / modified register : []/ clock count : 2
modified address: [ 0x1874c ]
/ memory before modification: \x1\x0
/ memory after modification: \x1\x0
[0x82ba] instruction : 	cmp	r3, #2 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82ba, CPSR = 0x1f3 / modified register : ['r3']/ clock count : 1
[0x82bc] instruction : 	bne	#0x82cc / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82bc, CPSR = 0x800001f3 / modified register : ['r3']/ clock count : Invalid instruction
[0x82cc] instruction : 	ldr	r3, [pc, #0x48] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82cc, CPSR = 0x800001f3 / modified register : []/ clock count : 2
modified address: [ 0x8314 ]
/ memory before modification: \x80\xbd
/ memory after modification: \x80\xbd
[0x82ce] instruction : 	ldr	r3, [r3] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1874c, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82ce, CPSR = 0x800001f3 / modified register : ['r3']/ clock count : 2
modified address: [ 0x1874c ]
/ memory before modification: \x1\x0
/ memory after modification: \x1\x0
[0x82d0] instruction : 	cmp	r3, #3 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82d0, CPSR = 0x800001f3 / modified register : ['r3']/ clock count : 1
[0x82d2] instruction : 	bne	#0x82e2 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82d2, CPSR = 0x800001f3 / modified register : ['cpsr']/ clock count : Invalid instruction
[0x82e2] instruction : 	ldr	r3, [pc, #0x34] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82e2, CPSR = 0x800001f3 / modified register : []/ clock count : 2
modified address: [ 0x8316 ]
/ memory before modification: \x0\xbf
/ memory after modification: \x0\xbf
[0x82e4] instruction : 	ldr	r3, [r3] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1874c, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82e4, CPSR = 0x800001f3 / modified register : ['r7']/ clock count : 2
modified address: [ 0x1874c ]
/ memory before modification: \x1\x0
/ memory after modification: \x1\x0
[0x82e6] instruction : 	cmp	r3, #4 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82e6, CPSR = 0x800001f3 / modified register : ['sp']/ clock count : 1
[0x82e8] instruction : 	bne	#0x82f8 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82e8, CPSR = 0x800001f3 / modified register : ['sp', 'r7', 'pc']/ clock count : Invalid instruction
[0x82f8] instruction : 	ldr	r3, [pc, #0x1c] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82f8, CPSR = 0x800001f3 / modified register : ['r0']/ clock count : 2
modified address: [ 0x8314 ]
/ memory before modification: \x80\xbd
/ memory after modification: \x80\xbd
[0x82fa] instruction : 	ldr	r3, [r3] / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1874c, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82fa, CPSR = 0x800001f3 / modified register : ['cpsr', 'r1']/ clock count : 2
modified address: [ 0x1874c ]
/ memory before modification: \x1\x0
/ memory after modification: \x1\x0
[0x82fc] instruction : 	cmp	r3, #5 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82fc, CPSR = 0x800001f3 / modified register : []/ clock count : 1
[0x82fe] instruction : 	bne	#0x830e / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x82fe, CPSR = 0x800001f3 / modified register : ['cpsr', 'r1']/ clock count : Invalid instruction
[0x830e] instruction : 	nop	 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x830e, CPSR = 0x800001f3 / modified register : ['r6']/ clock count : 1
[0x8310] instruction : 	adds	r7, #8 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x8310, CPSR = 0x800001f3 / modified register : ['r5']/ clock count : Invalid instruction
[0x8312] instruction : 	mov	sp, r7 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff8, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff0, LR = 0x82b1, PC = 0x8312, CPSR = 0x1f3 / modified register : ['r6']/ clock count : 1
[0x8314] instruction : 	pop	{r7, pc} / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x7fff8, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x82b1, PC = 0x8314, CPSR = 0x1f3 / modified register : ['r6']/ clock count : 3
[0x800c] instruction : 	push	{r3, lr} / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x80000, LR = 0x82b1, PC = 0x800c, CPSR = 0x1f3 / modified register : ['sp']/ clock count : 3
[0x800e] instruction : 	movs	r1, #0 / register data : R0 = 0x18c44, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x82b1, PC = 0x800e, CPSR = 0x1f3 / modified register : ['r1']/ clock count : Invalid instruction
[0x8010] instruction : 	mov	r4, r0 / register data : R0 = 0x18c44, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x82b1, PC = 0x8010, CPSR = 0x400001f3 / modified register : ['r4']/ clock count : 1
[0x8012] instruction : 	bl	#0x846c / register data : R0 = 0x18c44, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x82b1, PC = 0x8012, CPSR = 0x400001f3 / modified register : ['lr', 'pc']/ clock count : 2
[0x846c] instruction : 	push.w	{r4, r5, r6, r7, r8, sb, sl, fp, lr} / register data : R0 = 0x18c44, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8017, PC = 0x846c, CPSR = 0x400001f3 / modified register : ['r3']/ clock count : Invalid instruction
[0x8470] instruction : 	ldr	r3, [pc, #0xb4] / register data : R0 = 0x18c44, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffd4, LR = 0x8017, PC = 0x8470, CPSR = 0x400001f3 / modified register : ['pc']/ clock count : 2
modified address: [ 0x8524 ]
/ memory before modification: \x90\x47
/ memory after modification: \x90\x47
[0x8472] instruction : 	sub	sp, #0xc / register data : R0 = 0x18c44, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffd4, LR = 0x8017, PC = 0x8472, CPSR = 0x400001f3 / modified register : ['r6']/ clock count : 1
[0x8474] instruction : 	mov	fp, r0 / register data : R0 = 0x18c44, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7ffc8, LR = 0x8017, PC = 0x8474, CPSR = 0x400001f3 / modified register : ['cpsr']/ clock count : 1
[0x8476] instruction : 	ldr	r0, [r3] / register data : R0 = 0x18c44, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8017, PC = 0x8476, CPSR = 0x400001f3 / modified register : ['pc']/ clock count : 2
modified address: [ 0x18c20 ]
/ memory before modification: \xc4\x8c
/ memory after modification: \xc4\x8c
[0x8478] instruction : 	str.w	fp, [sp, #4] / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8017, PC = 0x8478, CPSR = 0x400001f3 / modified register : []/ clock count : Invalid instruction
modified address: [ 0x7ffcc ]
/ memory before modification: \x0\x0
/ memory after modification: \x44\x8c
[0x847c] instruction : 	mov	r7, r1 / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8017, PC = 0x847c, CPSR = 0x400001f3 / modified register : ['cpsr']/ clock count : 1
[0x847e] instruction : 	bl	#0x857c / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8017, PC = 0x847e, CPSR = 0x400001f3 / modified register : ['pc']/ clock count : 2
[0x857c] instruction : 	bx	lr / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8483, PC = 0x857c, CPSR = 0x400001f3 / modified register : []/ clock count : 2
[0x8482] instruction : 	ldr	r3, [pc, #0xa8] / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8483, PC = 0x8482, CPSR = 0x400001f3 / modified register : ['r0']/ clock count : 2
modified address: [ 0x852a ]
/ memory before modification: \x1\x0
/ memory after modification: \x1\x0
[0x8484] instruction : 	ldr.w	r8, [r3] / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x872c, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8483, PC = 0x8484, CPSR = 0x400001f3 / modified register : ['lr', 'pc']/ clock count : Invalid instruction
modified address: [ 0x872c ]
/ memory before modification: \xf8\x87
/ memory after modification: \xf8\x87
[0x8488] instruction : 	ldr.w	r6, [r8, #0x148] / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x872c, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x187f8, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8483, PC = 0x8488, CPSR = 0x400001f3 / modified register : ['cpsr']/ clock count : Invalid instruction
modified address: [ 0x18940 ]
/ memory before modification: \x0\x0
/ memory after modification: \x0\x0
[0x848c] instruction : 	cbz	r6, #0x84b6 / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x872c, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x187f8, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8483, PC = 0x848c, CPSR = 0x400001f3 / modified register : ['r6']/ clock count : Invalid instruction
[0x84b6] instruction : 	ldr	r3, [pc, #0x70] / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x872c, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x187f8, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8483, PC = 0x84b6, CPSR = 0x400001f3 / modified register : ['pc']/ clock count : 2
modified address: [ 0x8526 ]
/ memory before modification: \xe0\xe7
/ memory after modification: \xe0\xe7
[0x84b8] instruction : 	ldr	r0, [r3] / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x187f8, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8483, PC = 0x84b8, CPSR = 0x400001f3 / modified register : ['r3']/ clock count : 2
modified address: [ 0x18c20 ]
/ memory before modification: \xc4\x8c
/ memory after modification: \xc4\x8c
[0x84ba] instruction : 	add	sp, #0xc / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x187f8, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffc8, LR = 0x8483, PC = 0x84ba, CPSR = 0x400001f3 / modified register : ['r5']/ clock count : 1
[0x84bc] instruction : 	pop.w	{r4, r5, r6, r7, r8, sb, sl, fp, lr} / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x187f8, R9 = 0x0, R10 = 0x0, FP = 0x18c44, IP = 0x0, SP = 0x7ffd4, LR = 0x8483, PC = 0x84bc, CPSR = 0x400001f3 / modified register : ['r4']/ clock count : Invalid instruction
[0x84c0] instruction : 	b.w	#0x858c / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8017, PC = 0x84c0, CPSR = 0x400001f3 / modified register : ['lr', 'pc']/ clock count : Invalid instruction
[0x858c] instruction : 	bx	lr / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8017, PC = 0x858c, CPSR = 0x400001f3 / modified register : ['r7']/ clock count : 2
[0x8016] instruction : 	ldr	r3, [pc, #0x10] / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x18c20, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8017, PC = 0x8016, CPSR = 0x400001f3 / modified register : ['r0']/ clock count : 2
modified address: [ 0x8026 ]
/ memory before modification: \x0\xbf
/ memory after modification: \x0\xbf
[0x8018] instruction : 	ldr	r0, [r3] / register data : R0 = 0x18cc4, R1 = 0x0, R2 = 0x20, R3 = 0x872c, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8017, PC = 0x8018, CPSR = 0x400001f3 / modified register : ['r3']/ clock count : 2
modified address: [ 0x872c ]
/ memory before modification: \xf8\x87
/ memory after modification: \xf8\x87
[0x801a] instruction : 	ldr	r3, [r0, #0x3c] / register data : R0 = 0x187f8, R1 = 0x0, R2 = 0x20, R3 = 0x872c, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8017, PC = 0x801a, CPSR = 0x400001f3 / modified register : []/ clock count : 2
modified address: [ 0x18834 ]
/ memory before modification: \x0\x0
/ memory after modification: \x0\x0
[0x801c] instruction : 	cbz	r3, #0x8020 / register data : R0 = 0x187f8, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8017, PC = 0x801c, CPSR = 0x400001f3 / modified register : ['lr', 'pc']/ clock count : Invalid instruction
[0x8020] instruction : 	mov	r0, r4 / register data : R0 = 0x187f8, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8017, PC = 0x8020, CPSR = 0x400001f3 / modified register : ['lr', 'pc']/ clock count : 1
[0x8022] instruction : 	bl	#0x861c / register data : R0 = 0x18c44, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8017, PC = 0x8022, CPSR = 0x400001f3 / modified register : []/ clock count : 2
[0x861c] instruction : 	b	#0x861c / register data : R0 = 0x18c44, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x18c44, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x80000, IP = 0x0, SP = 0x7fff8, LR = 0x8027, PC = 0x861c, CPSR = 0x400001f3 / modified register : ['pc']/ clock count : 2
