Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b5319ea4d1204568bed12873f350a247 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot parallel_ntt_0_butterfly_tb_behav xil_defaultlib.parallel_ntt_0_butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s_processor_num [E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.ip_user_files/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m_processor_num [E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.ip_user_files/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.parallel_ntt_v2_0_S_AXIS(PROCESS...
Compiling module xil_defaultlib.parallel_ntt_v2_0_M_AXIS(NTT_POI...
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(a_input="CASCADE",bcasc...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,amultsel="AD...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,a_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_32x32_arch of entity xil_defaultlib.mult_gen_32x32 [mult_gen_32x32_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,bcasc...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,amultsel="AD...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_64x33_arch of entity xil_defaultlib.mult_gen_64x33 [mult_gen_64x33_default]
Compiling module xil_defaultlib.Barret_reduce(PARAM_R=33'b100000...
Compiling module xil_defaultlib.mem_dp(WIDTH=32)
Compiling module xil_defaultlib.mem_sp(WIDTH=32,DEPTH=65,FILE="E...
Compiling module xil_defaultlib.NTT_processor(FILE="E:/Dropbox/F...
Compiling module xil_defaultlib.mem_sp(WIDTH=32,DEPTH=65,FILE="E...
Compiling module xil_defaultlib.NTT_processor(FILE="E:/Dropbox/F...
Compiling module xil_defaultlib.mem_sp(WIDTH=32,DEPTH=65,FILE="E...
Compiling module xil_defaultlib.NTT_processor(FILE="E:/Dropbox/F...
Compiling module xil_defaultlib.mem_sp(WIDTH=32,DEPTH=65,FILE="E...
Compiling module xil_defaultlib.NTT_processor(FILE="E:/Dropbox/F...
Compiling module xil_defaultlib.parallel_NTT_top
Compiling module xil_defaultlib.parallel_ntt_v2_0(PROCESSOR_NUM_...
Compiling module xil_defaultlib.parallel_ntt_0
Compiling module xil_defaultlib.parallel_ntt_0_wrapper
Compiling module xil_defaultlib.parallel_ntt_0_butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_ntt_0_butterfly_tb_behav
