asm_test::atomic_u16_store::relaxed:
 sh      a1, 0(a0)
 ret
asm_test::atomic_u16_store::release:
 fence   rw, w
 sh      a1, 0(a0)
 ret
asm_test::atomic_u16_store::seq_cst:
 fence   rw, w
 sh      a1, 0(a0)
 ret
