
Camera_Capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045fc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000075c  080046bc  080046bc  000146bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e18  08004e18  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08004e18  08004e18  00014e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e20  08004e20  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e20  08004e20  00014e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e24  08004e24  00014e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004e28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  20000010  08004e38  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  08004e38  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000de26  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ecb  00000000  00000000  0002dea1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c78  00000000  00000000  0002fd70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009c3  00000000  00000000  000309e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013823  00000000  00000000  000313ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f90a  00000000  00000000  00044bce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00077434  00000000  00000000  000544d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002d28  00000000  00000000  000cb90c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000ce634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080046a4 	.word	0x080046a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080046a4 	.word	0x080046a4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	4f0c      	ldr	r7, [pc, #48]	; (80004dc <main+0x34>)
 80004ac:	44bd      	add	sp, r7
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004b0:	f000 fd5c 	bl	8000f6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b4:	f000 f816 	bl	80004e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b8:	f000 f924 	bl	8000704 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004bc:	f000 f8f2 	bl	80006a4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80004c0:	f000 f8b8 	bl	8000634 <MX_SPI1_Init>
  MX_I2C1_Init();
 80004c4:	f000 f876 	bl	80005b4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80004c8:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <main+0x38>)
 80004ca:	2201      	movs	r2, #1
 80004cc:	2120      	movs	r1, #32
 80004ce:	0018      	movs	r0, r3
 80004d0:	f001 f80a 	bl	80014e8 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SingleCapTransfer();
 80004d4:	f000 fb52 	bl	8000b7c <SingleCapTransfer>
	  while(1);
 80004d8:	e7fe      	b.n	80004d8 <main+0x30>
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	fffff000 	.word	0xfffff000
 80004e0:	50000800 	.word	0x50000800

080004e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e4:	b590      	push	{r4, r7, lr}
 80004e6:	b09d      	sub	sp, #116	; 0x74
 80004e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ea:	2438      	movs	r4, #56	; 0x38
 80004ec:	193b      	adds	r3, r7, r4
 80004ee:	0018      	movs	r0, r3
 80004f0:	2338      	movs	r3, #56	; 0x38
 80004f2:	001a      	movs	r2, r3
 80004f4:	2100      	movs	r1, #0
 80004f6:	f004 f8a9 	bl	800464c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004fa:	2324      	movs	r3, #36	; 0x24
 80004fc:	18fb      	adds	r3, r7, r3
 80004fe:	0018      	movs	r0, r3
 8000500:	2314      	movs	r3, #20
 8000502:	001a      	movs	r2, r3
 8000504:	2100      	movs	r1, #0
 8000506:	f004 f8a1 	bl	800464c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800050a:	003b      	movs	r3, r7
 800050c:	0018      	movs	r0, r3
 800050e:	2324      	movs	r3, #36	; 0x24
 8000510:	001a      	movs	r2, r3
 8000512:	2100      	movs	r1, #0
 8000514:	f004 f89a 	bl	800464c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000518:	4b24      	ldr	r3, [pc, #144]	; (80005ac <SystemClock_Config+0xc8>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a24      	ldr	r2, [pc, #144]	; (80005b0 <SystemClock_Config+0xcc>)
 800051e:	401a      	ands	r2, r3
 8000520:	4b22      	ldr	r3, [pc, #136]	; (80005ac <SystemClock_Config+0xc8>)
 8000522:	2180      	movs	r1, #128	; 0x80
 8000524:	0109      	lsls	r1, r1, #4
 8000526:	430a      	orrs	r2, r1
 8000528:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800052a:	193b      	adds	r3, r7, r4
 800052c:	2201      	movs	r2, #1
 800052e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000530:	193b      	adds	r3, r7, r4
 8000532:	22a0      	movs	r2, #160	; 0xa0
 8000534:	02d2      	lsls	r2, r2, #11
 8000536:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000538:	193b      	adds	r3, r7, r4
 800053a:	2200      	movs	r2, #0
 800053c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053e:	193b      	adds	r3, r7, r4
 8000540:	0018      	movs	r0, r3
 8000542:	f001 fde3 	bl	800210c <HAL_RCC_OscConfig>
 8000546:	1e03      	subs	r3, r0, #0
 8000548:	d001      	beq.n	800054e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800054a:	f000 f963 	bl	8000814 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054e:	2124      	movs	r1, #36	; 0x24
 8000550:	187b      	adds	r3, r7, r1
 8000552:	220f      	movs	r2, #15
 8000554:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2202      	movs	r2, #2
 800055a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2200      	movs	r2, #0
 8000566:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000568:	187b      	adds	r3, r7, r1
 800056a:	2200      	movs	r2, #0
 800056c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800056e:	187b      	adds	r3, r7, r1
 8000570:	2100      	movs	r1, #0
 8000572:	0018      	movs	r0, r3
 8000574:	f002 f98e 	bl	8002894 <HAL_RCC_ClockConfig>
 8000578:	1e03      	subs	r3, r0, #0
 800057a:	d001      	beq.n	8000580 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800057c:	f000 f94a 	bl	8000814 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000580:	003b      	movs	r3, r7
 8000582:	220a      	movs	r2, #10
 8000584:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000586:	003b      	movs	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800058c:	003b      	movs	r3, r7
 800058e:	2200      	movs	r2, #0
 8000590:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000592:	003b      	movs	r3, r7
 8000594:	0018      	movs	r0, r3
 8000596:	f002 fb9f 	bl	8002cd8 <HAL_RCCEx_PeriphCLKConfig>
 800059a:	1e03      	subs	r3, r0, #0
 800059c:	d001      	beq.n	80005a2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800059e:	f000 f939 	bl	8000814 <Error_Handler>
  }
}
 80005a2:	46c0      	nop			; (mov r8, r8)
 80005a4:	46bd      	mov	sp, r7
 80005a6:	b01d      	add	sp, #116	; 0x74
 80005a8:	bd90      	pop	{r4, r7, pc}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	40007000 	.word	0x40007000
 80005b0:	ffffe7ff 	.word	0xffffe7ff

080005b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005b8:	4b1b      	ldr	r3, [pc, #108]	; (8000628 <MX_I2C1_Init+0x74>)
 80005ba:	4a1c      	ldr	r2, [pc, #112]	; (800062c <MX_I2C1_Init+0x78>)
 80005bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80005be:	4b1a      	ldr	r3, [pc, #104]	; (8000628 <MX_I2C1_Init+0x74>)
 80005c0:	4a1b      	ldr	r2, [pc, #108]	; (8000630 <MX_I2C1_Init+0x7c>)
 80005c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005c4:	4b18      	ldr	r3, [pc, #96]	; (8000628 <MX_I2C1_Init+0x74>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005ca:	4b17      	ldr	r3, [pc, #92]	; (8000628 <MX_I2C1_Init+0x74>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005d0:	4b15      	ldr	r3, [pc, #84]	; (8000628 <MX_I2C1_Init+0x74>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005d6:	4b14      	ldr	r3, [pc, #80]	; (8000628 <MX_I2C1_Init+0x74>)
 80005d8:	2200      	movs	r2, #0
 80005da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <MX_I2C1_Init+0x74>)
 80005de:	2200      	movs	r2, #0
 80005e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005e2:	4b11      	ldr	r3, [pc, #68]	; (8000628 <MX_I2C1_Init+0x74>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	; (8000628 <MX_I2C1_Init+0x74>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ee:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <MX_I2C1_Init+0x74>)
 80005f0:	0018      	movs	r0, r3
 80005f2:	f000 ff97 	bl	8001524 <HAL_I2C_Init>
 80005f6:	1e03      	subs	r3, r0, #0
 80005f8:	d001      	beq.n	80005fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80005fa:	f000 f90b 	bl	8000814 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005fe:	4b0a      	ldr	r3, [pc, #40]	; (8000628 <MX_I2C1_Init+0x74>)
 8000600:	2100      	movs	r1, #0
 8000602:	0018      	movs	r0, r3
 8000604:	f001 fcea 	bl	8001fdc <HAL_I2CEx_ConfigAnalogFilter>
 8000608:	1e03      	subs	r3, r0, #0
 800060a:	d001      	beq.n	8000610 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800060c:	f000 f902 	bl	8000814 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000610:	4b05      	ldr	r3, [pc, #20]	; (8000628 <MX_I2C1_Init+0x74>)
 8000612:	2100      	movs	r1, #0
 8000614:	0018      	movs	r0, r3
 8000616:	f001 fd2d 	bl	8002074 <HAL_I2CEx_ConfigDigitalFilter>
 800061a:	1e03      	subs	r3, r0, #0
 800061c:	d001      	beq.n	8000622 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800061e:	f000 f8f9 	bl	8000814 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	2000002c 	.word	0x2000002c
 800062c:	40005400 	.word	0x40005400
 8000630:	00303d5b 	.word	0x00303d5b

08000634 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000638:	4b18      	ldr	r3, [pc, #96]	; (800069c <MX_SPI1_Init+0x68>)
 800063a:	4a19      	ldr	r2, [pc, #100]	; (80006a0 <MX_SPI1_Init+0x6c>)
 800063c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800063e:	4b17      	ldr	r3, [pc, #92]	; (800069c <MX_SPI1_Init+0x68>)
 8000640:	2282      	movs	r2, #130	; 0x82
 8000642:	0052      	lsls	r2, r2, #1
 8000644:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000646:	4b15      	ldr	r3, [pc, #84]	; (800069c <MX_SPI1_Init+0x68>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800064c:	4b13      	ldr	r3, [pc, #76]	; (800069c <MX_SPI1_Init+0x68>)
 800064e:	2200      	movs	r2, #0
 8000650:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000652:	4b12      	ldr	r3, [pc, #72]	; (800069c <MX_SPI1_Init+0x68>)
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000658:	4b10      	ldr	r3, [pc, #64]	; (800069c <MX_SPI1_Init+0x68>)
 800065a:	2200      	movs	r2, #0
 800065c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800065e:	4b0f      	ldr	r3, [pc, #60]	; (800069c <MX_SPI1_Init+0x68>)
 8000660:	2280      	movs	r2, #128	; 0x80
 8000662:	0092      	lsls	r2, r2, #2
 8000664:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000666:	4b0d      	ldr	r3, [pc, #52]	; (800069c <MX_SPI1_Init+0x68>)
 8000668:	2200      	movs	r2, #0
 800066a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800066c:	4b0b      	ldr	r3, [pc, #44]	; (800069c <MX_SPI1_Init+0x68>)
 800066e:	2200      	movs	r2, #0
 8000670:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <MX_SPI1_Init+0x68>)
 8000674:	2200      	movs	r2, #0
 8000676:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000678:	4b08      	ldr	r3, [pc, #32]	; (800069c <MX_SPI1_Init+0x68>)
 800067a:	2200      	movs	r2, #0
 800067c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800067e:	4b07      	ldr	r3, [pc, #28]	; (800069c <MX_SPI1_Init+0x68>)
 8000680:	2207      	movs	r2, #7
 8000682:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <MX_SPI1_Init+0x68>)
 8000686:	0018      	movs	r0, r3
 8000688:	f002 fcb4 	bl	8002ff4 <HAL_SPI_Init>
 800068c:	1e03      	subs	r3, r0, #0
 800068e:	d001      	beq.n	8000694 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000690:	f000 f8c0 	bl	8000814 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	20000080 	.word	0x20000080
 80006a0:	40013000 	.word	0x40013000

080006a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006a8:	4b14      	ldr	r3, [pc, #80]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006aa:	4a15      	ldr	r2, [pc, #84]	; (8000700 <MX_USART2_UART_Init+0x5c>)
 80006ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ae:	4b13      	ldr	r3, [pc, #76]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006b0:	22e1      	movs	r2, #225	; 0xe1
 80006b2:	0252      	lsls	r2, r2, #9
 80006b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006bc:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006c2:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006ca:	220c      	movs	r2, #12
 80006cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ce:	4b0b      	ldr	r3, [pc, #44]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006d4:	4b09      	ldr	r3, [pc, #36]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006da:	4b08      	ldr	r3, [pc, #32]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006dc:	2200      	movs	r2, #0
 80006de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006e0:	4b06      	ldr	r3, [pc, #24]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006e6:	4b05      	ldr	r3, [pc, #20]	; (80006fc <MX_USART2_UART_Init+0x58>)
 80006e8:	0018      	movs	r0, r3
 80006ea:	f003 faad 	bl	8003c48 <HAL_UART_Init>
 80006ee:	1e03      	subs	r3, r0, #0
 80006f0:	d001      	beq.n	80006f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006f2:	f000 f88f 	bl	8000814 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	200000d8 	.word	0x200000d8
 8000700:	40004400 	.word	0x40004400

08000704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000704:	b590      	push	{r4, r7, lr}
 8000706:	b08b      	sub	sp, #44	; 0x2c
 8000708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	2414      	movs	r4, #20
 800070c:	193b      	adds	r3, r7, r4
 800070e:	0018      	movs	r0, r3
 8000710:	2314      	movs	r3, #20
 8000712:	001a      	movs	r2, r3
 8000714:	2100      	movs	r1, #0
 8000716:	f003 ff99 	bl	800464c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071a:	4b3c      	ldr	r3, [pc, #240]	; (800080c <MX_GPIO_Init+0x108>)
 800071c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800071e:	4b3b      	ldr	r3, [pc, #236]	; (800080c <MX_GPIO_Init+0x108>)
 8000720:	2104      	movs	r1, #4
 8000722:	430a      	orrs	r2, r1
 8000724:	62da      	str	r2, [r3, #44]	; 0x2c
 8000726:	4b39      	ldr	r3, [pc, #228]	; (800080c <MX_GPIO_Init+0x108>)
 8000728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800072a:	2204      	movs	r2, #4
 800072c:	4013      	ands	r3, r2
 800072e:	613b      	str	r3, [r7, #16]
 8000730:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000732:	4b36      	ldr	r3, [pc, #216]	; (800080c <MX_GPIO_Init+0x108>)
 8000734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000736:	4b35      	ldr	r3, [pc, #212]	; (800080c <MX_GPIO_Init+0x108>)
 8000738:	2180      	movs	r1, #128	; 0x80
 800073a:	430a      	orrs	r2, r1
 800073c:	62da      	str	r2, [r3, #44]	; 0x2c
 800073e:	4b33      	ldr	r3, [pc, #204]	; (800080c <MX_GPIO_Init+0x108>)
 8000740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000742:	2280      	movs	r2, #128	; 0x80
 8000744:	4013      	ands	r3, r2
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074a:	4b30      	ldr	r3, [pc, #192]	; (800080c <MX_GPIO_Init+0x108>)
 800074c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800074e:	4b2f      	ldr	r3, [pc, #188]	; (800080c <MX_GPIO_Init+0x108>)
 8000750:	2101      	movs	r1, #1
 8000752:	430a      	orrs	r2, r1
 8000754:	62da      	str	r2, [r3, #44]	; 0x2c
 8000756:	4b2d      	ldr	r3, [pc, #180]	; (800080c <MX_GPIO_Init+0x108>)
 8000758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800075a:	2201      	movs	r2, #1
 800075c:	4013      	ands	r3, r2
 800075e:	60bb      	str	r3, [r7, #8]
 8000760:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000762:	4b2a      	ldr	r3, [pc, #168]	; (800080c <MX_GPIO_Init+0x108>)
 8000764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000766:	4b29      	ldr	r3, [pc, #164]	; (800080c <MX_GPIO_Init+0x108>)
 8000768:	2102      	movs	r1, #2
 800076a:	430a      	orrs	r2, r1
 800076c:	62da      	str	r2, [r3, #44]	; 0x2c
 800076e:	4b27      	ldr	r3, [pc, #156]	; (800080c <MX_GPIO_Init+0x108>)
 8000770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000772:	2202      	movs	r2, #2
 8000774:	4013      	ands	r3, r2
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800077a:	23a0      	movs	r3, #160	; 0xa0
 800077c:	05db      	lsls	r3, r3, #23
 800077e:	2200      	movs	r2, #0
 8000780:	2120      	movs	r1, #32
 8000782:	0018      	movs	r0, r3
 8000784:	f000 feb0 	bl	80014e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000788:	4b21      	ldr	r3, [pc, #132]	; (8000810 <MX_GPIO_Init+0x10c>)
 800078a:	2200      	movs	r2, #0
 800078c:	2120      	movs	r1, #32
 800078e:	0018      	movs	r0, r3
 8000790:	f000 feaa 	bl	80014e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000794:	193b      	adds	r3, r7, r4
 8000796:	2280      	movs	r2, #128	; 0x80
 8000798:	0192      	lsls	r2, r2, #6
 800079a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800079c:	193b      	adds	r3, r7, r4
 800079e:	2284      	movs	r2, #132	; 0x84
 80007a0:	0392      	lsls	r2, r2, #14
 80007a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	4a18      	ldr	r2, [pc, #96]	; (8000810 <MX_GPIO_Init+0x10c>)
 80007ae:	0019      	movs	r1, r3
 80007b0:	0010      	movs	r0, r2
 80007b2:	f000 fd23 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	2220      	movs	r2, #32
 80007ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007bc:	193b      	adds	r3, r7, r4
 80007be:	2201      	movs	r2, #1
 80007c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c2:	193b      	adds	r3, r7, r4
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	193b      	adds	r3, r7, r4
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007ce:	193a      	adds	r2, r7, r4
 80007d0:	23a0      	movs	r3, #160	; 0xa0
 80007d2:	05db      	lsls	r3, r3, #23
 80007d4:	0011      	movs	r1, r2
 80007d6:	0018      	movs	r0, r3
 80007d8:	f000 fd10 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80007dc:	0021      	movs	r1, r4
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	2220      	movs	r2, #32
 80007e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e4:	187b      	adds	r3, r7, r1
 80007e6:	2201      	movs	r2, #1
 80007e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	4a05      	ldr	r2, [pc, #20]	; (8000810 <MX_GPIO_Init+0x10c>)
 80007fa:	0019      	movs	r1, r3
 80007fc:	0010      	movs	r0, r2
 80007fe:	f000 fcfd 	bl	80011fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	b00b      	add	sp, #44	; 0x2c
 8000808:	bd90      	pop	{r4, r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	40021000 	.word	0x40021000
 8000810:	50000800 	.word	0x50000800

08000814 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000818:	b672      	cpsid	i
}
 800081a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800081c:	e7fe      	b.n	800081c <Error_Handler+0x8>
	...

08000820 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000824:	4b07      	ldr	r3, [pc, #28]	; (8000844 <HAL_MspInit+0x24>)
 8000826:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000828:	4b06      	ldr	r3, [pc, #24]	; (8000844 <HAL_MspInit+0x24>)
 800082a:	2101      	movs	r1, #1
 800082c:	430a      	orrs	r2, r1
 800082e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000830:	4b04      	ldr	r3, [pc, #16]	; (8000844 <HAL_MspInit+0x24>)
 8000832:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000834:	4b03      	ldr	r3, [pc, #12]	; (8000844 <HAL_MspInit+0x24>)
 8000836:	2180      	movs	r1, #128	; 0x80
 8000838:	0549      	lsls	r1, r1, #21
 800083a:	430a      	orrs	r2, r1
 800083c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40021000 	.word	0x40021000

08000848 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000848:	b590      	push	{r4, r7, lr}
 800084a:	b089      	sub	sp, #36	; 0x24
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000850:	240c      	movs	r4, #12
 8000852:	193b      	adds	r3, r7, r4
 8000854:	0018      	movs	r0, r3
 8000856:	2314      	movs	r3, #20
 8000858:	001a      	movs	r2, r3
 800085a:	2100      	movs	r1, #0
 800085c:	f003 fef6 	bl	800464c <memset>
  if(hi2c->Instance==I2C1)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a17      	ldr	r2, [pc, #92]	; (80008c4 <HAL_I2C_MspInit+0x7c>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d128      	bne.n	80008bc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800086a:	4b17      	ldr	r3, [pc, #92]	; (80008c8 <HAL_I2C_MspInit+0x80>)
 800086c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800086e:	4b16      	ldr	r3, [pc, #88]	; (80008c8 <HAL_I2C_MspInit+0x80>)
 8000870:	2102      	movs	r1, #2
 8000872:	430a      	orrs	r2, r1
 8000874:	62da      	str	r2, [r3, #44]	; 0x2c
 8000876:	4b14      	ldr	r3, [pc, #80]	; (80008c8 <HAL_I2C_MspInit+0x80>)
 8000878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800087a:	2202      	movs	r2, #2
 800087c:	4013      	ands	r3, r2
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000882:	0021      	movs	r1, r4
 8000884:	187b      	adds	r3, r7, r1
 8000886:	22c0      	movs	r2, #192	; 0xc0
 8000888:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2212      	movs	r2, #18
 800088e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000896:	187b      	adds	r3, r7, r1
 8000898:	2203      	movs	r2, #3
 800089a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800089c:	187b      	adds	r3, r7, r1
 800089e:	2201      	movs	r2, #1
 80008a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	4a09      	ldr	r2, [pc, #36]	; (80008cc <HAL_I2C_MspInit+0x84>)
 80008a6:	0019      	movs	r1, r3
 80008a8:	0010      	movs	r0, r2
 80008aa:	f000 fca7 	bl	80011fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008ae:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <HAL_I2C_MspInit+0x80>)
 80008b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008b2:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <HAL_I2C_MspInit+0x80>)
 80008b4:	2180      	movs	r1, #128	; 0x80
 80008b6:	0389      	lsls	r1, r1, #14
 80008b8:	430a      	orrs	r2, r1
 80008ba:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80008bc:	46c0      	nop			; (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	b009      	add	sp, #36	; 0x24
 80008c2:	bd90      	pop	{r4, r7, pc}
 80008c4:	40005400 	.word	0x40005400
 80008c8:	40021000 	.word	0x40021000
 80008cc:	50000400 	.word	0x50000400

080008d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008d0:	b590      	push	{r4, r7, lr}
 80008d2:	b08b      	sub	sp, #44	; 0x2c
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d8:	2414      	movs	r4, #20
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	0018      	movs	r0, r3
 80008de:	2314      	movs	r3, #20
 80008e0:	001a      	movs	r2, r3
 80008e2:	2100      	movs	r1, #0
 80008e4:	f003 feb2 	bl	800464c <memset>
  if(hspi->Instance==SPI1)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a28      	ldr	r2, [pc, #160]	; (8000990 <HAL_SPI_MspInit+0xc0>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d14a      	bne.n	8000988 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008f2:	4b28      	ldr	r3, [pc, #160]	; (8000994 <HAL_SPI_MspInit+0xc4>)
 80008f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008f6:	4b27      	ldr	r3, [pc, #156]	; (8000994 <HAL_SPI_MspInit+0xc4>)
 80008f8:	2180      	movs	r1, #128	; 0x80
 80008fa:	0149      	lsls	r1, r1, #5
 80008fc:	430a      	orrs	r2, r1
 80008fe:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000900:	4b24      	ldr	r3, [pc, #144]	; (8000994 <HAL_SPI_MspInit+0xc4>)
 8000902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000904:	4b23      	ldr	r3, [pc, #140]	; (8000994 <HAL_SPI_MspInit+0xc4>)
 8000906:	2101      	movs	r1, #1
 8000908:	430a      	orrs	r2, r1
 800090a:	62da      	str	r2, [r3, #44]	; 0x2c
 800090c:	4b21      	ldr	r3, [pc, #132]	; (8000994 <HAL_SPI_MspInit+0xc4>)
 800090e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000910:	2201      	movs	r2, #1
 8000912:	4013      	ands	r3, r2
 8000914:	613b      	str	r3, [r7, #16]
 8000916:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000918:	4b1e      	ldr	r3, [pc, #120]	; (8000994 <HAL_SPI_MspInit+0xc4>)
 800091a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800091c:	4b1d      	ldr	r3, [pc, #116]	; (8000994 <HAL_SPI_MspInit+0xc4>)
 800091e:	2102      	movs	r1, #2
 8000920:	430a      	orrs	r2, r1
 8000922:	62da      	str	r2, [r3, #44]	; 0x2c
 8000924:	4b1b      	ldr	r3, [pc, #108]	; (8000994 <HAL_SPI_MspInit+0xc4>)
 8000926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000928:	2202      	movs	r2, #2
 800092a:	4013      	ands	r3, r2
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000930:	193b      	adds	r3, r7, r4
 8000932:	22c0      	movs	r2, #192	; 0xc0
 8000934:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000936:	193b      	adds	r3, r7, r4
 8000938:	2202      	movs	r2, #2
 800093a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	193b      	adds	r3, r7, r4
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000942:	193b      	adds	r3, r7, r4
 8000944:	2203      	movs	r2, #3
 8000946:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000948:	193b      	adds	r3, r7, r4
 800094a:	2200      	movs	r2, #0
 800094c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094e:	193a      	adds	r2, r7, r4
 8000950:	23a0      	movs	r3, #160	; 0xa0
 8000952:	05db      	lsls	r3, r3, #23
 8000954:	0011      	movs	r1, r2
 8000956:	0018      	movs	r0, r3
 8000958:	f000 fc50 	bl	80011fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800095c:	0021      	movs	r1, r4
 800095e:	187b      	adds	r3, r7, r1
 8000960:	2208      	movs	r2, #8
 8000962:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000964:	187b      	adds	r3, r7, r1
 8000966:	2202      	movs	r2, #2
 8000968:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	187b      	adds	r3, r7, r1
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000970:	187b      	adds	r3, r7, r1
 8000972:	2203      	movs	r2, #3
 8000974:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000976:	187b      	adds	r3, r7, r1
 8000978:	2200      	movs	r2, #0
 800097a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800097c:	187b      	adds	r3, r7, r1
 800097e:	4a06      	ldr	r2, [pc, #24]	; (8000998 <HAL_SPI_MspInit+0xc8>)
 8000980:	0019      	movs	r1, r3
 8000982:	0010      	movs	r0, r2
 8000984:	f000 fc3a 	bl	80011fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000988:	46c0      	nop			; (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	b00b      	add	sp, #44	; 0x2c
 800098e:	bd90      	pop	{r4, r7, pc}
 8000990:	40013000 	.word	0x40013000
 8000994:	40021000 	.word	0x40021000
 8000998:	50000400 	.word	0x50000400

0800099c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800099c:	b590      	push	{r4, r7, lr}
 800099e:	b089      	sub	sp, #36	; 0x24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a4:	240c      	movs	r4, #12
 80009a6:	193b      	adds	r3, r7, r4
 80009a8:	0018      	movs	r0, r3
 80009aa:	2314      	movs	r3, #20
 80009ac:	001a      	movs	r2, r3
 80009ae:	2100      	movs	r1, #0
 80009b0:	f003 fe4c 	bl	800464c <memset>
  if(huart->Instance==USART2)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a18      	ldr	r2, [pc, #96]	; (8000a1c <HAL_UART_MspInit+0x80>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d129      	bne.n	8000a12 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <HAL_UART_MspInit+0x84>)
 80009c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009c2:	4b17      	ldr	r3, [pc, #92]	; (8000a20 <HAL_UART_MspInit+0x84>)
 80009c4:	2180      	movs	r1, #128	; 0x80
 80009c6:	0289      	lsls	r1, r1, #10
 80009c8:	430a      	orrs	r2, r1
 80009ca:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009cc:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <HAL_UART_MspInit+0x84>)
 80009ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009d0:	4b13      	ldr	r3, [pc, #76]	; (8000a20 <HAL_UART_MspInit+0x84>)
 80009d2:	2101      	movs	r1, #1
 80009d4:	430a      	orrs	r2, r1
 80009d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80009d8:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <HAL_UART_MspInit+0x84>)
 80009da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009dc:	2201      	movs	r2, #1
 80009de:	4013      	ands	r3, r2
 80009e0:	60bb      	str	r3, [r7, #8]
 80009e2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009e4:	0021      	movs	r1, r4
 80009e6:	187b      	adds	r3, r7, r1
 80009e8:	220c      	movs	r2, #12
 80009ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	2202      	movs	r2, #2
 80009f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	187b      	adds	r3, r7, r1
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	2203      	movs	r2, #3
 80009fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80009fe:	187b      	adds	r3, r7, r1
 8000a00:	2204      	movs	r2, #4
 8000a02:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a04:	187a      	adds	r2, r7, r1
 8000a06:	23a0      	movs	r3, #160	; 0xa0
 8000a08:	05db      	lsls	r3, r3, #23
 8000a0a:	0011      	movs	r1, r2
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	f000 fbf5 	bl	80011fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	b009      	add	sp, #36	; 0x24
 8000a18:	bd90      	pop	{r4, r7, pc}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	40004400 	.word	0x40004400
 8000a20:	40021000 	.word	0x40021000

08000a24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a28:	e7fe      	b.n	8000a28 <NMI_Handler+0x4>

08000a2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2e:	e7fe      	b.n	8000a2e <HardFault_Handler+0x4>

08000a30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a48:	f000 fae4 	bl	8001014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a4c:	46c0      	nop			; (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000a5c:	480d      	ldr	r0, [pc, #52]	; (8000a94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a5e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a60:	f7ff fff7 	bl	8000a52 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a64:	480c      	ldr	r0, [pc, #48]	; (8000a98 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a66:	490d      	ldr	r1, [pc, #52]	; (8000a9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a68:	4a0d      	ldr	r2, [pc, #52]	; (8000aa0 <LoopForever+0xe>)
  movs r3, #0
 8000a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a6c:	e002      	b.n	8000a74 <LoopCopyDataInit>

08000a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a72:	3304      	adds	r3, #4

08000a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a78:	d3f9      	bcc.n	8000a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a7a:	4a0a      	ldr	r2, [pc, #40]	; (8000aa4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a7c:	4c0a      	ldr	r4, [pc, #40]	; (8000aa8 <LoopForever+0x16>)
  movs r3, #0
 8000a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a80:	e001      	b.n	8000a86 <LoopFillZerobss>

08000a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a84:	3204      	adds	r2, #4

08000a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a88:	d3fb      	bcc.n	8000a82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a8a:	f003 fde7 	bl	800465c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a8e:	f7ff fd0b 	bl	80004a8 <main>

08000a92 <LoopForever>:

LoopForever:
    b LoopForever
 8000a92:	e7fe      	b.n	8000a92 <LoopForever>
  ldr   r0, =_estack
 8000a94:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a9c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000aa0:	08004e28 	.word	0x08004e28
  ldr r2, =_sbss
 8000aa4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000aa8:	2000016c 	.word	0x2000016c

08000aac <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aac:	e7fe      	b.n	8000aac <ADC1_COMP_IRQHandler>
	...

08000ab0 <ArduCAM_Init>:

uint8_t vid, pid;


void ArduCAM_Init(byte model) 
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	0002      	movs	r2, r0
 8000ab8:	1dfb      	adds	r3, r7, #7
 8000aba:	701a      	strb	r2, [r3, #0]
	wrSensorReg8_8(0xff, 0x01);
 8000abc:	2101      	movs	r1, #1
 8000abe:	20ff      	movs	r0, #255	; 0xff
 8000ac0:	f000 f9a6 	bl	8000e10 <wrSensorReg8_8>
	rdSensorReg8_8(OV2640_CHIPID_HIGH, &vid);
 8000ac4:	4b24      	ldr	r3, [pc, #144]	; (8000b58 <ArduCAM_Init+0xa8>)
 8000ac6:	0019      	movs	r1, r3
 8000ac8:	200a      	movs	r0, #10
 8000aca:	f000 f9d5 	bl	8000e78 <rdSensorReg8_8>
	rdSensorReg8_8(OV2640_CHIPID_LOW, &pid);
 8000ace:	4b23      	ldr	r3, [pc, #140]	; (8000b5c <ArduCAM_Init+0xac>)
 8000ad0:	0019      	movs	r1, r3
 8000ad2:	200b      	movs	r0, #11
 8000ad4:	f000 f9d0 	bl	8000e78 <rdSensorReg8_8>
    if ((vid != 0x26 ) && (( pid != 0x41 ) || ( pid != 0x42 ))){
 8000ad8:	4b1f      	ldr	r3, [pc, #124]	; (8000b58 <ArduCAM_Init+0xa8>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b26      	cmp	r3, #38	; 0x26
 8000ade:	d00b      	beq.n	8000af8 <ArduCAM_Init+0x48>
 8000ae0:	4b1e      	ldr	r3, [pc, #120]	; (8000b5c <ArduCAM_Init+0xac>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b41      	cmp	r3, #65	; 0x41
 8000ae6:	d103      	bne.n	8000af0 <ArduCAM_Init+0x40>
 8000ae8:	4b1c      	ldr	r3, [pc, #112]	; (8000b5c <ArduCAM_Init+0xac>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b42      	cmp	r3, #66	; 0x42
 8000aee:	d003      	beq.n	8000af8 <ArduCAM_Init+0x48>
      //Serial.println(F("ACK CMD Can't find OV2640 module! END"));
    	HAL_Delay(10000);
 8000af0:	4b1b      	ldr	r3, [pc, #108]	; (8000b60 <ArduCAM_Init+0xb0>)
 8000af2:	0018      	movs	r0, r3
 8000af4:	f000 faaa 	bl	800104c <HAL_Delay>
    }
    else{
      //Serial.println(F("ACK CMD OV2640 detected. END"));break;
    }

    wrSensorReg8_8(0xff, 0x01);
 8000af8:	2101      	movs	r1, #1
 8000afa:	20ff      	movs	r0, #255	; 0xff
 8000afc:	f000 f988 	bl	8000e10 <wrSensorReg8_8>
	wrSensorReg8_8(0x12, 0x80);
 8000b00:	2180      	movs	r1, #128	; 0x80
 8000b02:	2012      	movs	r0, #18
 8000b04:	f000 f984 	bl	8000e10 <wrSensorReg8_8>
	HAL_Delay(100);
 8000b08:	2064      	movs	r0, #100	; 0x64
 8000b0a:	f000 fa9f 	bl	800104c <HAL_Delay>
	if (m_fmt == JPEG)
 8000b0e:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <ArduCAM_Init+0xb4>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d118      	bne.n	8000b48 <ArduCAM_Init+0x98>
	{
	  wrSensorRegs8_8(OV2640_JPEG_INIT);
 8000b16:	4b14      	ldr	r3, [pc, #80]	; (8000b68 <ArduCAM_Init+0xb8>)
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f000 f9e7 	bl	8000eec <wrSensorRegs8_8>
	  wrSensorRegs8_8(OV2640_YUV422);
 8000b1e:	4b13      	ldr	r3, [pc, #76]	; (8000b6c <ArduCAM_Init+0xbc>)
 8000b20:	0018      	movs	r0, r3
 8000b22:	f000 f9e3 	bl	8000eec <wrSensorRegs8_8>
	  wrSensorRegs8_8(OV2640_JPEG);
 8000b26:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <ArduCAM_Init+0xc0>)
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f000 f9df 	bl	8000eec <wrSensorRegs8_8>
	  wrSensorReg8_8(0xff, 0x01);
 8000b2e:	2101      	movs	r1, #1
 8000b30:	20ff      	movs	r0, #255	; 0xff
 8000b32:	f000 f96d 	bl	8000e10 <wrSensorReg8_8>
	  wrSensorReg8_8(0x15, 0x00);
 8000b36:	2100      	movs	r1, #0
 8000b38:	2015      	movs	r0, #21
 8000b3a:	f000 f969 	bl	8000e10 <wrSensorReg8_8>
	  wrSensorRegs8_8(OV2640_320x240_JPEG);
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <ArduCAM_Init+0xc4>)
 8000b40:	0018      	movs	r0, r3
 8000b42:	f000 f9d3 	bl	8000eec <wrSensorRegs8_8>
	}
	else
	{
	  wrSensorRegs8_8(OV2640_QVGA);
	}
 }
 8000b46:	e003      	b.n	8000b50 <ArduCAM_Init+0xa0>
	  wrSensorRegs8_8(OV2640_QVGA);
 8000b48:	4b0b      	ldr	r3, [pc, #44]	; (8000b78 <ArduCAM_Init+0xc8>)
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f000 f9ce 	bl	8000eec <wrSensorRegs8_8>
 }
 8000b50:	46c0      	nop			; (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	b002      	add	sp, #8
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20000164 	.word	0x20000164
 8000b5c:	20000165 	.word	0x20000165
 8000b60:	00002710 	.word	0x00002710
 8000b64:	20000005 	.word	0x20000005
 8000b68:	080049e8 	.word	0x080049e8
 8000b6c:	08004ce4 	.word	0x08004ce4
 8000b70:	08004d0c 	.word	0x08004d0c
 8000b74:	08004d30 	.word	0x08004d30
 8000b78:	080046e0 	.word	0x080046e0

08000b7c <SingleCapTransfer>:


void SingleCapTransfer(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
	write_reg(0x07, 0x80);
 8000b80:	2180      	movs	r1, #128	; 0x80
 8000b82:	2007      	movs	r0, #7
 8000b84:	f000 f8ca 	bl	8000d1c <write_reg>
	HAL_Delay(100);
 8000b88:	2064      	movs	r0, #100	; 0x64
 8000b8a:	f000 fa5f 	bl	800104c <HAL_Delay>
	write_reg(0x07, 0x00);
 8000b8e:	2100      	movs	r1, #0
 8000b90:	2007      	movs	r0, #7
 8000b92:	f000 f8c3 	bl	8000d1c <write_reg>
	HAL_Delay(100);
 8000b96:	2064      	movs	r0, #100	; 0x64
 8000b98:	f000 fa58 	bl	800104c <HAL_Delay>
	//read_reg(0x00);
	set_format(JPEG);
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	f000 f82d 	bl	8000bfc <set_format>
	ArduCAM_Init(OV2640);
 8000ba2:	2005      	movs	r0, #5
 8000ba4:	f7ff ff84 	bl	8000ab0 <ArduCAM_Init>
//	write_reg(0x07, 0x00);
//	write_reg(0x00, 0x55);
//	read_reg(0x00);
	//wrSensorRegs8_8(OV2640_JPEG_INIT);
	//wrSensorRegs8_8(OV2640_320x240_JPEG);
	HAL_Delay(1000);
 8000ba8:	23fa      	movs	r3, #250	; 0xfa
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	0018      	movs	r0, r3
 8000bae:	f000 fa4d 	bl	800104c <HAL_Delay>
	clear_fifo_flag();
 8000bb2:	f000 f8de 	bl	8000d72 <clear_fifo_flag>
//	read_reg(0x01);
	HAL_Delay(1000);
 8000bb6:	23fa      	movs	r3, #250	; 0xfa
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f000 fa46 	bl	800104c <HAL_Delay>

	flush_fifo();
 8000bc0:	f000 f8c5 	bl	8000d4e <flush_fifo>
	HAL_Delay(1000);
 8000bc4:	23fa      	movs	r3, #250	; 0xfa
 8000bc6:	009b      	lsls	r3, r3, #2
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f000 fa3f 	bl	800104c <HAL_Delay>
	flush_fifo();
 8000bce:	f000 f8be 	bl	8000d4e <flush_fifo>
	clear_fifo_flag();
 8000bd2:	f000 f8ce 	bl	8000d72 <clear_fifo_flag>
	start_capture();
 8000bd6:	f000 f8c3 	bl	8000d60 <start_capture>
	while(!get_bit(ARDUCHIP_TRIG , CAP_DONE_MASK)){
 8000bda:	46c0      	nop			; (mov r8, r8)
 8000bdc:	2108      	movs	r1, #8
 8000bde:	2041      	movs	r0, #65	; 0x41
 8000be0:	f000 f8f6 	bl	8000dd0 <get_bit>
 8000be4:	1e03      	subs	r3, r0, #0
 8000be6:	d0f9      	beq.n	8000bdc <SingleCapTransfer+0x60>
		//HAL_Delay(10);
	}
	length= read_fifo_length();
 8000be8:	f000 f8cc 	bl	8000d84 <read_fifo_length>
 8000bec:	0002      	movs	r2, r0
 8000bee:	4b02      	ldr	r3, [pc, #8]	; (8000bf8 <SingleCapTransfer+0x7c>)
 8000bf0:	601a      	str	r2, [r3, #0]
}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20000160 	.word	0x20000160

08000bfc <set_format>:
}



void set_format(byte fmt)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	0002      	movs	r2, r0
 8000c04:	1dfb      	adds	r3, r7, #7
 8000c06:	701a      	strb	r2, [r3, #0]
  if (fmt == BMP)
 8000c08:	1dfb      	adds	r3, r7, #7
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d103      	bne.n	8000c18 <set_format+0x1c>
    m_fmt = BMP;
 8000c10:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <set_format+0x2c>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	701a      	strb	r2, [r3, #0]
  else
    m_fmt = JPEG;
}
 8000c16:	e002      	b.n	8000c1e <set_format+0x22>
    m_fmt = JPEG;
 8000c18:	4b03      	ldr	r3, [pc, #12]	; (8000c28 <set_format+0x2c>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	701a      	strb	r2, [r3, #0]
}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	46bd      	mov	sp, r7
 8000c22:	b002      	add	sp, #8
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	20000005 	.word	0x20000005

08000c2c <bus_read>:
	write_reg(ARDUCHIP_FRAMES, nbr-1);
}


uint8_t bus_read(uint8_t address)
{
 8000c2c:	b5b0      	push	{r4, r5, r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	0002      	movs	r2, r0
 8000c34:	1dfb      	adds	r3, r7, #7
 8000c36:	701a      	strb	r2, [r3, #0]
    uint8_t txData = address;
 8000c38:	250f      	movs	r5, #15
 8000c3a:	197b      	adds	r3, r7, r5
 8000c3c:	1dfa      	adds	r2, r7, #7
 8000c3e:	7812      	ldrb	r2, [r2, #0]
 8000c40:	701a      	strb	r2, [r3, #0]
    uint8_t rxData = 0x00;
 8000c42:	240e      	movs	r4, #14
 8000c44:	193b      	adds	r3, r7, r4
 8000c46:	2200      	movs	r2, #0
 8000c48:	701a      	strb	r2, [r3, #0]

    // Abaisse le signal CS (chip select)
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000c4a:	4b10      	ldr	r3, [pc, #64]	; (8000c8c <bus_read+0x60>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2120      	movs	r1, #32
 8000c50:	0018      	movs	r0, r3
 8000c52:	f000 fc49 	bl	80014e8 <HAL_GPIO_WritePin>

    // Envoi de l'adresse via SPI
    HAL_SPI_Transmit(&hspi1, &txData, 1, HAL_MAX_DELAY);
 8000c56:	2301      	movs	r3, #1
 8000c58:	425b      	negs	r3, r3
 8000c5a:	1979      	adds	r1, r7, r5
 8000c5c:	480c      	ldr	r0, [pc, #48]	; (8000c90 <bus_read+0x64>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	f002 fa5c 	bl	800311c <HAL_SPI_Transmit>

    //HAL_Delay(1);

    // Lecture de la donnée via SPI
    HAL_SPI_Receive(&hspi1, &rxData, 1, HAL_MAX_DELAY);
 8000c64:	2301      	movs	r3, #1
 8000c66:	425b      	negs	r3, r3
 8000c68:	1939      	adds	r1, r7, r4
 8000c6a:	4809      	ldr	r0, [pc, #36]	; (8000c90 <bus_read+0x64>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	f002 fbb3 	bl	80033d8 <HAL_SPI_Receive>

    //HAL_Delay(1);

    // Libère le signal CS
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000c72:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <bus_read+0x60>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	2120      	movs	r1, #32
 8000c78:	0018      	movs	r0, r3
 8000c7a:	f000 fc35 	bl	80014e8 <HAL_GPIO_WritePin>

    return rxData;
 8000c7e:	193b      	adds	r3, r7, r4
 8000c80:	781b      	ldrb	r3, [r3, #0]
}
 8000c82:	0018      	movs	r0, r3
 8000c84:	46bd      	mov	sp, r7
 8000c86:	b004      	add	sp, #16
 8000c88:	bdb0      	pop	{r4, r5, r7, pc}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	50000800 	.word	0x50000800
 8000c90:	20000080 	.word	0x20000080

08000c94 <bus_write>:


uint8_t bus_write(uint8_t address, uint8_t value)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	0002      	movs	r2, r0
 8000c9c:	1dfb      	adds	r3, r7, #7
 8000c9e:	701a      	strb	r2, [r3, #0]
 8000ca0:	1dbb      	adds	r3, r7, #6
 8000ca2:	1c0a      	adds	r2, r1, #0
 8000ca4:	701a      	strb	r2, [r3, #0]
    // Abaisse le signal CS (chip select)
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <bus_write+0x50>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2120      	movs	r1, #32
 8000cac:	0018      	movs	r0, r3
 8000cae:	f000 fc1b 	bl	80014e8 <HAL_GPIO_WritePin>

    // Attente de 10 millisecondes
    //HAL_Delay(1);

    // Envoi de l'adresse via SPI
    HAL_SPI_Transmit(&hspi1, &address, 1, HAL_MAX_DELAY);
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	425b      	negs	r3, r3
 8000cb6:	1df9      	adds	r1, r7, #7
 8000cb8:	480b      	ldr	r0, [pc, #44]	; (8000ce8 <bus_write+0x54>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f002 fa2e 	bl	800311c <HAL_SPI_Transmit>

    // Envoi de la valeur via SPI
    HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY);
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1db9      	adds	r1, r7, #6
 8000cc6:	4808      	ldr	r0, [pc, #32]	; (8000ce8 <bus_write+0x54>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	f002 fa27 	bl	800311c <HAL_SPI_Transmit>

    // Attente de 10 millisecondes
    //HAL_Delay(1);

    // Libère le signal CS
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000cce:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <bus_write+0x50>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	2120      	movs	r1, #32
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f000 fc07 	bl	80014e8 <HAL_GPIO_WritePin>

    return 1;  // Indique que l'opération s'est bien déroulée
 8000cda:	2301      	movs	r3, #1
}
 8000cdc:	0018      	movs	r0, r3
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	b002      	add	sp, #8
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	50000800 	.word	0x50000800
 8000ce8:	20000080 	.word	0x20000080

08000cec <read_reg>:


uint8_t read_reg(uint8_t addr)
{
 8000cec:	b5b0      	push	{r4, r5, r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	0002      	movs	r2, r0
 8000cf4:	1dfb      	adds	r3, r7, #7
 8000cf6:	701a      	strb	r2, [r3, #0]
	uint8_t data;
	data = bus_read(addr & 0x7F);
 8000cf8:	1dfb      	adds	r3, r7, #7
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	227f      	movs	r2, #127	; 0x7f
 8000cfe:	4013      	ands	r3, r2
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	250f      	movs	r5, #15
 8000d04:	197c      	adds	r4, r7, r5
 8000d06:	0018      	movs	r0, r3
 8000d08:	f7ff ff90 	bl	8000c2c <bus_read>
 8000d0c:	0003      	movs	r3, r0
 8000d0e:	7023      	strb	r3, [r4, #0]
	return data;
 8000d10:	197b      	adds	r3, r7, r5
 8000d12:	781b      	ldrb	r3, [r3, #0]
}
 8000d14:	0018      	movs	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b004      	add	sp, #16
 8000d1a:	bdb0      	pop	{r4, r5, r7, pc}

08000d1c <write_reg>:


void write_reg(uint8_t addr, uint8_t data)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	0002      	movs	r2, r0
 8000d24:	1dfb      	adds	r3, r7, #7
 8000d26:	701a      	strb	r2, [r3, #0]
 8000d28:	1dbb      	adds	r3, r7, #6
 8000d2a:	1c0a      	adds	r2, r1, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
	 bus_write(addr | 0x80, data); 
 8000d2e:	1dfb      	adds	r3, r7, #7
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2280      	movs	r2, #128	; 0x80
 8000d34:	4252      	negs	r2, r2
 8000d36:	4313      	orrs	r3, r2
 8000d38:	b2da      	uxtb	r2, r3
 8000d3a:	1dbb      	adds	r3, r7, #6
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	0019      	movs	r1, r3
 8000d40:	0010      	movs	r0, r2
 8000d42:	f7ff ffa7 	bl	8000c94 <bus_write>
}
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b002      	add	sp, #8
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <flush_fifo>:
{
	SPI2_ReadWriteByte(BURST_FIFO_READ);
}

void flush_fifo(void)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	af00      	add	r7, sp, #0
	write_reg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK);
 8000d52:	2101      	movs	r1, #1
 8000d54:	2004      	movs	r0, #4
 8000d56:	f7ff ffe1 	bl	8000d1c <write_reg>
}
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <start_capture>:

void start_capture(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	write_reg(ARDUCHIP_FIFO, FIFO_START_MASK);
 8000d64:	2102      	movs	r1, #2
 8000d66:	2004      	movs	r0, #4
 8000d68:	f7ff ffd8 	bl	8000d1c <write_reg>
}
 8000d6c:	46c0      	nop			; (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <clear_fifo_flag>:

void clear_fifo_flag(void )
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	af00      	add	r7, sp, #0
	write_reg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK);
 8000d76:	2101      	movs	r1, #1
 8000d78:	2004      	movs	r0, #4
 8000d7a:	f7ff ffcf 	bl	8000d1c <write_reg>
}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <read_fifo_length>:

uint32_t read_fifo_length(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
	uint32_t len1,len2,len3,len=0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	60fb      	str	r3, [r7, #12]
	len1 = read_reg(FIFO_SIZE1);
 8000d8e:	2042      	movs	r0, #66	; 0x42
 8000d90:	f7ff ffac 	bl	8000cec <read_reg>
 8000d94:	0003      	movs	r3, r0
 8000d96:	60bb      	str	r3, [r7, #8]
	len2 = read_reg(FIFO_SIZE2);
 8000d98:	2043      	movs	r0, #67	; 0x43
 8000d9a:	f7ff ffa7 	bl	8000cec <read_reg>
 8000d9e:	0003      	movs	r3, r0
 8000da0:	607b      	str	r3, [r7, #4]
	len3 = read_reg(FIFO_SIZE3) & 0x7f;
 8000da2:	2044      	movs	r0, #68	; 0x44
 8000da4:	f7ff ffa2 	bl	8000cec <read_reg>
 8000da8:	0003      	movs	r3, r0
 8000daa:	001a      	movs	r2, r3
 8000dac:	237f      	movs	r3, #127	; 0x7f
 8000dae:	4013      	ands	r3, r2
 8000db0:	603b      	str	r3, [r7, #0]
	len = ((len3 << 16) | (len2 << 8) | len1) & 0x07fffff;
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	041a      	lsls	r2, r3, #16
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	021b      	lsls	r3, r3, #8
 8000dba:	431a      	orrs	r2, r3
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	025b      	lsls	r3, r3, #9
 8000dc2:	0a5b      	lsrs	r3, r3, #9
 8000dc4:	60fb      	str	r3, [r7, #12]
	return len;	
 8000dc6:	68fb      	ldr	r3, [r7, #12]
}
 8000dc8:	0018      	movs	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	b004      	add	sp, #16
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <get_bit>:
	write_reg(addr, temp & (~bit));
}

//Get corresponding bit status
uint8_t get_bit(uint8_t addr, uint8_t bit)
{
 8000dd0:	b5b0      	push	{r4, r5, r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	0002      	movs	r2, r0
 8000dd8:	1dfb      	adds	r3, r7, #7
 8000dda:	701a      	strb	r2, [r3, #0]
 8000ddc:	1dbb      	adds	r3, r7, #6
 8000dde:	1c0a      	adds	r2, r1, #0
 8000de0:	701a      	strb	r2, [r3, #0]
  uint8_t temp;
  temp = read_reg(addr);
 8000de2:	250f      	movs	r5, #15
 8000de4:	197c      	adds	r4, r7, r5
 8000de6:	1dfb      	adds	r3, r7, #7
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	0018      	movs	r0, r3
 8000dec:	f7ff ff7e 	bl	8000cec <read_reg>
 8000df0:	0003      	movs	r3, r0
 8000df2:	7023      	strb	r3, [r4, #0]
  temp = temp & bit;
 8000df4:	0028      	movs	r0, r5
 8000df6:	183b      	adds	r3, r7, r0
 8000df8:	183a      	adds	r2, r7, r0
 8000dfa:	1db9      	adds	r1, r7, #6
 8000dfc:	7812      	ldrb	r2, [r2, #0]
 8000dfe:	7809      	ldrb	r1, [r1, #0]
 8000e00:	400a      	ands	r2, r1
 8000e02:	701a      	strb	r2, [r3, #0]
  return temp;
 8000e04:	183b      	adds	r3, r7, r0
 8000e06:	781b      	ldrb	r3, [r3, #0]
}
 8000e08:	0018      	movs	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	b004      	add	sp, #16
 8000e0e:	bdb0      	pop	{r4, r5, r7, pc}

08000e10 <wrSensorReg8_8>:
      break;
  }
}


byte wrSensorReg8_8(uint8_t regID, uint8_t* regDat) {
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af02      	add	r7, sp, #8
 8000e16:	0002      	movs	r2, r0
 8000e18:	6039      	str	r1, [r7, #0]
 8000e1a:	1dfb      	adds	r3, r7, #7
 8000e1c:	701a      	strb	r2, [r3, #0]
    HAL_Delay(5);  // Temporisation en millisecondes pour laisser le temps au capteur
 8000e1e:	2005      	movs	r0, #5
 8000e20:	f000 f914 	bl	800104c <HAL_Delay>

    // Démarre la transmission en envoyant l'adresse du capteur avec HAL I2C
    if (HAL_I2C_Master_Transmit(&hi2c1, sensor_addr, &regID, 1, HAL_MAX_DELAY) != HAL_OK) {
 8000e24:	4b12      	ldr	r3, [pc, #72]	; (8000e70 <wrSensorReg8_8+0x60>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	b299      	uxth	r1, r3
 8000e2a:	1dfa      	adds	r2, r7, #7
 8000e2c:	4811      	ldr	r0, [pc, #68]	; (8000e74 <wrSensorReg8_8+0x64>)
 8000e2e:	2301      	movs	r3, #1
 8000e30:	425b      	negs	r3, r3
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	2301      	movs	r3, #1
 8000e36:	f000 fc0b 	bl	8001650 <HAL_I2C_Master_Transmit>
 8000e3a:	1e03      	subs	r3, r0, #0
 8000e3c:	d001      	beq.n	8000e42 <wrSensorReg8_8+0x32>
        return 1;  // Échec d'écriture de l'adresse du capteur
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e012      	b.n	8000e68 <wrSensorReg8_8+0x58>
    }

    HAL_Delay(1);  // Temporisation en microsecondes
 8000e42:	2001      	movs	r0, #1
 8000e44:	f000 f902 	bl	800104c <HAL_Delay>

    // Envoie la valeur du registre au capteur
    if (HAL_I2C_Master_Transmit(&hi2c1, sensor_addr, &regDat, 1, HAL_MAX_DELAY) != HAL_OK) {
 8000e48:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <wrSensorReg8_8+0x60>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	b299      	uxth	r1, r3
 8000e4e:	003a      	movs	r2, r7
 8000e50:	4808      	ldr	r0, [pc, #32]	; (8000e74 <wrSensorReg8_8+0x64>)
 8000e52:	2301      	movs	r3, #1
 8000e54:	425b      	negs	r3, r3
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	2301      	movs	r3, #1
 8000e5a:	f000 fbf9 	bl	8001650 <HAL_I2C_Master_Transmit>
 8000e5e:	1e03      	subs	r3, r0, #0
 8000e60:	d001      	beq.n	8000e66 <wrSensorReg8_8+0x56>
        return 2;  // Échec d'écriture de la valeur dans le registre
 8000e62:	2302      	movs	r3, #2
 8000e64:	e000      	b.n	8000e68 <wrSensorReg8_8+0x58>
    }

    return 0;  // Succès
 8000e66:	2300      	movs	r3, #0
}
 8000e68:	0018      	movs	r0, r3
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b002      	add	sp, #8
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000004 	.word	0x20000004
 8000e74:	2000002c 	.word	0x2000002c

08000e78 <rdSensorReg8_8>:


byte rdSensorReg8_8(uint8_t regID, uint8_t* regDat)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af02      	add	r7, sp, #8
 8000e7e:	0002      	movs	r2, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	701a      	strb	r2, [r3, #0]
    HAL_Delay(10);  // Petit délai pour la stabilité du bus
 8000e86:	200a      	movs	r0, #10
 8000e88:	f000 f8e0 	bl	800104c <HAL_Delay>

    // Envoi de l'adresse du capteur en mode écriture et ID du registre
    if (HAL_I2C_Master_Transmit(&hi2c1, sensor_addr, &regID, 1, HAL_MAX_DELAY) != HAL_OK)
 8000e8c:	4b15      	ldr	r3, [pc, #84]	; (8000ee4 <rdSensorReg8_8+0x6c>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	b299      	uxth	r1, r3
 8000e92:	1dfa      	adds	r2, r7, #7
 8000e94:	4814      	ldr	r0, [pc, #80]	; (8000ee8 <rdSensorReg8_8+0x70>)
 8000e96:	2301      	movs	r3, #1
 8000e98:	425b      	negs	r3, r3
 8000e9a:	9300      	str	r3, [sp, #0]
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	f000 fbd7 	bl	8001650 <HAL_I2C_Master_Transmit>
 8000ea2:	1e03      	subs	r3, r0, #0
 8000ea4:	d001      	beq.n	8000eaa <rdSensorReg8_8+0x32>
    {
        return 1;  // Erreur lors de l'écriture de l'adresse
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e018      	b.n	8000edc <rdSensorReg8_8+0x64>
    }

    HAL_Delay(10);  // Délai pour la synchronisation du bus
 8000eaa:	200a      	movs	r0, #10
 8000eac:	f000 f8ce 	bl	800104c <HAL_Delay>

    // Relance de l'I2C avec l'adresse du capteur en mode lecture
    if (HAL_I2C_Master_Receive(&hi2c1, sensor_addr | 0x01, regDat, 1, HAL_MAX_DELAY) != HAL_OK)
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <rdSensorReg8_8+0x6c>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	b299      	uxth	r1, r3
 8000ebc:	683a      	ldr	r2, [r7, #0]
 8000ebe:	480a      	ldr	r0, [pc, #40]	; (8000ee8 <rdSensorReg8_8+0x70>)
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	425b      	negs	r3, r3
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	f000 fcca 	bl	8001860 <HAL_I2C_Master_Receive>
 8000ecc:	1e03      	subs	r3, r0, #0
 8000ece:	d001      	beq.n	8000ed4 <rdSensorReg8_8+0x5c>
    {
        return 2;  // Erreur lors de la lecture
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	e003      	b.n	8000edc <rdSensorReg8_8+0x64>
    }

    HAL_Delay(10);  // Délai pour s'assurer de la bonne fin de la transaction
 8000ed4:	200a      	movs	r0, #10
 8000ed6:	f000 f8b9 	bl	800104c <HAL_Delay>

    return 0;  // Lecture réussie
 8000eda:	2300      	movs	r3, #0
}
 8000edc:	0018      	movs	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	b002      	add	sp, #8
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000004 	.word	0x20000004
 8000ee8:	2000002c 	.word	0x2000002c

08000eec <wrSensorRegs8_8>:

// I2C Array Write 8-bit address, 8-bit data
int wrSensorRegs8_8(const struct sensor_reg reglist[])
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
    int err = 0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]
    uint16_t reg_addr = 0;
 8000ef8:	2312      	movs	r3, #18
 8000efa:	18fb      	adds	r3, r7, r3
 8000efc:	2200      	movs	r2, #0
 8000efe:	801a      	strh	r2, [r3, #0]
    uint16_t reg_val = 0;
 8000f00:	2310      	movs	r3, #16
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	2200      	movs	r2, #0
 8000f06:	801a      	strh	r2, [r3, #0]
    const struct sensor_reg *next = reglist;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	60fb      	str	r3, [r7, #12]

    while ((reg_addr != 0xFF) || (reg_val != 0xFF)) // Utilisation de || pour une condition correcte
 8000f0c:	e01f      	b.n	8000f4e <wrSensorRegs8_8+0x62>
    {
        reg_addr = next->reg;
 8000f0e:	2112      	movs	r1, #18
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	8812      	ldrh	r2, [r2, #0]
 8000f16:	801a      	strh	r2, [r3, #0]
        reg_val = next->val;
 8000f18:	2010      	movs	r0, #16
 8000f1a:	183b      	adds	r3, r7, r0
 8000f1c:	68fa      	ldr	r2, [r7, #12]
 8000f1e:	8852      	ldrh	r2, [r2, #2]
 8000f20:	801a      	strh	r2, [r3, #0]

        err = wrSensorReg8_8(reg_addr, reg_val); // Écriture dans le registre
 8000f22:	187b      	adds	r3, r7, r1
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	183b      	adds	r3, r7, r0
 8000f2a:	881b      	ldrh	r3, [r3, #0]
 8000f2c:	0019      	movs	r1, r3
 8000f2e:	0010      	movs	r0, r2
 8000f30:	f7ff ff6e 	bl	8000e10 <wrSensorReg8_8>
 8000f34:	0003      	movs	r3, r0
 8000f36:	617b      	str	r3, [r7, #20]
        if (err != 0)
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <wrSensorRegs8_8+0x56>
        {
            return err; // Retourne l'erreur immédiatement si une écriture échoue
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	e010      	b.n	8000f64 <wrSensorRegs8_8+0x78>
        }

        HAL_Delay(1); // Pause de 1 ms pour garantir la stabilité du bus I2C
 8000f42:	2001      	movs	r0, #1
 8000f44:	f000 f882 	bl	800104c <HAL_Delay>

        next++; // Passe au prochain registre
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	3304      	adds	r3, #4
 8000f4c:	60fb      	str	r3, [r7, #12]
    while ((reg_addr != 0xFF) || (reg_val != 0xFF)) // Utilisation de || pour une condition correcte
 8000f4e:	2312      	movs	r3, #18
 8000f50:	18fb      	adds	r3, r7, r3
 8000f52:	881b      	ldrh	r3, [r3, #0]
 8000f54:	2bff      	cmp	r3, #255	; 0xff
 8000f56:	d1da      	bne.n	8000f0e <wrSensorRegs8_8+0x22>
 8000f58:	2310      	movs	r3, #16
 8000f5a:	18fb      	adds	r3, r7, r3
 8000f5c:	881b      	ldrh	r3, [r3, #0]
 8000f5e:	2bff      	cmp	r3, #255	; 0xff
 8000f60:	d1d5      	bne.n	8000f0e <wrSensorRegs8_8+0x22>
    }

    return err; // Retourne 0 si toutes les écritures sont réussies
 8000f62:	697b      	ldr	r3, [r7, #20]
}
 8000f64:	0018      	movs	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b006      	add	sp, #24
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	2200      	movs	r2, #0
 8000f76:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <HAL_Init+0x3c>)
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	4b0a      	ldr	r3, [pc, #40]	; (8000fa8 <HAL_Init+0x3c>)
 8000f7e:	2140      	movs	r1, #64	; 0x40
 8000f80:	430a      	orrs	r2, r1
 8000f82:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f84:	2000      	movs	r0, #0
 8000f86:	f000 f811 	bl	8000fac <HAL_InitTick>
 8000f8a:	1e03      	subs	r3, r0, #0
 8000f8c:	d003      	beq.n	8000f96 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000f8e:	1dfb      	adds	r3, r7, #7
 8000f90:	2201      	movs	r2, #1
 8000f92:	701a      	strb	r2, [r3, #0]
 8000f94:	e001      	b.n	8000f9a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f96:	f7ff fc43 	bl	8000820 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f9a:	1dfb      	adds	r3, r7, #7
 8000f9c:	781b      	ldrb	r3, [r3, #0]
}
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	b002      	add	sp, #8
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	40022000 	.word	0x40022000

08000fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fac:	b590      	push	{r4, r7, lr}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <HAL_InitTick+0x5c>)
 8000fb6:	681c      	ldr	r4, [r3, #0]
 8000fb8:	4b14      	ldr	r3, [pc, #80]	; (800100c <HAL_InitTick+0x60>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	0019      	movs	r1, r3
 8000fbe:	23fa      	movs	r3, #250	; 0xfa
 8000fc0:	0098      	lsls	r0, r3, #2
 8000fc2:	f7ff f8a1 	bl	8000108 <__udivsi3>
 8000fc6:	0003      	movs	r3, r0
 8000fc8:	0019      	movs	r1, r3
 8000fca:	0020      	movs	r0, r4
 8000fcc:	f7ff f89c 	bl	8000108 <__udivsi3>
 8000fd0:	0003      	movs	r3, r0
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f000 f905 	bl	80011e2 <HAL_SYSTICK_Config>
 8000fd8:	1e03      	subs	r3, r0, #0
 8000fda:	d001      	beq.n	8000fe0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e00f      	b.n	8001000 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b03      	cmp	r3, #3
 8000fe4:	d80b      	bhi.n	8000ffe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	2301      	movs	r3, #1
 8000fea:	425b      	negs	r3, r3
 8000fec:	2200      	movs	r2, #0
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f000 f8e2 	bl	80011b8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ff4:	4b06      	ldr	r3, [pc, #24]	; (8001010 <HAL_InitTick+0x64>)
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e000      	b.n	8001000 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
}
 8001000:	0018      	movs	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	b003      	add	sp, #12
 8001006:	bd90      	pop	{r4, r7, pc}
 8001008:	20000000 	.word	0x20000000
 800100c:	2000000c 	.word	0x2000000c
 8001010:	20000008 	.word	0x20000008

08001014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001018:	4b05      	ldr	r3, [pc, #20]	; (8001030 <HAL_IncTick+0x1c>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	001a      	movs	r2, r3
 800101e:	4b05      	ldr	r3, [pc, #20]	; (8001034 <HAL_IncTick+0x20>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	18d2      	adds	r2, r2, r3
 8001024:	4b03      	ldr	r3, [pc, #12]	; (8001034 <HAL_IncTick+0x20>)
 8001026:	601a      	str	r2, [r3, #0]
}
 8001028:	46c0      	nop			; (mov r8, r8)
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	2000000c 	.word	0x2000000c
 8001034:	20000168 	.word	0x20000168

08001038 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  return uwTick;
 800103c:	4b02      	ldr	r3, [pc, #8]	; (8001048 <HAL_GetTick+0x10>)
 800103e:	681b      	ldr	r3, [r3, #0]
}
 8001040:	0018      	movs	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	20000168 	.word	0x20000168

0800104c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001054:	f7ff fff0 	bl	8001038 <HAL_GetTick>
 8001058:	0003      	movs	r3, r0
 800105a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	3301      	adds	r3, #1
 8001064:	d005      	beq.n	8001072 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001066:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <HAL_Delay+0x44>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	001a      	movs	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	189b      	adds	r3, r3, r2
 8001070:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001072:	46c0      	nop			; (mov r8, r8)
 8001074:	f7ff ffe0 	bl	8001038 <HAL_GetTick>
 8001078:	0002      	movs	r2, r0
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	429a      	cmp	r2, r3
 8001082:	d8f7      	bhi.n	8001074 <HAL_Delay+0x28>
  {
  }
}
 8001084:	46c0      	nop			; (mov r8, r8)
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	46bd      	mov	sp, r7
 800108a:	b004      	add	sp, #16
 800108c:	bd80      	pop	{r7, pc}
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	2000000c 	.word	0x2000000c

08001094 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001094:	b590      	push	{r4, r7, lr}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	0002      	movs	r2, r0
 800109c:	6039      	str	r1, [r7, #0]
 800109e:	1dfb      	adds	r3, r7, #7
 80010a0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010a2:	1dfb      	adds	r3, r7, #7
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b7f      	cmp	r3, #127	; 0x7f
 80010a8:	d828      	bhi.n	80010fc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010aa:	4a2f      	ldr	r2, [pc, #188]	; (8001168 <__NVIC_SetPriority+0xd4>)
 80010ac:	1dfb      	adds	r3, r7, #7
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	b25b      	sxtb	r3, r3
 80010b2:	089b      	lsrs	r3, r3, #2
 80010b4:	33c0      	adds	r3, #192	; 0xc0
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	589b      	ldr	r3, [r3, r2]
 80010ba:	1dfa      	adds	r2, r7, #7
 80010bc:	7812      	ldrb	r2, [r2, #0]
 80010be:	0011      	movs	r1, r2
 80010c0:	2203      	movs	r2, #3
 80010c2:	400a      	ands	r2, r1
 80010c4:	00d2      	lsls	r2, r2, #3
 80010c6:	21ff      	movs	r1, #255	; 0xff
 80010c8:	4091      	lsls	r1, r2
 80010ca:	000a      	movs	r2, r1
 80010cc:	43d2      	mvns	r2, r2
 80010ce:	401a      	ands	r2, r3
 80010d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	019b      	lsls	r3, r3, #6
 80010d6:	22ff      	movs	r2, #255	; 0xff
 80010d8:	401a      	ands	r2, r3
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	0018      	movs	r0, r3
 80010e0:	2303      	movs	r3, #3
 80010e2:	4003      	ands	r3, r0
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010e8:	481f      	ldr	r0, [pc, #124]	; (8001168 <__NVIC_SetPriority+0xd4>)
 80010ea:	1dfb      	adds	r3, r7, #7
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	b25b      	sxtb	r3, r3
 80010f0:	089b      	lsrs	r3, r3, #2
 80010f2:	430a      	orrs	r2, r1
 80010f4:	33c0      	adds	r3, #192	; 0xc0
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80010fa:	e031      	b.n	8001160 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010fc:	4a1b      	ldr	r2, [pc, #108]	; (800116c <__NVIC_SetPriority+0xd8>)
 80010fe:	1dfb      	adds	r3, r7, #7
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	0019      	movs	r1, r3
 8001104:	230f      	movs	r3, #15
 8001106:	400b      	ands	r3, r1
 8001108:	3b08      	subs	r3, #8
 800110a:	089b      	lsrs	r3, r3, #2
 800110c:	3306      	adds	r3, #6
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	18d3      	adds	r3, r2, r3
 8001112:	3304      	adds	r3, #4
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	1dfa      	adds	r2, r7, #7
 8001118:	7812      	ldrb	r2, [r2, #0]
 800111a:	0011      	movs	r1, r2
 800111c:	2203      	movs	r2, #3
 800111e:	400a      	ands	r2, r1
 8001120:	00d2      	lsls	r2, r2, #3
 8001122:	21ff      	movs	r1, #255	; 0xff
 8001124:	4091      	lsls	r1, r2
 8001126:	000a      	movs	r2, r1
 8001128:	43d2      	mvns	r2, r2
 800112a:	401a      	ands	r2, r3
 800112c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	019b      	lsls	r3, r3, #6
 8001132:	22ff      	movs	r2, #255	; 0xff
 8001134:	401a      	ands	r2, r3
 8001136:	1dfb      	adds	r3, r7, #7
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	0018      	movs	r0, r3
 800113c:	2303      	movs	r3, #3
 800113e:	4003      	ands	r3, r0
 8001140:	00db      	lsls	r3, r3, #3
 8001142:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001144:	4809      	ldr	r0, [pc, #36]	; (800116c <__NVIC_SetPriority+0xd8>)
 8001146:	1dfb      	adds	r3, r7, #7
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	001c      	movs	r4, r3
 800114c:	230f      	movs	r3, #15
 800114e:	4023      	ands	r3, r4
 8001150:	3b08      	subs	r3, #8
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	430a      	orrs	r2, r1
 8001156:	3306      	adds	r3, #6
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	18c3      	adds	r3, r0, r3
 800115c:	3304      	adds	r3, #4
 800115e:	601a      	str	r2, [r3, #0]
}
 8001160:	46c0      	nop			; (mov r8, r8)
 8001162:	46bd      	mov	sp, r7
 8001164:	b003      	add	sp, #12
 8001166:	bd90      	pop	{r4, r7, pc}
 8001168:	e000e100 	.word	0xe000e100
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	1e5a      	subs	r2, r3, #1
 800117c:	2380      	movs	r3, #128	; 0x80
 800117e:	045b      	lsls	r3, r3, #17
 8001180:	429a      	cmp	r2, r3
 8001182:	d301      	bcc.n	8001188 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001184:	2301      	movs	r3, #1
 8001186:	e010      	b.n	80011aa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001188:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <SysTick_Config+0x44>)
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	3a01      	subs	r2, #1
 800118e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001190:	2301      	movs	r3, #1
 8001192:	425b      	negs	r3, r3
 8001194:	2103      	movs	r1, #3
 8001196:	0018      	movs	r0, r3
 8001198:	f7ff ff7c 	bl	8001094 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800119c:	4b05      	ldr	r3, [pc, #20]	; (80011b4 <SysTick_Config+0x44>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011a2:	4b04      	ldr	r3, [pc, #16]	; (80011b4 <SysTick_Config+0x44>)
 80011a4:	2207      	movs	r2, #7
 80011a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	0018      	movs	r0, r3
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b002      	add	sp, #8
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	e000e010 	.word	0xe000e010

080011b8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60b9      	str	r1, [r7, #8]
 80011c0:	607a      	str	r2, [r7, #4]
 80011c2:	210f      	movs	r1, #15
 80011c4:	187b      	adds	r3, r7, r1
 80011c6:	1c02      	adds	r2, r0, #0
 80011c8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80011ca:	68ba      	ldr	r2, [r7, #8]
 80011cc:	187b      	adds	r3, r7, r1
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	0011      	movs	r1, r2
 80011d4:	0018      	movs	r0, r3
 80011d6:	f7ff ff5d 	bl	8001094 <__NVIC_SetPriority>
}
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	46bd      	mov	sp, r7
 80011de:	b004      	add	sp, #16
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	0018      	movs	r0, r3
 80011ee:	f7ff ffbf 	bl	8001170 <SysTick_Config>
 80011f2:	0003      	movs	r3, r0
}
 80011f4:	0018      	movs	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	b002      	add	sp, #8
 80011fa:	bd80      	pop	{r7, pc}

080011fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001206:	2300      	movs	r3, #0
 8001208:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800120e:	2300      	movs	r3, #0
 8001210:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001212:	e14f      	b.n	80014b4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2101      	movs	r1, #1
 800121a:	697a      	ldr	r2, [r7, #20]
 800121c:	4091      	lsls	r1, r2
 800121e:	000a      	movs	r2, r1
 8001220:	4013      	ands	r3, r2
 8001222:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d100      	bne.n	800122c <HAL_GPIO_Init+0x30>
 800122a:	e140      	b.n	80014ae <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	2203      	movs	r2, #3
 8001232:	4013      	ands	r3, r2
 8001234:	2b01      	cmp	r3, #1
 8001236:	d005      	beq.n	8001244 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	2203      	movs	r2, #3
 800123e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001240:	2b02      	cmp	r3, #2
 8001242:	d130      	bne.n	80012a6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	409a      	lsls	r2, r3
 8001252:	0013      	movs	r3, r2
 8001254:	43da      	mvns	r2, r3
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	4013      	ands	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	68da      	ldr	r2, [r3, #12]
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	409a      	lsls	r2, r3
 8001266:	0013      	movs	r3, r2
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	4313      	orrs	r3, r2
 800126c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800127a:	2201      	movs	r2, #1
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	409a      	lsls	r2, r3
 8001280:	0013      	movs	r3, r2
 8001282:	43da      	mvns	r2, r3
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	4013      	ands	r3, r2
 8001288:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	091b      	lsrs	r3, r3, #4
 8001290:	2201      	movs	r2, #1
 8001292:	401a      	ands	r2, r3
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	409a      	lsls	r2, r3
 8001298:	0013      	movs	r3, r2
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4313      	orrs	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	2203      	movs	r2, #3
 80012ac:	4013      	ands	r3, r2
 80012ae:	2b03      	cmp	r3, #3
 80012b0:	d017      	beq.n	80012e2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	2203      	movs	r2, #3
 80012be:	409a      	lsls	r2, r3
 80012c0:	0013      	movs	r3, r2
 80012c2:	43da      	mvns	r2, r3
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	4013      	ands	r3, r2
 80012c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	689a      	ldr	r2, [r3, #8]
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	409a      	lsls	r2, r3
 80012d4:	0013      	movs	r3, r2
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	4313      	orrs	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	2203      	movs	r2, #3
 80012e8:	4013      	ands	r3, r2
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d123      	bne.n	8001336 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	08da      	lsrs	r2, r3, #3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3208      	adds	r2, #8
 80012f6:	0092      	lsls	r2, r2, #2
 80012f8:	58d3      	ldr	r3, [r2, r3]
 80012fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	2207      	movs	r2, #7
 8001300:	4013      	ands	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	220f      	movs	r2, #15
 8001306:	409a      	lsls	r2, r3
 8001308:	0013      	movs	r3, r2
 800130a:	43da      	mvns	r2, r3
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	4013      	ands	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	691a      	ldr	r2, [r3, #16]
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	2107      	movs	r1, #7
 800131a:	400b      	ands	r3, r1
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	409a      	lsls	r2, r3
 8001320:	0013      	movs	r3, r2
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4313      	orrs	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	08da      	lsrs	r2, r3, #3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3208      	adds	r2, #8
 8001330:	0092      	lsls	r2, r2, #2
 8001332:	6939      	ldr	r1, [r7, #16]
 8001334:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	2203      	movs	r2, #3
 8001342:	409a      	lsls	r2, r3
 8001344:	0013      	movs	r3, r2
 8001346:	43da      	mvns	r2, r3
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	4013      	ands	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	2203      	movs	r2, #3
 8001354:	401a      	ands	r2, r3
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	409a      	lsls	r2, r3
 800135c:	0013      	movs	r3, r2
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	4313      	orrs	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685a      	ldr	r2, [r3, #4]
 800136e:	23c0      	movs	r3, #192	; 0xc0
 8001370:	029b      	lsls	r3, r3, #10
 8001372:	4013      	ands	r3, r2
 8001374:	d100      	bne.n	8001378 <HAL_GPIO_Init+0x17c>
 8001376:	e09a      	b.n	80014ae <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001378:	4b54      	ldr	r3, [pc, #336]	; (80014cc <HAL_GPIO_Init+0x2d0>)
 800137a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800137c:	4b53      	ldr	r3, [pc, #332]	; (80014cc <HAL_GPIO_Init+0x2d0>)
 800137e:	2101      	movs	r1, #1
 8001380:	430a      	orrs	r2, r1
 8001382:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001384:	4a52      	ldr	r2, [pc, #328]	; (80014d0 <HAL_GPIO_Init+0x2d4>)
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	089b      	lsrs	r3, r3, #2
 800138a:	3302      	adds	r3, #2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	589b      	ldr	r3, [r3, r2]
 8001390:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	2203      	movs	r2, #3
 8001396:	4013      	ands	r3, r2
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	220f      	movs	r2, #15
 800139c:	409a      	lsls	r2, r3
 800139e:	0013      	movs	r3, r2
 80013a0:	43da      	mvns	r2, r3
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	4013      	ands	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	23a0      	movs	r3, #160	; 0xa0
 80013ac:	05db      	lsls	r3, r3, #23
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d019      	beq.n	80013e6 <HAL_GPIO_Init+0x1ea>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a47      	ldr	r2, [pc, #284]	; (80014d4 <HAL_GPIO_Init+0x2d8>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d013      	beq.n	80013e2 <HAL_GPIO_Init+0x1e6>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a46      	ldr	r2, [pc, #280]	; (80014d8 <HAL_GPIO_Init+0x2dc>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d00d      	beq.n	80013de <HAL_GPIO_Init+0x1e2>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a45      	ldr	r2, [pc, #276]	; (80014dc <HAL_GPIO_Init+0x2e0>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d007      	beq.n	80013da <HAL_GPIO_Init+0x1de>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a44      	ldr	r2, [pc, #272]	; (80014e0 <HAL_GPIO_Init+0x2e4>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d101      	bne.n	80013d6 <HAL_GPIO_Init+0x1da>
 80013d2:	2305      	movs	r3, #5
 80013d4:	e008      	b.n	80013e8 <HAL_GPIO_Init+0x1ec>
 80013d6:	2306      	movs	r3, #6
 80013d8:	e006      	b.n	80013e8 <HAL_GPIO_Init+0x1ec>
 80013da:	2303      	movs	r3, #3
 80013dc:	e004      	b.n	80013e8 <HAL_GPIO_Init+0x1ec>
 80013de:	2302      	movs	r3, #2
 80013e0:	e002      	b.n	80013e8 <HAL_GPIO_Init+0x1ec>
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <HAL_GPIO_Init+0x1ec>
 80013e6:	2300      	movs	r3, #0
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	2103      	movs	r1, #3
 80013ec:	400a      	ands	r2, r1
 80013ee:	0092      	lsls	r2, r2, #2
 80013f0:	4093      	lsls	r3, r2
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013f8:	4935      	ldr	r1, [pc, #212]	; (80014d0 <HAL_GPIO_Init+0x2d4>)
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	089b      	lsrs	r3, r3, #2
 80013fe:	3302      	adds	r3, #2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001406:	4b37      	ldr	r3, [pc, #220]	; (80014e4 <HAL_GPIO_Init+0x2e8>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	43da      	mvns	r2, r3
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	4013      	ands	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685a      	ldr	r2, [r3, #4]
 800141a:	2380      	movs	r3, #128	; 0x80
 800141c:	035b      	lsls	r3, r3, #13
 800141e:	4013      	ands	r3, r2
 8001420:	d003      	beq.n	800142a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	4313      	orrs	r3, r2
 8001428:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800142a:	4b2e      	ldr	r3, [pc, #184]	; (80014e4 <HAL_GPIO_Init+0x2e8>)
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001430:	4b2c      	ldr	r3, [pc, #176]	; (80014e4 <HAL_GPIO_Init+0x2e8>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	43da      	mvns	r2, r3
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	4013      	ands	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685a      	ldr	r2, [r3, #4]
 8001444:	2380      	movs	r3, #128	; 0x80
 8001446:	039b      	lsls	r3, r3, #14
 8001448:	4013      	ands	r3, r2
 800144a:	d003      	beq.n	8001454 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	4313      	orrs	r3, r2
 8001452:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001454:	4b23      	ldr	r3, [pc, #140]	; (80014e4 <HAL_GPIO_Init+0x2e8>)
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800145a:	4b22      	ldr	r3, [pc, #136]	; (80014e4 <HAL_GPIO_Init+0x2e8>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	43da      	mvns	r2, r3
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	4013      	ands	r3, r2
 8001468:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	2380      	movs	r3, #128	; 0x80
 8001470:	029b      	lsls	r3, r3, #10
 8001472:	4013      	ands	r3, r2
 8001474:	d003      	beq.n	800147e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	4313      	orrs	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800147e:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <HAL_GPIO_Init+0x2e8>)
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001484:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <HAL_GPIO_Init+0x2e8>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	43da      	mvns	r2, r3
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	4013      	ands	r3, r2
 8001492:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	2380      	movs	r3, #128	; 0x80
 800149a:	025b      	lsls	r3, r3, #9
 800149c:	4013      	ands	r3, r2
 800149e:	d003      	beq.n	80014a8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014a8:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <HAL_GPIO_Init+0x2e8>)
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	3301      	adds	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	40da      	lsrs	r2, r3
 80014bc:	1e13      	subs	r3, r2, #0
 80014be:	d000      	beq.n	80014c2 <HAL_GPIO_Init+0x2c6>
 80014c0:	e6a8      	b.n	8001214 <HAL_GPIO_Init+0x18>
  }
}
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	46c0      	nop			; (mov r8, r8)
 80014c6:	46bd      	mov	sp, r7
 80014c8:	b006      	add	sp, #24
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40010000 	.word	0x40010000
 80014d4:	50000400 	.word	0x50000400
 80014d8:	50000800 	.word	0x50000800
 80014dc:	50000c00 	.word	0x50000c00
 80014e0:	50001c00 	.word	0x50001c00
 80014e4:	40010400 	.word	0x40010400

080014e8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	0008      	movs	r0, r1
 80014f2:	0011      	movs	r1, r2
 80014f4:	1cbb      	adds	r3, r7, #2
 80014f6:	1c02      	adds	r2, r0, #0
 80014f8:	801a      	strh	r2, [r3, #0]
 80014fa:	1c7b      	adds	r3, r7, #1
 80014fc:	1c0a      	adds	r2, r1, #0
 80014fe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001500:	1c7b      	adds	r3, r7, #1
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d004      	beq.n	8001512 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001508:	1cbb      	adds	r3, r7, #2
 800150a:	881a      	ldrh	r2, [r3, #0]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001510:	e003      	b.n	800151a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001512:	1cbb      	adds	r3, r7, #2
 8001514:	881a      	ldrh	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	629a      	str	r2, [r3, #40]	; 0x28
}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	46bd      	mov	sp, r7
 800151e:	b002      	add	sp, #8
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d101      	bne.n	8001536 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e082      	b.n	800163c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2241      	movs	r2, #65	; 0x41
 800153a:	5c9b      	ldrb	r3, [r3, r2]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	d107      	bne.n	8001552 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2240      	movs	r2, #64	; 0x40
 8001546:	2100      	movs	r1, #0
 8001548:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	0018      	movs	r0, r3
 800154e:	f7ff f97b 	bl	8000848 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2241      	movs	r2, #65	; 0x41
 8001556:	2124      	movs	r1, #36	; 0x24
 8001558:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2101      	movs	r1, #1
 8001566:	438a      	bics	r2, r1
 8001568:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4934      	ldr	r1, [pc, #208]	; (8001644 <HAL_I2C_Init+0x120>)
 8001574:	400a      	ands	r2, r1
 8001576:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689a      	ldr	r2, [r3, #8]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4931      	ldr	r1, [pc, #196]	; (8001648 <HAL_I2C_Init+0x124>)
 8001584:	400a      	ands	r2, r1
 8001586:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d108      	bne.n	80015a2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	689a      	ldr	r2, [r3, #8]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2180      	movs	r1, #128	; 0x80
 800159a:	0209      	lsls	r1, r1, #8
 800159c:	430a      	orrs	r2, r1
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	e007      	b.n	80015b2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2184      	movs	r1, #132	; 0x84
 80015ac:	0209      	lsls	r1, r1, #8
 80015ae:	430a      	orrs	r2, r1
 80015b0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d104      	bne.n	80015c4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2280      	movs	r2, #128	; 0x80
 80015c0:	0112      	lsls	r2, r2, #4
 80015c2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	685a      	ldr	r2, [r3, #4]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	491f      	ldr	r1, [pc, #124]	; (800164c <HAL_I2C_Init+0x128>)
 80015d0:	430a      	orrs	r2, r1
 80015d2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68da      	ldr	r2, [r3, #12]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	491a      	ldr	r1, [pc, #104]	; (8001648 <HAL_I2C_Init+0x124>)
 80015e0:	400a      	ands	r2, r1
 80015e2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691a      	ldr	r2, [r3, #16]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	431a      	orrs	r2, r3
 80015ee:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	430a      	orrs	r2, r1
 80015fc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69d9      	ldr	r1, [r3, #28]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6a1a      	ldr	r2, [r3, #32]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	430a      	orrs	r2, r1
 800160c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2101      	movs	r1, #1
 800161a:	430a      	orrs	r2, r1
 800161c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2241      	movs	r2, #65	; 0x41
 8001628:	2120      	movs	r1, #32
 800162a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2200      	movs	r2, #0
 8001630:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2242      	movs	r2, #66	; 0x42
 8001636:	2100      	movs	r1, #0
 8001638:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800163a:	2300      	movs	r3, #0
}
 800163c:	0018      	movs	r0, r3
 800163e:	46bd      	mov	sp, r7
 8001640:	b002      	add	sp, #8
 8001642:	bd80      	pop	{r7, pc}
 8001644:	f0ffffff 	.word	0xf0ffffff
 8001648:	ffff7fff 	.word	0xffff7fff
 800164c:	02008000 	.word	0x02008000

08001650 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b089      	sub	sp, #36	; 0x24
 8001654:	af02      	add	r7, sp, #8
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	0008      	movs	r0, r1
 800165a:	607a      	str	r2, [r7, #4]
 800165c:	0019      	movs	r1, r3
 800165e:	230a      	movs	r3, #10
 8001660:	18fb      	adds	r3, r7, r3
 8001662:	1c02      	adds	r2, r0, #0
 8001664:	801a      	strh	r2, [r3, #0]
 8001666:	2308      	movs	r3, #8
 8001668:	18fb      	adds	r3, r7, r3
 800166a:	1c0a      	adds	r2, r1, #0
 800166c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2241      	movs	r2, #65	; 0x41
 8001672:	5c9b      	ldrb	r3, [r3, r2]
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b20      	cmp	r3, #32
 8001678:	d000      	beq.n	800167c <HAL_I2C_Master_Transmit+0x2c>
 800167a:	e0e7      	b.n	800184c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2240      	movs	r2, #64	; 0x40
 8001680:	5c9b      	ldrb	r3, [r3, r2]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d101      	bne.n	800168a <HAL_I2C_Master_Transmit+0x3a>
 8001686:	2302      	movs	r3, #2
 8001688:	e0e1      	b.n	800184e <HAL_I2C_Master_Transmit+0x1fe>
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	2240      	movs	r2, #64	; 0x40
 800168e:	2101      	movs	r1, #1
 8001690:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001692:	f7ff fcd1 	bl	8001038 <HAL_GetTick>
 8001696:	0003      	movs	r3, r0
 8001698:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800169a:	2380      	movs	r3, #128	; 0x80
 800169c:	0219      	lsls	r1, r3, #8
 800169e:	68f8      	ldr	r0, [r7, #12]
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	2319      	movs	r3, #25
 80016a6:	2201      	movs	r2, #1
 80016a8:	f000 fa04 	bl	8001ab4 <I2C_WaitOnFlagUntilTimeout>
 80016ac:	1e03      	subs	r3, r0, #0
 80016ae:	d001      	beq.n	80016b4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e0cc      	b.n	800184e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2241      	movs	r2, #65	; 0x41
 80016b8:	2121      	movs	r1, #33	; 0x21
 80016ba:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2242      	movs	r2, #66	; 0x42
 80016c0:	2110      	movs	r1, #16
 80016c2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2200      	movs	r2, #0
 80016c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2208      	movs	r2, #8
 80016d4:	18ba      	adds	r2, r7, r2
 80016d6:	8812      	ldrh	r2, [r2, #0]
 80016d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2200      	movs	r2, #0
 80016de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	2bff      	cmp	r3, #255	; 0xff
 80016e8:	d911      	bls.n	800170e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	22ff      	movs	r2, #255	; 0xff
 80016ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	2380      	movs	r3, #128	; 0x80
 80016f8:	045c      	lsls	r4, r3, #17
 80016fa:	230a      	movs	r3, #10
 80016fc:	18fb      	adds	r3, r7, r3
 80016fe:	8819      	ldrh	r1, [r3, #0]
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	4b55      	ldr	r3, [pc, #340]	; (8001858 <HAL_I2C_Master_Transmit+0x208>)
 8001704:	9300      	str	r3, [sp, #0]
 8001706:	0023      	movs	r3, r4
 8001708:	f000 fc2e 	bl	8001f68 <I2C_TransferConfig>
 800170c:	e075      	b.n	80017fa <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001712:	b29a      	uxth	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800171c:	b2da      	uxtb	r2, r3
 800171e:	2380      	movs	r3, #128	; 0x80
 8001720:	049c      	lsls	r4, r3, #18
 8001722:	230a      	movs	r3, #10
 8001724:	18fb      	adds	r3, r7, r3
 8001726:	8819      	ldrh	r1, [r3, #0]
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	4b4b      	ldr	r3, [pc, #300]	; (8001858 <HAL_I2C_Master_Transmit+0x208>)
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	0023      	movs	r3, r4
 8001730:	f000 fc1a 	bl	8001f68 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001734:	e061      	b.n	80017fa <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001736:	697a      	ldr	r2, [r7, #20]
 8001738:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	0018      	movs	r0, r3
 800173e:	f000 fa07 	bl	8001b50 <I2C_WaitOnTXISFlagUntilTimeout>
 8001742:	1e03      	subs	r3, r0, #0
 8001744:	d001      	beq.n	800174a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e081      	b.n	800184e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174e:	781a      	ldrb	r2, [r3, #0]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001764:	b29b      	uxth	r3, r3
 8001766:	3b01      	subs	r3, #1
 8001768:	b29a      	uxth	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001772:	3b01      	subs	r3, #1
 8001774:	b29a      	uxth	r2, r3
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800177e:	b29b      	uxth	r3, r3
 8001780:	2b00      	cmp	r3, #0
 8001782:	d03a      	beq.n	80017fa <HAL_I2C_Master_Transmit+0x1aa>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001788:	2b00      	cmp	r3, #0
 800178a:	d136      	bne.n	80017fa <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800178c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	0013      	movs	r3, r2
 8001796:	2200      	movs	r2, #0
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	f000 f98b 	bl	8001ab4 <I2C_WaitOnFlagUntilTimeout>
 800179e:	1e03      	subs	r3, r0, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e053      	b.n	800184e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	2bff      	cmp	r3, #255	; 0xff
 80017ae:	d911      	bls.n	80017d4 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	22ff      	movs	r2, #255	; 0xff
 80017b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	2380      	movs	r3, #128	; 0x80
 80017be:	045c      	lsls	r4, r3, #17
 80017c0:	230a      	movs	r3, #10
 80017c2:	18fb      	adds	r3, r7, r3
 80017c4:	8819      	ldrh	r1, [r3, #0]
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	2300      	movs	r3, #0
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	0023      	movs	r3, r4
 80017ce:	f000 fbcb 	bl	8001f68 <I2C_TransferConfig>
 80017d2:	e012      	b.n	80017fa <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017d8:	b29a      	uxth	r2, r3
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	2380      	movs	r3, #128	; 0x80
 80017e6:	049c      	lsls	r4, r3, #18
 80017e8:	230a      	movs	r3, #10
 80017ea:	18fb      	adds	r3, r7, r3
 80017ec:	8819      	ldrh	r1, [r3, #0]
 80017ee:	68f8      	ldr	r0, [r7, #12]
 80017f0:	2300      	movs	r3, #0
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	0023      	movs	r3, r4
 80017f6:	f000 fbb7 	bl	8001f68 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017fe:	b29b      	uxth	r3, r3
 8001800:	2b00      	cmp	r3, #0
 8001802:	d198      	bne.n	8001736 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	0018      	movs	r0, r3
 800180c:	f000 f9e6 	bl	8001bdc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001810:	1e03      	subs	r3, r0, #0
 8001812:	d001      	beq.n	8001818 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e01a      	b.n	800184e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2220      	movs	r2, #32
 800181e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	685a      	ldr	r2, [r3, #4]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	490c      	ldr	r1, [pc, #48]	; (800185c <HAL_I2C_Master_Transmit+0x20c>)
 800182c:	400a      	ands	r2, r1
 800182e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2241      	movs	r2, #65	; 0x41
 8001834:	2120      	movs	r1, #32
 8001836:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2242      	movs	r2, #66	; 0x42
 800183c:	2100      	movs	r1, #0
 800183e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2240      	movs	r2, #64	; 0x40
 8001844:	2100      	movs	r1, #0
 8001846:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001848:	2300      	movs	r3, #0
 800184a:	e000      	b.n	800184e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800184c:	2302      	movs	r3, #2
  }
}
 800184e:	0018      	movs	r0, r3
 8001850:	46bd      	mov	sp, r7
 8001852:	b007      	add	sp, #28
 8001854:	bd90      	pop	{r4, r7, pc}
 8001856:	46c0      	nop			; (mov r8, r8)
 8001858:	80002000 	.word	0x80002000
 800185c:	fe00e800 	.word	0xfe00e800

08001860 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001860:	b590      	push	{r4, r7, lr}
 8001862:	b089      	sub	sp, #36	; 0x24
 8001864:	af02      	add	r7, sp, #8
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	0008      	movs	r0, r1
 800186a:	607a      	str	r2, [r7, #4]
 800186c:	0019      	movs	r1, r3
 800186e:	230a      	movs	r3, #10
 8001870:	18fb      	adds	r3, r7, r3
 8001872:	1c02      	adds	r2, r0, #0
 8001874:	801a      	strh	r2, [r3, #0]
 8001876:	2308      	movs	r3, #8
 8001878:	18fb      	adds	r3, r7, r3
 800187a:	1c0a      	adds	r2, r1, #0
 800187c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2241      	movs	r2, #65	; 0x41
 8001882:	5c9b      	ldrb	r3, [r3, r2]
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b20      	cmp	r3, #32
 8001888:	d000      	beq.n	800188c <HAL_I2C_Master_Receive+0x2c>
 800188a:	e0e8      	b.n	8001a5e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2240      	movs	r2, #64	; 0x40
 8001890:	5c9b      	ldrb	r3, [r3, r2]
 8001892:	2b01      	cmp	r3, #1
 8001894:	d101      	bne.n	800189a <HAL_I2C_Master_Receive+0x3a>
 8001896:	2302      	movs	r3, #2
 8001898:	e0e2      	b.n	8001a60 <HAL_I2C_Master_Receive+0x200>
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	2240      	movs	r2, #64	; 0x40
 800189e:	2101      	movs	r1, #1
 80018a0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80018a2:	f7ff fbc9 	bl	8001038 <HAL_GetTick>
 80018a6:	0003      	movs	r3, r0
 80018a8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018aa:	2380      	movs	r3, #128	; 0x80
 80018ac:	0219      	lsls	r1, r3, #8
 80018ae:	68f8      	ldr	r0, [r7, #12]
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	2319      	movs	r3, #25
 80018b6:	2201      	movs	r2, #1
 80018b8:	f000 f8fc 	bl	8001ab4 <I2C_WaitOnFlagUntilTimeout>
 80018bc:	1e03      	subs	r3, r0, #0
 80018be:	d001      	beq.n	80018c4 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e0cd      	b.n	8001a60 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2241      	movs	r2, #65	; 0x41
 80018c8:	2122      	movs	r1, #34	; 0x22
 80018ca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2242      	movs	r2, #66	; 0x42
 80018d0:	2110      	movs	r1, #16
 80018d2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2200      	movs	r2, #0
 80018d8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2208      	movs	r2, #8
 80018e4:	18ba      	adds	r2, r7, r2
 80018e6:	8812      	ldrh	r2, [r2, #0]
 80018e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2200      	movs	r2, #0
 80018ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	2bff      	cmp	r3, #255	; 0xff
 80018f8:	d911      	bls.n	800191e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	22ff      	movs	r2, #255	; 0xff
 80018fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001904:	b2da      	uxtb	r2, r3
 8001906:	2380      	movs	r3, #128	; 0x80
 8001908:	045c      	lsls	r4, r3, #17
 800190a:	230a      	movs	r3, #10
 800190c:	18fb      	adds	r3, r7, r3
 800190e:	8819      	ldrh	r1, [r3, #0]
 8001910:	68f8      	ldr	r0, [r7, #12]
 8001912:	4b55      	ldr	r3, [pc, #340]	; (8001a68 <HAL_I2C_Master_Receive+0x208>)
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	0023      	movs	r3, r4
 8001918:	f000 fb26 	bl	8001f68 <I2C_TransferConfig>
 800191c:	e076      	b.n	8001a0c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001922:	b29a      	uxth	r2, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800192c:	b2da      	uxtb	r2, r3
 800192e:	2380      	movs	r3, #128	; 0x80
 8001930:	049c      	lsls	r4, r3, #18
 8001932:	230a      	movs	r3, #10
 8001934:	18fb      	adds	r3, r7, r3
 8001936:	8819      	ldrh	r1, [r3, #0]
 8001938:	68f8      	ldr	r0, [r7, #12]
 800193a:	4b4b      	ldr	r3, [pc, #300]	; (8001a68 <HAL_I2C_Master_Receive+0x208>)
 800193c:	9300      	str	r3, [sp, #0]
 800193e:	0023      	movs	r3, r4
 8001940:	f000 fb12 	bl	8001f68 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001944:	e062      	b.n	8001a0c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	0018      	movs	r0, r3
 800194e:	f000 f989 	bl	8001c64 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001952:	1e03      	subs	r3, r0, #0
 8001954:	d001      	beq.n	800195a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e082      	b.n	8001a60 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001964:	b2d2      	uxtb	r2, r2
 8001966:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196c:	1c5a      	adds	r2, r3, #1
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001976:	3b01      	subs	r3, #1
 8001978:	b29a      	uxth	r2, r3
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001982:	b29b      	uxth	r3, r3
 8001984:	3b01      	subs	r3, #1
 8001986:	b29a      	uxth	r2, r3
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001990:	b29b      	uxth	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d03a      	beq.n	8001a0c <HAL_I2C_Master_Receive+0x1ac>
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800199a:	2b00      	cmp	r3, #0
 800199c:	d136      	bne.n	8001a0c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800199e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019a0:	68f8      	ldr	r0, [r7, #12]
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	9300      	str	r3, [sp, #0]
 80019a6:	0013      	movs	r3, r2
 80019a8:	2200      	movs	r2, #0
 80019aa:	2180      	movs	r1, #128	; 0x80
 80019ac:	f000 f882 	bl	8001ab4 <I2C_WaitOnFlagUntilTimeout>
 80019b0:	1e03      	subs	r3, r0, #0
 80019b2:	d001      	beq.n	80019b8 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e053      	b.n	8001a60 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019bc:	b29b      	uxth	r3, r3
 80019be:	2bff      	cmp	r3, #255	; 0xff
 80019c0:	d911      	bls.n	80019e6 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	22ff      	movs	r2, #255	; 0xff
 80019c6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019cc:	b2da      	uxtb	r2, r3
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	045c      	lsls	r4, r3, #17
 80019d2:	230a      	movs	r3, #10
 80019d4:	18fb      	adds	r3, r7, r3
 80019d6:	8819      	ldrh	r1, [r3, #0]
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	2300      	movs	r3, #0
 80019dc:	9300      	str	r3, [sp, #0]
 80019de:	0023      	movs	r3, r4
 80019e0:	f000 fac2 	bl	8001f68 <I2C_TransferConfig>
 80019e4:	e012      	b.n	8001a0c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ea:	b29a      	uxth	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019f4:	b2da      	uxtb	r2, r3
 80019f6:	2380      	movs	r3, #128	; 0x80
 80019f8:	049c      	lsls	r4, r3, #18
 80019fa:	230a      	movs	r3, #10
 80019fc:	18fb      	adds	r3, r7, r3
 80019fe:	8819      	ldrh	r1, [r3, #0]
 8001a00:	68f8      	ldr	r0, [r7, #12]
 8001a02:	2300      	movs	r3, #0
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	0023      	movs	r3, r4
 8001a08:	f000 faae 	bl	8001f68 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d197      	bne.n	8001946 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a16:	697a      	ldr	r2, [r7, #20]
 8001a18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	f000 f8dd 	bl	8001bdc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a22:	1e03      	subs	r3, r0, #0
 8001a24:	d001      	beq.n	8001a2a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e01a      	b.n	8001a60 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2220      	movs	r2, #32
 8001a30:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	685a      	ldr	r2, [r3, #4]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	490b      	ldr	r1, [pc, #44]	; (8001a6c <HAL_I2C_Master_Receive+0x20c>)
 8001a3e:	400a      	ands	r2, r1
 8001a40:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2241      	movs	r2, #65	; 0x41
 8001a46:	2120      	movs	r1, #32
 8001a48:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2242      	movs	r2, #66	; 0x42
 8001a4e:	2100      	movs	r1, #0
 8001a50:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2240      	movs	r2, #64	; 0x40
 8001a56:	2100      	movs	r1, #0
 8001a58:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	e000      	b.n	8001a60 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001a5e:	2302      	movs	r3, #2
  }
}
 8001a60:	0018      	movs	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b007      	add	sp, #28
 8001a66:	bd90      	pop	{r4, r7, pc}
 8001a68:	80002400 	.word	0x80002400
 8001a6c:	fe00e800 	.word	0xfe00e800

08001a70 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	2202      	movs	r2, #2
 8001a80:	4013      	ands	r3, r2
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d103      	bne.n	8001a8e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	2201      	movs	r2, #1
 8001a96:	4013      	ands	r3, r2
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d007      	beq.n	8001aac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	699a      	ldr	r2, [r3, #24]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	619a      	str	r2, [r3, #24]
  }
}
 8001aac:	46c0      	nop			; (mov r8, r8)
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b002      	add	sp, #8
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	1dfb      	adds	r3, r7, #7
 8001ac2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ac4:	e030      	b.n	8001b28 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	d02d      	beq.n	8001b28 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001acc:	f7ff fab4 	bl	8001038 <HAL_GetTick>
 8001ad0:	0002      	movs	r2, r0
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d302      	bcc.n	8001ae2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d122      	bne.n	8001b28 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	68ba      	ldr	r2, [r7, #8]
 8001aea:	4013      	ands	r3, r2
 8001aec:	68ba      	ldr	r2, [r7, #8]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	425a      	negs	r2, r3
 8001af2:	4153      	adcs	r3, r2
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	001a      	movs	r2, r3
 8001af8:	1dfb      	adds	r3, r7, #7
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d113      	bne.n	8001b28 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b04:	2220      	movs	r2, #32
 8001b06:	431a      	orrs	r2, r3
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2241      	movs	r2, #65	; 0x41
 8001b10:	2120      	movs	r1, #32
 8001b12:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2242      	movs	r2, #66	; 0x42
 8001b18:	2100      	movs	r1, #0
 8001b1a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2240      	movs	r2, #64	; 0x40
 8001b20:	2100      	movs	r1, #0
 8001b22:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e00f      	b.n	8001b48 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	68ba      	ldr	r2, [r7, #8]
 8001b30:	4013      	ands	r3, r2
 8001b32:	68ba      	ldr	r2, [r7, #8]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	425a      	negs	r2, r3
 8001b38:	4153      	adcs	r3, r2
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	001a      	movs	r2, r3
 8001b3e:	1dfb      	adds	r3, r7, #7
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d0bf      	beq.n	8001ac6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	0018      	movs	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	b004      	add	sp, #16
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b5c:	e032      	b.n	8001bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	68b9      	ldr	r1, [r7, #8]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	0018      	movs	r0, r3
 8001b66:	f000 f8ff 	bl	8001d68 <I2C_IsErrorOccurred>
 8001b6a:	1e03      	subs	r3, r0, #0
 8001b6c:	d001      	beq.n	8001b72 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e030      	b.n	8001bd4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	3301      	adds	r3, #1
 8001b76:	d025      	beq.n	8001bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b78:	f7ff fa5e 	bl	8001038 <HAL_GetTick>
 8001b7c:	0002      	movs	r2, r0
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	68ba      	ldr	r2, [r7, #8]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d302      	bcc.n	8001b8e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d11a      	bne.n	8001bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	2202      	movs	r2, #2
 8001b96:	4013      	ands	r3, r2
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d013      	beq.n	8001bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba0:	2220      	movs	r2, #32
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2241      	movs	r2, #65	; 0x41
 8001bac:	2120      	movs	r1, #32
 8001bae:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2242      	movs	r2, #66	; 0x42
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2240      	movs	r2, #64	; 0x40
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e007      	b.n	8001bd4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2202      	movs	r2, #2
 8001bcc:	4013      	ands	r3, r2
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d1c5      	bne.n	8001b5e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001bd2:	2300      	movs	r3, #0
}
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	b004      	add	sp, #16
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001be8:	e02f      	b.n	8001c4a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	f000 f8b9 	bl	8001d68 <I2C_IsErrorOccurred>
 8001bf6:	1e03      	subs	r3, r0, #0
 8001bf8:	d001      	beq.n	8001bfe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e02d      	b.n	8001c5a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bfe:	f7ff fa1b 	bl	8001038 <HAL_GetTick>
 8001c02:	0002      	movs	r2, r0
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	68ba      	ldr	r2, [r7, #8]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d302      	bcc.n	8001c14 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d11a      	bne.n	8001c4a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	2b20      	cmp	r3, #32
 8001c20:	d013      	beq.n	8001c4a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c26:	2220      	movs	r2, #32
 8001c28:	431a      	orrs	r2, r3
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2241      	movs	r2, #65	; 0x41
 8001c32:	2120      	movs	r1, #32
 8001c34:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2242      	movs	r2, #66	; 0x42
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2240      	movs	r2, #64	; 0x40
 8001c42:	2100      	movs	r1, #0
 8001c44:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e007      	b.n	8001c5a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	2220      	movs	r2, #32
 8001c52:	4013      	ands	r3, r2
 8001c54:	2b20      	cmp	r3, #32
 8001c56:	d1c8      	bne.n	8001bea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	b004      	add	sp, #16
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001c70:	e06b      	b.n	8001d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	68b9      	ldr	r1, [r7, #8]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f000 f875 	bl	8001d68 <I2C_IsErrorOccurred>
 8001c7e:	1e03      	subs	r3, r0, #0
 8001c80:	d001      	beq.n	8001c86 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e069      	b.n	8001d5a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	2220      	movs	r2, #32
 8001c8e:	4013      	ands	r3, r2
 8001c90:	2b20      	cmp	r3, #32
 8001c92:	d138      	bne.n	8001d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	699b      	ldr	r3, [r3, #24]
 8001c9a:	2204      	movs	r2, #4
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	2b04      	cmp	r3, #4
 8001ca0:	d105      	bne.n	8001cae <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	e055      	b.n	8001d5a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	2210      	movs	r2, #16
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	2b10      	cmp	r3, #16
 8001cba:	d107      	bne.n	8001ccc <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2210      	movs	r2, #16
 8001cc2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2204      	movs	r2, #4
 8001cc8:	645a      	str	r2, [r3, #68]	; 0x44
 8001cca:	e002      	b.n	8001cd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2220      	movs	r2, #32
 8001cd8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	491f      	ldr	r1, [pc, #124]	; (8001d64 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8001ce6:	400a      	ands	r2, r1
 8001ce8:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2241      	movs	r2, #65	; 0x41
 8001cee:	2120      	movs	r1, #32
 8001cf0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2242      	movs	r2, #66	; 0x42
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2240      	movs	r2, #64	; 0x40
 8001cfe:	2100      	movs	r1, #0
 8001d00:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e029      	b.n	8001d5a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d06:	f7ff f997 	bl	8001038 <HAL_GetTick>
 8001d0a:	0002      	movs	r2, r0
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	68ba      	ldr	r2, [r7, #8]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d302      	bcc.n	8001d1c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d116      	bne.n	8001d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	2204      	movs	r2, #4
 8001d24:	4013      	ands	r3, r2
 8001d26:	2b04      	cmp	r3, #4
 8001d28:	d00f      	beq.n	8001d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d2e:	2220      	movs	r2, #32
 8001d30:	431a      	orrs	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2241      	movs	r2, #65	; 0x41
 8001d3a:	2120      	movs	r1, #32
 8001d3c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2240      	movs	r2, #64	; 0x40
 8001d42:	2100      	movs	r1, #0
 8001d44:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e007      	b.n	8001d5a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	2204      	movs	r2, #4
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b04      	cmp	r3, #4
 8001d56:	d18c      	bne.n	8001c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	b004      	add	sp, #16
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	46c0      	nop			; (mov r8, r8)
 8001d64:	fe00e800 	.word	0xfe00e800

08001d68 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d68:	b590      	push	{r4, r7, lr}
 8001d6a:	b08b      	sub	sp, #44	; 0x2c
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d74:	2327      	movs	r3, #39	; 0x27
 8001d76:	18fb      	adds	r3, r7, r3
 8001d78:	2200      	movs	r2, #0
 8001d7a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001d84:	2300      	movs	r3, #0
 8001d86:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	2210      	movs	r2, #16
 8001d90:	4013      	ands	r3, r2
 8001d92:	d100      	bne.n	8001d96 <I2C_IsErrorOccurred+0x2e>
 8001d94:	e082      	b.n	8001e9c <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2210      	movs	r2, #16
 8001d9c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001d9e:	e060      	b.n	8001e62 <I2C_IsErrorOccurred+0xfa>
 8001da0:	2427      	movs	r4, #39	; 0x27
 8001da2:	193b      	adds	r3, r7, r4
 8001da4:	193a      	adds	r2, r7, r4
 8001da6:	7812      	ldrb	r2, [r2, #0]
 8001da8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	3301      	adds	r3, #1
 8001dae:	d058      	beq.n	8001e62 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001db0:	f7ff f942 	bl	8001038 <HAL_GetTick>
 8001db4:	0002      	movs	r2, r0
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d306      	bcc.n	8001dce <I2C_IsErrorOccurred+0x66>
 8001dc0:	193b      	adds	r3, r7, r4
 8001dc2:	193a      	adds	r2, r7, r4
 8001dc4:	7812      	ldrb	r2, [r2, #0]
 8001dc6:	701a      	strb	r2, [r3, #0]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d149      	bne.n	8001e62 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	685a      	ldr	r2, [r3, #4]
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	01db      	lsls	r3, r3, #7
 8001dd8:	4013      	ands	r3, r2
 8001dda:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001ddc:	2013      	movs	r0, #19
 8001dde:	183b      	adds	r3, r7, r0
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	2142      	movs	r1, #66	; 0x42
 8001de4:	5c52      	ldrb	r2, [r2, r1]
 8001de6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	699a      	ldr	r2, [r3, #24]
 8001dee:	2380      	movs	r3, #128	; 0x80
 8001df0:	021b      	lsls	r3, r3, #8
 8001df2:	401a      	ands	r2, r3
 8001df4:	2380      	movs	r3, #128	; 0x80
 8001df6:	021b      	lsls	r3, r3, #8
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d126      	bne.n	8001e4a <I2C_IsErrorOccurred+0xe2>
 8001dfc:	697a      	ldr	r2, [r7, #20]
 8001dfe:	2380      	movs	r3, #128	; 0x80
 8001e00:	01db      	lsls	r3, r3, #7
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d021      	beq.n	8001e4a <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8001e06:	183b      	adds	r3, r7, r0
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b20      	cmp	r3, #32
 8001e0c:	d01d      	beq.n	8001e4a <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	685a      	ldr	r2, [r3, #4]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2180      	movs	r1, #128	; 0x80
 8001e1a:	01c9      	lsls	r1, r1, #7
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001e20:	f7ff f90a 	bl	8001038 <HAL_GetTick>
 8001e24:	0003      	movs	r3, r0
 8001e26:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e28:	e00f      	b.n	8001e4a <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001e2a:	f7ff f905 	bl	8001038 <HAL_GetTick>
 8001e2e:	0002      	movs	r2, r0
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b19      	cmp	r3, #25
 8001e36:	d908      	bls.n	8001e4a <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001e38:	6a3b      	ldr	r3, [r7, #32]
 8001e3a:	2220      	movs	r2, #32
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001e40:	2327      	movs	r3, #39	; 0x27
 8001e42:	18fb      	adds	r3, r7, r3
 8001e44:	2201      	movs	r2, #1
 8001e46:	701a      	strb	r2, [r3, #0]

              break;
 8001e48:	e00b      	b.n	8001e62 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	2220      	movs	r2, #32
 8001e52:	4013      	ands	r3, r2
 8001e54:	2127      	movs	r1, #39	; 0x27
 8001e56:	187a      	adds	r2, r7, r1
 8001e58:	1879      	adds	r1, r7, r1
 8001e5a:	7809      	ldrb	r1, [r1, #0]
 8001e5c:	7011      	strb	r1, [r2, #0]
 8001e5e:	2b20      	cmp	r3, #32
 8001e60:	d1e3      	bne.n	8001e2a <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	2b20      	cmp	r3, #32
 8001e6e:	d004      	beq.n	8001e7a <I2C_IsErrorOccurred+0x112>
 8001e70:	2327      	movs	r3, #39	; 0x27
 8001e72:	18fb      	adds	r3, r7, r3
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d092      	beq.n	8001da0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001e7a:	2327      	movs	r3, #39	; 0x27
 8001e7c:	18fb      	adds	r3, r7, r3
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d103      	bne.n	8001e8c <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2220      	movs	r2, #32
 8001e8a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001e8c:	6a3b      	ldr	r3, [r7, #32]
 8001e8e:	2204      	movs	r2, #4
 8001e90:	4313      	orrs	r3, r2
 8001e92:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001e94:	2327      	movs	r3, #39	; 0x27
 8001e96:	18fb      	adds	r3, r7, r3
 8001e98:	2201      	movs	r2, #1
 8001e9a:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	2380      	movs	r3, #128	; 0x80
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d00c      	beq.n	8001ec8 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001eae:	6a3b      	ldr	r3, [r7, #32]
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2280      	movs	r2, #128	; 0x80
 8001ebc:	0052      	lsls	r2, r2, #1
 8001ebe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ec0:	2327      	movs	r3, #39	; 0x27
 8001ec2:	18fb      	adds	r3, r7, r3
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	2380      	movs	r3, #128	; 0x80
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	4013      	ands	r3, r2
 8001ed0:	d00c      	beq.n	8001eec <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001ed2:	6a3b      	ldr	r3, [r7, #32]
 8001ed4:	2208      	movs	r2, #8
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2280      	movs	r2, #128	; 0x80
 8001ee0:	00d2      	lsls	r2, r2, #3
 8001ee2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ee4:	2327      	movs	r3, #39	; 0x27
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	2201      	movs	r2, #1
 8001eea:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	2380      	movs	r3, #128	; 0x80
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d00c      	beq.n	8001f10 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001ef6:	6a3b      	ldr	r3, [r7, #32]
 8001ef8:	2202      	movs	r2, #2
 8001efa:	4313      	orrs	r3, r2
 8001efc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2280      	movs	r2, #128	; 0x80
 8001f04:	0092      	lsls	r2, r2, #2
 8001f06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f08:	2327      	movs	r3, #39	; 0x27
 8001f0a:	18fb      	adds	r3, r7, r3
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001f10:	2327      	movs	r3, #39	; 0x27
 8001f12:	18fb      	adds	r3, r7, r3
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d01d      	beq.n	8001f56 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f7ff fda7 	bl	8001a70 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	490d      	ldr	r1, [pc, #52]	; (8001f64 <I2C_IsErrorOccurred+0x1fc>)
 8001f2e:	400a      	ands	r2, r1
 8001f30:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f36:	6a3b      	ldr	r3, [r7, #32]
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2241      	movs	r2, #65	; 0x41
 8001f42:	2120      	movs	r1, #32
 8001f44:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2242      	movs	r2, #66	; 0x42
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2240      	movs	r2, #64	; 0x40
 8001f52:	2100      	movs	r1, #0
 8001f54:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001f56:	2327      	movs	r3, #39	; 0x27
 8001f58:	18fb      	adds	r3, r7, r3
 8001f5a:	781b      	ldrb	r3, [r3, #0]
}
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b00b      	add	sp, #44	; 0x2c
 8001f62:	bd90      	pop	{r4, r7, pc}
 8001f64:	fe00e800 	.word	0xfe00e800

08001f68 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001f68:	b590      	push	{r4, r7, lr}
 8001f6a:	b087      	sub	sp, #28
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	0008      	movs	r0, r1
 8001f72:	0011      	movs	r1, r2
 8001f74:	607b      	str	r3, [r7, #4]
 8001f76:	240a      	movs	r4, #10
 8001f78:	193b      	adds	r3, r7, r4
 8001f7a:	1c02      	adds	r2, r0, #0
 8001f7c:	801a      	strh	r2, [r3, #0]
 8001f7e:	2009      	movs	r0, #9
 8001f80:	183b      	adds	r3, r7, r0
 8001f82:	1c0a      	adds	r2, r1, #0
 8001f84:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f86:	193b      	adds	r3, r7, r4
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	059b      	lsls	r3, r3, #22
 8001f8c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f8e:	183b      	adds	r3, r7, r0
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	0419      	lsls	r1, r3, #16
 8001f94:	23ff      	movs	r3, #255	; 0xff
 8001f96:	041b      	lsls	r3, r3, #16
 8001f98:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f9a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	085b      	lsrs	r3, r3, #1
 8001fa8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fb2:	0d51      	lsrs	r1, r2, #21
 8001fb4:	2280      	movs	r2, #128	; 0x80
 8001fb6:	00d2      	lsls	r2, r2, #3
 8001fb8:	400a      	ands	r2, r1
 8001fba:	4907      	ldr	r1, [pc, #28]	; (8001fd8 <I2C_TransferConfig+0x70>)
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	43d2      	mvns	r2, r2
 8001fc0:	401a      	ands	r2, r3
 8001fc2:	0011      	movs	r1, r2
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	697a      	ldr	r2, [r7, #20]
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	b007      	add	sp, #28
 8001fd4:	bd90      	pop	{r4, r7, pc}
 8001fd6:	46c0      	nop			; (mov r8, r8)
 8001fd8:	03ff63ff 	.word	0x03ff63ff

08001fdc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2241      	movs	r2, #65	; 0x41
 8001fea:	5c9b      	ldrb	r3, [r3, r2]
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b20      	cmp	r3, #32
 8001ff0:	d138      	bne.n	8002064 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2240      	movs	r2, #64	; 0x40
 8001ff6:	5c9b      	ldrb	r3, [r3, r2]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d101      	bne.n	8002000 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	e032      	b.n	8002066 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2240      	movs	r2, #64	; 0x40
 8002004:	2101      	movs	r1, #1
 8002006:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2241      	movs	r2, #65	; 0x41
 800200c:	2124      	movs	r1, #36	; 0x24
 800200e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2101      	movs	r1, #1
 800201c:	438a      	bics	r2, r1
 800201e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4911      	ldr	r1, [pc, #68]	; (8002070 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800202c:	400a      	ands	r2, r1
 800202e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6819      	ldr	r1, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2101      	movs	r1, #1
 800204c:	430a      	orrs	r2, r1
 800204e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2241      	movs	r2, #65	; 0x41
 8002054:	2120      	movs	r1, #32
 8002056:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2240      	movs	r2, #64	; 0x40
 800205c:	2100      	movs	r1, #0
 800205e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002060:	2300      	movs	r3, #0
 8002062:	e000      	b.n	8002066 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002064:	2302      	movs	r3, #2
  }
}
 8002066:	0018      	movs	r0, r3
 8002068:	46bd      	mov	sp, r7
 800206a:	b002      	add	sp, #8
 800206c:	bd80      	pop	{r7, pc}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	ffffefff 	.word	0xffffefff

08002074 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2241      	movs	r2, #65	; 0x41
 8002082:	5c9b      	ldrb	r3, [r3, r2]
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b20      	cmp	r3, #32
 8002088:	d139      	bne.n	80020fe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2240      	movs	r2, #64	; 0x40
 800208e:	5c9b      	ldrb	r3, [r3, r2]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d101      	bne.n	8002098 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002094:	2302      	movs	r3, #2
 8002096:	e033      	b.n	8002100 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2240      	movs	r2, #64	; 0x40
 800209c:	2101      	movs	r1, #1
 800209e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2241      	movs	r2, #65	; 0x41
 80020a4:	2124      	movs	r1, #36	; 0x24
 80020a6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2101      	movs	r1, #1
 80020b4:	438a      	bics	r2, r1
 80020b6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	4a11      	ldr	r2, [pc, #68]	; (8002108 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	021b      	lsls	r3, r3, #8
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2101      	movs	r1, #1
 80020e6:	430a      	orrs	r2, r1
 80020e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2241      	movs	r2, #65	; 0x41
 80020ee:	2120      	movs	r1, #32
 80020f0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2240      	movs	r2, #64	; 0x40
 80020f6:	2100      	movs	r1, #0
 80020f8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80020fa:	2300      	movs	r3, #0
 80020fc:	e000      	b.n	8002100 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020fe:	2302      	movs	r3, #2
  }
}
 8002100:	0018      	movs	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	b004      	add	sp, #16
 8002106:	bd80      	pop	{r7, pc}
 8002108:	fffff0ff 	.word	0xfffff0ff

0800210c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800210c:	b5b0      	push	{r4, r5, r7, lr}
 800210e:	b08a      	sub	sp, #40	; 0x28
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d102      	bne.n	8002120 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	f000 fbaf 	bl	800287e <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002120:	4bcf      	ldr	r3, [pc, #828]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	220c      	movs	r2, #12
 8002126:	4013      	ands	r3, r2
 8002128:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800212a:	4bcd      	ldr	r3, [pc, #820]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800212c:	68da      	ldr	r2, [r3, #12]
 800212e:	2380      	movs	r3, #128	; 0x80
 8002130:	025b      	lsls	r3, r3, #9
 8002132:	4013      	ands	r3, r2
 8002134:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2201      	movs	r2, #1
 800213c:	4013      	ands	r3, r2
 800213e:	d100      	bne.n	8002142 <HAL_RCC_OscConfig+0x36>
 8002140:	e07e      	b.n	8002240 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002142:	6a3b      	ldr	r3, [r7, #32]
 8002144:	2b08      	cmp	r3, #8
 8002146:	d007      	beq.n	8002158 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002148:	6a3b      	ldr	r3, [r7, #32]
 800214a:	2b0c      	cmp	r3, #12
 800214c:	d112      	bne.n	8002174 <HAL_RCC_OscConfig+0x68>
 800214e:	69fa      	ldr	r2, [r7, #28]
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	025b      	lsls	r3, r3, #9
 8002154:	429a      	cmp	r2, r3
 8002156:	d10d      	bne.n	8002174 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	4bc1      	ldr	r3, [pc, #772]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	2380      	movs	r3, #128	; 0x80
 800215e:	029b      	lsls	r3, r3, #10
 8002160:	4013      	ands	r3, r2
 8002162:	d100      	bne.n	8002166 <HAL_RCC_OscConfig+0x5a>
 8002164:	e06b      	b.n	800223e <HAL_RCC_OscConfig+0x132>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d167      	bne.n	800223e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	f000 fb85 	bl	800287e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	2380      	movs	r3, #128	; 0x80
 800217a:	025b      	lsls	r3, r3, #9
 800217c:	429a      	cmp	r2, r3
 800217e:	d107      	bne.n	8002190 <HAL_RCC_OscConfig+0x84>
 8002180:	4bb7      	ldr	r3, [pc, #732]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	4bb6      	ldr	r3, [pc, #728]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002186:	2180      	movs	r1, #128	; 0x80
 8002188:	0249      	lsls	r1, r1, #9
 800218a:	430a      	orrs	r2, r1
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	e027      	b.n	80021e0 <HAL_RCC_OscConfig+0xd4>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685a      	ldr	r2, [r3, #4]
 8002194:	23a0      	movs	r3, #160	; 0xa0
 8002196:	02db      	lsls	r3, r3, #11
 8002198:	429a      	cmp	r2, r3
 800219a:	d10e      	bne.n	80021ba <HAL_RCC_OscConfig+0xae>
 800219c:	4bb0      	ldr	r3, [pc, #704]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	4baf      	ldr	r3, [pc, #700]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80021a2:	2180      	movs	r1, #128	; 0x80
 80021a4:	02c9      	lsls	r1, r1, #11
 80021a6:	430a      	orrs	r2, r1
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	4bad      	ldr	r3, [pc, #692]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	4bac      	ldr	r3, [pc, #688]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80021b0:	2180      	movs	r1, #128	; 0x80
 80021b2:	0249      	lsls	r1, r1, #9
 80021b4:	430a      	orrs	r2, r1
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	e012      	b.n	80021e0 <HAL_RCC_OscConfig+0xd4>
 80021ba:	4ba9      	ldr	r3, [pc, #676]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	4ba8      	ldr	r3, [pc, #672]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80021c0:	49a8      	ldr	r1, [pc, #672]	; (8002464 <HAL_RCC_OscConfig+0x358>)
 80021c2:	400a      	ands	r2, r1
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	4ba6      	ldr	r3, [pc, #664]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	025b      	lsls	r3, r3, #9
 80021ce:	4013      	ands	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4ba2      	ldr	r3, [pc, #648]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4ba1      	ldr	r3, [pc, #644]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80021da:	49a3      	ldr	r1, [pc, #652]	; (8002468 <HAL_RCC_OscConfig+0x35c>)
 80021dc:	400a      	ands	r2, r1
 80021de:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d015      	beq.n	8002214 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e8:	f7fe ff26 	bl	8001038 <HAL_GetTick>
 80021ec:	0003      	movs	r3, r0
 80021ee:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021f0:	e009      	b.n	8002206 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021f2:	f7fe ff21 	bl	8001038 <HAL_GetTick>
 80021f6:	0002      	movs	r2, r0
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b64      	cmp	r3, #100	; 0x64
 80021fe:	d902      	bls.n	8002206 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	f000 fb3c 	bl	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002206:	4b96      	ldr	r3, [pc, #600]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	2380      	movs	r3, #128	; 0x80
 800220c:	029b      	lsls	r3, r3, #10
 800220e:	4013      	ands	r3, r2
 8002210:	d0ef      	beq.n	80021f2 <HAL_RCC_OscConfig+0xe6>
 8002212:	e015      	b.n	8002240 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002214:	f7fe ff10 	bl	8001038 <HAL_GetTick>
 8002218:	0003      	movs	r3, r0
 800221a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800221e:	f7fe ff0b 	bl	8001038 <HAL_GetTick>
 8002222:	0002      	movs	r2, r0
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b64      	cmp	r3, #100	; 0x64
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e326      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002230:	4b8b      	ldr	r3, [pc, #556]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	2380      	movs	r3, #128	; 0x80
 8002236:	029b      	lsls	r3, r3, #10
 8002238:	4013      	ands	r3, r2
 800223a:	d1f0      	bne.n	800221e <HAL_RCC_OscConfig+0x112>
 800223c:	e000      	b.n	8002240 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800223e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2202      	movs	r2, #2
 8002246:	4013      	ands	r3, r2
 8002248:	d100      	bne.n	800224c <HAL_RCC_OscConfig+0x140>
 800224a:	e08b      	b.n	8002364 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002252:	6a3b      	ldr	r3, [r7, #32]
 8002254:	2b04      	cmp	r3, #4
 8002256:	d005      	beq.n	8002264 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002258:	6a3b      	ldr	r3, [r7, #32]
 800225a:	2b0c      	cmp	r3, #12
 800225c:	d13e      	bne.n	80022dc <HAL_RCC_OscConfig+0x1d0>
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d13b      	bne.n	80022dc <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002264:	4b7e      	ldr	r3, [pc, #504]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2204      	movs	r2, #4
 800226a:	4013      	ands	r3, r2
 800226c:	d004      	beq.n	8002278 <HAL_RCC_OscConfig+0x16c>
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e302      	b.n	800287e <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002278:	4b79      	ldr	r3, [pc, #484]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	4a7b      	ldr	r2, [pc, #492]	; (800246c <HAL_RCC_OscConfig+0x360>)
 800227e:	4013      	ands	r3, r2
 8002280:	0019      	movs	r1, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	691b      	ldr	r3, [r3, #16]
 8002286:	021a      	lsls	r2, r3, #8
 8002288:	4b75      	ldr	r3, [pc, #468]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800228a:	430a      	orrs	r2, r1
 800228c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800228e:	4b74      	ldr	r3, [pc, #464]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2209      	movs	r2, #9
 8002294:	4393      	bics	r3, r2
 8002296:	0019      	movs	r1, r3
 8002298:	4b71      	ldr	r3, [pc, #452]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800229a:	697a      	ldr	r2, [r7, #20]
 800229c:	430a      	orrs	r2, r1
 800229e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022a0:	f000 fc40 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 80022a4:	0001      	movs	r1, r0
 80022a6:	4b6e      	ldr	r3, [pc, #440]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	091b      	lsrs	r3, r3, #4
 80022ac:	220f      	movs	r2, #15
 80022ae:	4013      	ands	r3, r2
 80022b0:	4a6f      	ldr	r2, [pc, #444]	; (8002470 <HAL_RCC_OscConfig+0x364>)
 80022b2:	5cd3      	ldrb	r3, [r2, r3]
 80022b4:	000a      	movs	r2, r1
 80022b6:	40da      	lsrs	r2, r3
 80022b8:	4b6e      	ldr	r3, [pc, #440]	; (8002474 <HAL_RCC_OscConfig+0x368>)
 80022ba:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80022bc:	4b6e      	ldr	r3, [pc, #440]	; (8002478 <HAL_RCC_OscConfig+0x36c>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2513      	movs	r5, #19
 80022c2:	197c      	adds	r4, r7, r5
 80022c4:	0018      	movs	r0, r3
 80022c6:	f7fe fe71 	bl	8000fac <HAL_InitTick>
 80022ca:	0003      	movs	r3, r0
 80022cc:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80022ce:	197b      	adds	r3, r7, r5
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d046      	beq.n	8002364 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80022d6:	197b      	adds	r3, r7, r5
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	e2d0      	b.n	800287e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d027      	beq.n	8002332 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80022e2:	4b5f      	ldr	r3, [pc, #380]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2209      	movs	r2, #9
 80022e8:	4393      	bics	r3, r2
 80022ea:	0019      	movs	r1, r3
 80022ec:	4b5c      	ldr	r3, [pc, #368]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f4:	f7fe fea0 	bl	8001038 <HAL_GetTick>
 80022f8:	0003      	movs	r3, r0
 80022fa:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022fe:	f7fe fe9b 	bl	8001038 <HAL_GetTick>
 8002302:	0002      	movs	r2, r0
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e2b6      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002310:	4b53      	ldr	r3, [pc, #332]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2204      	movs	r2, #4
 8002316:	4013      	ands	r3, r2
 8002318:	d0f1      	beq.n	80022fe <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800231a:	4b51      	ldr	r3, [pc, #324]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	4a53      	ldr	r2, [pc, #332]	; (800246c <HAL_RCC_OscConfig+0x360>)
 8002320:	4013      	ands	r3, r2
 8002322:	0019      	movs	r1, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	021a      	lsls	r2, r3, #8
 800232a:	4b4d      	ldr	r3, [pc, #308]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800232c:	430a      	orrs	r2, r1
 800232e:	605a      	str	r2, [r3, #4]
 8002330:	e018      	b.n	8002364 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002332:	4b4b      	ldr	r3, [pc, #300]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	4b4a      	ldr	r3, [pc, #296]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002338:	2101      	movs	r1, #1
 800233a:	438a      	bics	r2, r1
 800233c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233e:	f7fe fe7b 	bl	8001038 <HAL_GetTick>
 8002342:	0003      	movs	r3, r0
 8002344:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002346:	e008      	b.n	800235a <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002348:	f7fe fe76 	bl	8001038 <HAL_GetTick>
 800234c:	0002      	movs	r2, r0
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e291      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800235a:	4b41      	ldr	r3, [pc, #260]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2204      	movs	r2, #4
 8002360:	4013      	ands	r3, r2
 8002362:	d1f1      	bne.n	8002348 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2210      	movs	r2, #16
 800236a:	4013      	ands	r3, r2
 800236c:	d100      	bne.n	8002370 <HAL_RCC_OscConfig+0x264>
 800236e:	e0a1      	b.n	80024b4 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002370:	6a3b      	ldr	r3, [r7, #32]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d140      	bne.n	80023f8 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002376:	4b3a      	ldr	r3, [pc, #232]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	2380      	movs	r3, #128	; 0x80
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4013      	ands	r3, r2
 8002380:	d005      	beq.n	800238e <HAL_RCC_OscConfig+0x282>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d101      	bne.n	800238e <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e277      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800238e:	4b34      	ldr	r3, [pc, #208]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	4a3a      	ldr	r2, [pc, #232]	; (800247c <HAL_RCC_OscConfig+0x370>)
 8002394:	4013      	ands	r3, r2
 8002396:	0019      	movs	r1, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800239c:	4b30      	ldr	r3, [pc, #192]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800239e:	430a      	orrs	r2, r1
 80023a0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023a2:	4b2f      	ldr	r3, [pc, #188]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	021b      	lsls	r3, r3, #8
 80023a8:	0a19      	lsrs	r1, r3, #8
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a1b      	ldr	r3, [r3, #32]
 80023ae:	061a      	lsls	r2, r3, #24
 80023b0:	4b2b      	ldr	r3, [pc, #172]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ba:	0b5b      	lsrs	r3, r3, #13
 80023bc:	3301      	adds	r3, #1
 80023be:	2280      	movs	r2, #128	; 0x80
 80023c0:	0212      	lsls	r2, r2, #8
 80023c2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80023c4:	4b26      	ldr	r3, [pc, #152]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	091b      	lsrs	r3, r3, #4
 80023ca:	210f      	movs	r1, #15
 80023cc:	400b      	ands	r3, r1
 80023ce:	4928      	ldr	r1, [pc, #160]	; (8002470 <HAL_RCC_OscConfig+0x364>)
 80023d0:	5ccb      	ldrb	r3, [r1, r3]
 80023d2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80023d4:	4b27      	ldr	r3, [pc, #156]	; (8002474 <HAL_RCC_OscConfig+0x368>)
 80023d6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80023d8:	4b27      	ldr	r3, [pc, #156]	; (8002478 <HAL_RCC_OscConfig+0x36c>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2513      	movs	r5, #19
 80023de:	197c      	adds	r4, r7, r5
 80023e0:	0018      	movs	r0, r3
 80023e2:	f7fe fde3 	bl	8000fac <HAL_InitTick>
 80023e6:	0003      	movs	r3, r0
 80023e8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80023ea:	197b      	adds	r3, r7, r5
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d060      	beq.n	80024b4 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80023f2:	197b      	adds	r3, r7, r5
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	e242      	b.n	800287e <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	69db      	ldr	r3, [r3, #28]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d03f      	beq.n	8002480 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002400:	4b17      	ldr	r3, [pc, #92]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002406:	2180      	movs	r1, #128	; 0x80
 8002408:	0049      	lsls	r1, r1, #1
 800240a:	430a      	orrs	r2, r1
 800240c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240e:	f7fe fe13 	bl	8001038 <HAL_GetTick>
 8002412:	0003      	movs	r3, r0
 8002414:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002418:	f7fe fe0e 	bl	8001038 <HAL_GetTick>
 800241c:	0002      	movs	r2, r0
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e229      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800242a:	4b0d      	ldr	r3, [pc, #52]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	2380      	movs	r3, #128	; 0x80
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4013      	ands	r3, r2
 8002434:	d0f0      	beq.n	8002418 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002436:	4b0a      	ldr	r3, [pc, #40]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	4a10      	ldr	r2, [pc, #64]	; (800247c <HAL_RCC_OscConfig+0x370>)
 800243c:	4013      	ands	r3, r2
 800243e:	0019      	movs	r1, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002444:	4b06      	ldr	r3, [pc, #24]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 8002446:	430a      	orrs	r2, r1
 8002448:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800244a:	4b05      	ldr	r3, [pc, #20]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	021b      	lsls	r3, r3, #8
 8002450:	0a19      	lsrs	r1, r3, #8
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	061a      	lsls	r2, r3, #24
 8002458:	4b01      	ldr	r3, [pc, #4]	; (8002460 <HAL_RCC_OscConfig+0x354>)
 800245a:	430a      	orrs	r2, r1
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	e029      	b.n	80024b4 <HAL_RCC_OscConfig+0x3a8>
 8002460:	40021000 	.word	0x40021000
 8002464:	fffeffff 	.word	0xfffeffff
 8002468:	fffbffff 	.word	0xfffbffff
 800246c:	ffffe0ff 	.word	0xffffe0ff
 8002470:	080046bc 	.word	0x080046bc
 8002474:	20000000 	.word	0x20000000
 8002478:	20000008 	.word	0x20000008
 800247c:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002480:	4bbd      	ldr	r3, [pc, #756]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	4bbc      	ldr	r3, [pc, #752]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002486:	49bd      	ldr	r1, [pc, #756]	; (800277c <HAL_RCC_OscConfig+0x670>)
 8002488:	400a      	ands	r2, r1
 800248a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248c:	f7fe fdd4 	bl	8001038 <HAL_GetTick>
 8002490:	0003      	movs	r3, r0
 8002492:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002496:	f7fe fdcf 	bl	8001038 <HAL_GetTick>
 800249a:	0002      	movs	r2, r0
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e1ea      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80024a8:	4bb3      	ldr	r3, [pc, #716]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	4013      	ands	r3, r2
 80024b2:	d1f0      	bne.n	8002496 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2208      	movs	r2, #8
 80024ba:	4013      	ands	r3, r2
 80024bc:	d036      	beq.n	800252c <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d019      	beq.n	80024fa <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024c6:	4bac      	ldr	r3, [pc, #688]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80024c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80024ca:	4bab      	ldr	r3, [pc, #684]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80024cc:	2101      	movs	r1, #1
 80024ce:	430a      	orrs	r2, r1
 80024d0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024d2:	f7fe fdb1 	bl	8001038 <HAL_GetTick>
 80024d6:	0003      	movs	r3, r0
 80024d8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80024da:	e008      	b.n	80024ee <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024dc:	f7fe fdac 	bl	8001038 <HAL_GetTick>
 80024e0:	0002      	movs	r2, r0
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e1c7      	b.n	800287e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80024ee:	4ba2      	ldr	r3, [pc, #648]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80024f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024f2:	2202      	movs	r2, #2
 80024f4:	4013      	ands	r3, r2
 80024f6:	d0f1      	beq.n	80024dc <HAL_RCC_OscConfig+0x3d0>
 80024f8:	e018      	b.n	800252c <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024fa:	4b9f      	ldr	r3, [pc, #636]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80024fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80024fe:	4b9e      	ldr	r3, [pc, #632]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002500:	2101      	movs	r1, #1
 8002502:	438a      	bics	r2, r1
 8002504:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002506:	f7fe fd97 	bl	8001038 <HAL_GetTick>
 800250a:	0003      	movs	r3, r0
 800250c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002510:	f7fe fd92 	bl	8001038 <HAL_GetTick>
 8002514:	0002      	movs	r2, r0
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e1ad      	b.n	800287e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002522:	4b95      	ldr	r3, [pc, #596]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002524:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002526:	2202      	movs	r2, #2
 8002528:	4013      	ands	r3, r2
 800252a:	d1f1      	bne.n	8002510 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2204      	movs	r2, #4
 8002532:	4013      	ands	r3, r2
 8002534:	d100      	bne.n	8002538 <HAL_RCC_OscConfig+0x42c>
 8002536:	e0ae      	b.n	8002696 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002538:	2027      	movs	r0, #39	; 0x27
 800253a:	183b      	adds	r3, r7, r0
 800253c:	2200      	movs	r2, #0
 800253e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002540:	4b8d      	ldr	r3, [pc, #564]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002542:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002544:	2380      	movs	r3, #128	; 0x80
 8002546:	055b      	lsls	r3, r3, #21
 8002548:	4013      	ands	r3, r2
 800254a:	d109      	bne.n	8002560 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800254c:	4b8a      	ldr	r3, [pc, #552]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 800254e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002550:	4b89      	ldr	r3, [pc, #548]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002552:	2180      	movs	r1, #128	; 0x80
 8002554:	0549      	lsls	r1, r1, #21
 8002556:	430a      	orrs	r2, r1
 8002558:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800255a:	183b      	adds	r3, r7, r0
 800255c:	2201      	movs	r2, #1
 800255e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002560:	4b87      	ldr	r3, [pc, #540]	; (8002780 <HAL_RCC_OscConfig+0x674>)
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	2380      	movs	r3, #128	; 0x80
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	4013      	ands	r3, r2
 800256a:	d11a      	bne.n	80025a2 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800256c:	4b84      	ldr	r3, [pc, #528]	; (8002780 <HAL_RCC_OscConfig+0x674>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	4b83      	ldr	r3, [pc, #524]	; (8002780 <HAL_RCC_OscConfig+0x674>)
 8002572:	2180      	movs	r1, #128	; 0x80
 8002574:	0049      	lsls	r1, r1, #1
 8002576:	430a      	orrs	r2, r1
 8002578:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800257a:	f7fe fd5d 	bl	8001038 <HAL_GetTick>
 800257e:	0003      	movs	r3, r0
 8002580:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002584:	f7fe fd58 	bl	8001038 <HAL_GetTick>
 8002588:	0002      	movs	r2, r0
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b64      	cmp	r3, #100	; 0x64
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e173      	b.n	800287e <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002596:	4b7a      	ldr	r3, [pc, #488]	; (8002780 <HAL_RCC_OscConfig+0x674>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	2380      	movs	r3, #128	; 0x80
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	4013      	ands	r3, r2
 80025a0:	d0f0      	beq.n	8002584 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689a      	ldr	r2, [r3, #8]
 80025a6:	2380      	movs	r3, #128	; 0x80
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d107      	bne.n	80025be <HAL_RCC_OscConfig+0x4b2>
 80025ae:	4b72      	ldr	r3, [pc, #456]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80025b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025b2:	4b71      	ldr	r3, [pc, #452]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80025b4:	2180      	movs	r1, #128	; 0x80
 80025b6:	0049      	lsls	r1, r1, #1
 80025b8:	430a      	orrs	r2, r1
 80025ba:	651a      	str	r2, [r3, #80]	; 0x50
 80025bc:	e031      	b.n	8002622 <HAL_RCC_OscConfig+0x516>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10c      	bne.n	80025e0 <HAL_RCC_OscConfig+0x4d4>
 80025c6:	4b6c      	ldr	r3, [pc, #432]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80025c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025ca:	4b6b      	ldr	r3, [pc, #428]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80025cc:	496b      	ldr	r1, [pc, #428]	; (800277c <HAL_RCC_OscConfig+0x670>)
 80025ce:	400a      	ands	r2, r1
 80025d0:	651a      	str	r2, [r3, #80]	; 0x50
 80025d2:	4b69      	ldr	r3, [pc, #420]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80025d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025d6:	4b68      	ldr	r3, [pc, #416]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80025d8:	496a      	ldr	r1, [pc, #424]	; (8002784 <HAL_RCC_OscConfig+0x678>)
 80025da:	400a      	ands	r2, r1
 80025dc:	651a      	str	r2, [r3, #80]	; 0x50
 80025de:	e020      	b.n	8002622 <HAL_RCC_OscConfig+0x516>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	23a0      	movs	r3, #160	; 0xa0
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d10e      	bne.n	800260a <HAL_RCC_OscConfig+0x4fe>
 80025ec:	4b62      	ldr	r3, [pc, #392]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80025ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025f0:	4b61      	ldr	r3, [pc, #388]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80025f2:	2180      	movs	r1, #128	; 0x80
 80025f4:	00c9      	lsls	r1, r1, #3
 80025f6:	430a      	orrs	r2, r1
 80025f8:	651a      	str	r2, [r3, #80]	; 0x50
 80025fa:	4b5f      	ldr	r3, [pc, #380]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80025fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025fe:	4b5e      	ldr	r3, [pc, #376]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002600:	2180      	movs	r1, #128	; 0x80
 8002602:	0049      	lsls	r1, r1, #1
 8002604:	430a      	orrs	r2, r1
 8002606:	651a      	str	r2, [r3, #80]	; 0x50
 8002608:	e00b      	b.n	8002622 <HAL_RCC_OscConfig+0x516>
 800260a:	4b5b      	ldr	r3, [pc, #364]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 800260c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800260e:	4b5a      	ldr	r3, [pc, #360]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002610:	495a      	ldr	r1, [pc, #360]	; (800277c <HAL_RCC_OscConfig+0x670>)
 8002612:	400a      	ands	r2, r1
 8002614:	651a      	str	r2, [r3, #80]	; 0x50
 8002616:	4b58      	ldr	r3, [pc, #352]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002618:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800261a:	4b57      	ldr	r3, [pc, #348]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 800261c:	4959      	ldr	r1, [pc, #356]	; (8002784 <HAL_RCC_OscConfig+0x678>)
 800261e:	400a      	ands	r2, r1
 8002620:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d015      	beq.n	8002656 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800262a:	f7fe fd05 	bl	8001038 <HAL_GetTick>
 800262e:	0003      	movs	r3, r0
 8002630:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002632:	e009      	b.n	8002648 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002634:	f7fe fd00 	bl	8001038 <HAL_GetTick>
 8002638:	0002      	movs	r2, r0
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	4a52      	ldr	r2, [pc, #328]	; (8002788 <HAL_RCC_OscConfig+0x67c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e11a      	b.n	800287e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002648:	4b4b      	ldr	r3, [pc, #300]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 800264a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800264c:	2380      	movs	r3, #128	; 0x80
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4013      	ands	r3, r2
 8002652:	d0ef      	beq.n	8002634 <HAL_RCC_OscConfig+0x528>
 8002654:	e014      	b.n	8002680 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002656:	f7fe fcef 	bl	8001038 <HAL_GetTick>
 800265a:	0003      	movs	r3, r0
 800265c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800265e:	e009      	b.n	8002674 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002660:	f7fe fcea 	bl	8001038 <HAL_GetTick>
 8002664:	0002      	movs	r2, r0
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	4a47      	ldr	r2, [pc, #284]	; (8002788 <HAL_RCC_OscConfig+0x67c>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d901      	bls.n	8002674 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e104      	b.n	800287e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002674:	4b40      	ldr	r3, [pc, #256]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002676:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002678:	2380      	movs	r3, #128	; 0x80
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4013      	ands	r3, r2
 800267e:	d1ef      	bne.n	8002660 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002680:	2327      	movs	r3, #39	; 0x27
 8002682:	18fb      	adds	r3, r7, r3
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d105      	bne.n	8002696 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800268a:	4b3b      	ldr	r3, [pc, #236]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 800268c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800268e:	4b3a      	ldr	r3, [pc, #232]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002690:	493e      	ldr	r1, [pc, #248]	; (800278c <HAL_RCC_OscConfig+0x680>)
 8002692:	400a      	ands	r2, r1
 8002694:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2220      	movs	r2, #32
 800269c:	4013      	ands	r3, r2
 800269e:	d049      	beq.n	8002734 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d026      	beq.n	80026f6 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80026a8:	4b33      	ldr	r3, [pc, #204]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80026aa:	689a      	ldr	r2, [r3, #8]
 80026ac:	4b32      	ldr	r3, [pc, #200]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80026ae:	2101      	movs	r1, #1
 80026b0:	430a      	orrs	r2, r1
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	4b30      	ldr	r3, [pc, #192]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80026b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026b8:	4b2f      	ldr	r3, [pc, #188]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80026ba:	2101      	movs	r1, #1
 80026bc:	430a      	orrs	r2, r1
 80026be:	635a      	str	r2, [r3, #52]	; 0x34
 80026c0:	4b33      	ldr	r3, [pc, #204]	; (8002790 <HAL_RCC_OscConfig+0x684>)
 80026c2:	6a1a      	ldr	r2, [r3, #32]
 80026c4:	4b32      	ldr	r3, [pc, #200]	; (8002790 <HAL_RCC_OscConfig+0x684>)
 80026c6:	2180      	movs	r1, #128	; 0x80
 80026c8:	0189      	lsls	r1, r1, #6
 80026ca:	430a      	orrs	r2, r1
 80026cc:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ce:	f7fe fcb3 	bl	8001038 <HAL_GetTick>
 80026d2:	0003      	movs	r3, r0
 80026d4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026d8:	f7fe fcae 	bl	8001038 <HAL_GetTick>
 80026dc:	0002      	movs	r2, r0
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e0c9      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80026ea:	4b23      	ldr	r3, [pc, #140]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	2202      	movs	r2, #2
 80026f0:	4013      	ands	r3, r2
 80026f2:	d0f1      	beq.n	80026d8 <HAL_RCC_OscConfig+0x5cc>
 80026f4:	e01e      	b.n	8002734 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80026f6:	4b20      	ldr	r3, [pc, #128]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80026f8:	689a      	ldr	r2, [r3, #8]
 80026fa:	4b1f      	ldr	r3, [pc, #124]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 80026fc:	2101      	movs	r1, #1
 80026fe:	438a      	bics	r2, r1
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	4b23      	ldr	r3, [pc, #140]	; (8002790 <HAL_RCC_OscConfig+0x684>)
 8002704:	6a1a      	ldr	r2, [r3, #32]
 8002706:	4b22      	ldr	r3, [pc, #136]	; (8002790 <HAL_RCC_OscConfig+0x684>)
 8002708:	4922      	ldr	r1, [pc, #136]	; (8002794 <HAL_RCC_OscConfig+0x688>)
 800270a:	400a      	ands	r2, r1
 800270c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270e:	f7fe fc93 	bl	8001038 <HAL_GetTick>
 8002712:	0003      	movs	r3, r0
 8002714:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002718:	f7fe fc8e 	bl	8001038 <HAL_GetTick>
 800271c:	0002      	movs	r2, r0
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e0a9      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800272a:	4b13      	ldr	r3, [pc, #76]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	2202      	movs	r2, #2
 8002730:	4013      	ands	r3, r2
 8002732:	d1f1      	bne.n	8002718 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002738:	2b00      	cmp	r3, #0
 800273a:	d100      	bne.n	800273e <HAL_RCC_OscConfig+0x632>
 800273c:	e09e      	b.n	800287c <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800273e:	6a3b      	ldr	r3, [r7, #32]
 8002740:	2b0c      	cmp	r3, #12
 8002742:	d100      	bne.n	8002746 <HAL_RCC_OscConfig+0x63a>
 8002744:	e077      	b.n	8002836 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274a:	2b02      	cmp	r3, #2
 800274c:	d158      	bne.n	8002800 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800274e:	4b0a      	ldr	r3, [pc, #40]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4b09      	ldr	r3, [pc, #36]	; (8002778 <HAL_RCC_OscConfig+0x66c>)
 8002754:	4910      	ldr	r1, [pc, #64]	; (8002798 <HAL_RCC_OscConfig+0x68c>)
 8002756:	400a      	ands	r2, r1
 8002758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275a:	f7fe fc6d 	bl	8001038 <HAL_GetTick>
 800275e:	0003      	movs	r3, r0
 8002760:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002762:	e01b      	b.n	800279c <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002764:	f7fe fc68 	bl	8001038 <HAL_GetTick>
 8002768:	0002      	movs	r2, r0
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d914      	bls.n	800279c <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e083      	b.n	800287e <HAL_RCC_OscConfig+0x772>
 8002776:	46c0      	nop			; (mov r8, r8)
 8002778:	40021000 	.word	0x40021000
 800277c:	fffffeff 	.word	0xfffffeff
 8002780:	40007000 	.word	0x40007000
 8002784:	fffffbff 	.word	0xfffffbff
 8002788:	00001388 	.word	0x00001388
 800278c:	efffffff 	.word	0xefffffff
 8002790:	40010000 	.word	0x40010000
 8002794:	ffffdfff 	.word	0xffffdfff
 8002798:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800279c:	4b3a      	ldr	r3, [pc, #232]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	2380      	movs	r3, #128	; 0x80
 80027a2:	049b      	lsls	r3, r3, #18
 80027a4:	4013      	ands	r3, r2
 80027a6:	d1dd      	bne.n	8002764 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027a8:	4b37      	ldr	r3, [pc, #220]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	4a37      	ldr	r2, [pc, #220]	; (800288c <HAL_RCC_OscConfig+0x780>)
 80027ae:	4013      	ands	r3, r2
 80027b0:	0019      	movs	r1, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ba:	431a      	orrs	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027c0:	431a      	orrs	r2, r3
 80027c2:	4b31      	ldr	r3, [pc, #196]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 80027c4:	430a      	orrs	r2, r1
 80027c6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027c8:	4b2f      	ldr	r3, [pc, #188]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	4b2e      	ldr	r3, [pc, #184]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 80027ce:	2180      	movs	r1, #128	; 0x80
 80027d0:	0449      	lsls	r1, r1, #17
 80027d2:	430a      	orrs	r2, r1
 80027d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d6:	f7fe fc2f 	bl	8001038 <HAL_GetTick>
 80027da:	0003      	movs	r3, r0
 80027dc:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027e0:	f7fe fc2a 	bl	8001038 <HAL_GetTick>
 80027e4:	0002      	movs	r2, r0
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e045      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80027f2:	4b25      	ldr	r3, [pc, #148]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	049b      	lsls	r3, r3, #18
 80027fa:	4013      	ands	r3, r2
 80027fc:	d0f0      	beq.n	80027e0 <HAL_RCC_OscConfig+0x6d4>
 80027fe:	e03d      	b.n	800287c <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002800:	4b21      	ldr	r3, [pc, #132]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	4b20      	ldr	r3, [pc, #128]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 8002806:	4922      	ldr	r1, [pc, #136]	; (8002890 <HAL_RCC_OscConfig+0x784>)
 8002808:	400a      	ands	r2, r1
 800280a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280c:	f7fe fc14 	bl	8001038 <HAL_GetTick>
 8002810:	0003      	movs	r3, r0
 8002812:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002814:	e008      	b.n	8002828 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002816:	f7fe fc0f 	bl	8001038 <HAL_GetTick>
 800281a:	0002      	movs	r2, r0
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d901      	bls.n	8002828 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e02a      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002828:	4b17      	ldr	r3, [pc, #92]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	2380      	movs	r3, #128	; 0x80
 800282e:	049b      	lsls	r3, r3, #18
 8002830:	4013      	ands	r3, r2
 8002832:	d1f0      	bne.n	8002816 <HAL_RCC_OscConfig+0x70a>
 8002834:	e022      	b.n	800287c <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283a:	2b01      	cmp	r3, #1
 800283c:	d101      	bne.n	8002842 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e01d      	b.n	800287e <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002842:	4b11      	ldr	r3, [pc, #68]	; (8002888 <HAL_RCC_OscConfig+0x77c>)
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002848:	69fa      	ldr	r2, [r7, #28]
 800284a:	2380      	movs	r3, #128	; 0x80
 800284c:	025b      	lsls	r3, r3, #9
 800284e:	401a      	ands	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002854:	429a      	cmp	r2, r3
 8002856:	d10f      	bne.n	8002878 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002858:	69fa      	ldr	r2, [r7, #28]
 800285a:	23f0      	movs	r3, #240	; 0xf0
 800285c:	039b      	lsls	r3, r3, #14
 800285e:	401a      	ands	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002864:	429a      	cmp	r2, r3
 8002866:	d107      	bne.n	8002878 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002868:	69fa      	ldr	r2, [r7, #28]
 800286a:	23c0      	movs	r3, #192	; 0xc0
 800286c:	041b      	lsls	r3, r3, #16
 800286e:	401a      	ands	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002874:	429a      	cmp	r2, r3
 8002876:	d001      	beq.n	800287c <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e000      	b.n	800287e <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	0018      	movs	r0, r3
 8002880:	46bd      	mov	sp, r7
 8002882:	b00a      	add	sp, #40	; 0x28
 8002884:	bdb0      	pop	{r4, r5, r7, pc}
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	40021000 	.word	0x40021000
 800288c:	ff02ffff 	.word	0xff02ffff
 8002890:	feffffff 	.word	0xfeffffff

08002894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002894:	b5b0      	push	{r4, r5, r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d101      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e128      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028a8:	4b96      	ldr	r3, [pc, #600]	; (8002b04 <HAL_RCC_ClockConfig+0x270>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2201      	movs	r2, #1
 80028ae:	4013      	ands	r3, r2
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d91e      	bls.n	80028f4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b6:	4b93      	ldr	r3, [pc, #588]	; (8002b04 <HAL_RCC_ClockConfig+0x270>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2201      	movs	r2, #1
 80028bc:	4393      	bics	r3, r2
 80028be:	0019      	movs	r1, r3
 80028c0:	4b90      	ldr	r3, [pc, #576]	; (8002b04 <HAL_RCC_ClockConfig+0x270>)
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80028c8:	f7fe fbb6 	bl	8001038 <HAL_GetTick>
 80028cc:	0003      	movs	r3, r0
 80028ce:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d0:	e009      	b.n	80028e6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028d2:	f7fe fbb1 	bl	8001038 <HAL_GetTick>
 80028d6:	0002      	movs	r2, r0
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	4a8a      	ldr	r2, [pc, #552]	; (8002b08 <HAL_RCC_ClockConfig+0x274>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e109      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e6:	4b87      	ldr	r3, [pc, #540]	; (8002b04 <HAL_RCC_ClockConfig+0x270>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2201      	movs	r2, #1
 80028ec:	4013      	ands	r3, r2
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d1ee      	bne.n	80028d2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2202      	movs	r2, #2
 80028fa:	4013      	ands	r3, r2
 80028fc:	d009      	beq.n	8002912 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028fe:	4b83      	ldr	r3, [pc, #524]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	22f0      	movs	r2, #240	; 0xf0
 8002904:	4393      	bics	r3, r2
 8002906:	0019      	movs	r1, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	4b7f      	ldr	r3, [pc, #508]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 800290e:	430a      	orrs	r2, r1
 8002910:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2201      	movs	r2, #1
 8002918:	4013      	ands	r3, r2
 800291a:	d100      	bne.n	800291e <HAL_RCC_ClockConfig+0x8a>
 800291c:	e089      	b.n	8002a32 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	2b02      	cmp	r3, #2
 8002924:	d107      	bne.n	8002936 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002926:	4b79      	ldr	r3, [pc, #484]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	2380      	movs	r3, #128	; 0x80
 800292c:	029b      	lsls	r3, r3, #10
 800292e:	4013      	ands	r3, r2
 8002930:	d120      	bne.n	8002974 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e0e1      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	2b03      	cmp	r3, #3
 800293c:	d107      	bne.n	800294e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800293e:	4b73      	ldr	r3, [pc, #460]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	2380      	movs	r3, #128	; 0x80
 8002944:	049b      	lsls	r3, r3, #18
 8002946:	4013      	ands	r3, r2
 8002948:	d114      	bne.n	8002974 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e0d5      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d106      	bne.n	8002964 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002956:	4b6d      	ldr	r3, [pc, #436]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2204      	movs	r2, #4
 800295c:	4013      	ands	r3, r2
 800295e:	d109      	bne.n	8002974 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e0ca      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002964:	4b69      	ldr	r3, [pc, #420]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	2380      	movs	r3, #128	; 0x80
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	4013      	ands	r3, r2
 800296e:	d101      	bne.n	8002974 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e0c2      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002974:	4b65      	ldr	r3, [pc, #404]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2203      	movs	r2, #3
 800297a:	4393      	bics	r3, r2
 800297c:	0019      	movs	r1, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	4b62      	ldr	r3, [pc, #392]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002984:	430a      	orrs	r2, r1
 8002986:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002988:	f7fe fb56 	bl	8001038 <HAL_GetTick>
 800298c:	0003      	movs	r3, r0
 800298e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	2b02      	cmp	r3, #2
 8002996:	d111      	bne.n	80029bc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002998:	e009      	b.n	80029ae <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800299a:	f7fe fb4d 	bl	8001038 <HAL_GetTick>
 800299e:	0002      	movs	r2, r0
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	4a58      	ldr	r2, [pc, #352]	; (8002b08 <HAL_RCC_ClockConfig+0x274>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e0a5      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80029ae:	4b57      	ldr	r3, [pc, #348]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	220c      	movs	r2, #12
 80029b4:	4013      	ands	r3, r2
 80029b6:	2b08      	cmp	r3, #8
 80029b8:	d1ef      	bne.n	800299a <HAL_RCC_ClockConfig+0x106>
 80029ba:	e03a      	b.n	8002a32 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	2b03      	cmp	r3, #3
 80029c2:	d111      	bne.n	80029e8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029c4:	e009      	b.n	80029da <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c6:	f7fe fb37 	bl	8001038 <HAL_GetTick>
 80029ca:	0002      	movs	r2, r0
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	4a4d      	ldr	r2, [pc, #308]	; (8002b08 <HAL_RCC_ClockConfig+0x274>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e08f      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029da:	4b4c      	ldr	r3, [pc, #304]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	220c      	movs	r2, #12
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b0c      	cmp	r3, #12
 80029e4:	d1ef      	bne.n	80029c6 <HAL_RCC_ClockConfig+0x132>
 80029e6:	e024      	b.n	8002a32 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d11b      	bne.n	8002a28 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80029f0:	e009      	b.n	8002a06 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029f2:	f7fe fb21 	bl	8001038 <HAL_GetTick>
 80029f6:	0002      	movs	r2, r0
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	4a42      	ldr	r2, [pc, #264]	; (8002b08 <HAL_RCC_ClockConfig+0x274>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e079      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a06:	4b41      	ldr	r3, [pc, #260]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	220c      	movs	r2, #12
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d1ef      	bne.n	80029f2 <HAL_RCC_ClockConfig+0x15e>
 8002a12:	e00e      	b.n	8002a32 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a14:	f7fe fb10 	bl	8001038 <HAL_GetTick>
 8002a18:	0002      	movs	r2, r0
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	4a3a      	ldr	r2, [pc, #232]	; (8002b08 <HAL_RCC_ClockConfig+0x274>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e068      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002a28:	4b38      	ldr	r3, [pc, #224]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	220c      	movs	r2, #12
 8002a2e:	4013      	ands	r3, r2
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a32:	4b34      	ldr	r3, [pc, #208]	; (8002b04 <HAL_RCC_ClockConfig+0x270>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2201      	movs	r2, #1
 8002a38:	4013      	ands	r3, r2
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d21e      	bcs.n	8002a7e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a40:	4b30      	ldr	r3, [pc, #192]	; (8002b04 <HAL_RCC_ClockConfig+0x270>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2201      	movs	r2, #1
 8002a46:	4393      	bics	r3, r2
 8002a48:	0019      	movs	r1, r3
 8002a4a:	4b2e      	ldr	r3, [pc, #184]	; (8002b04 <HAL_RCC_ClockConfig+0x270>)
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a52:	f7fe faf1 	bl	8001038 <HAL_GetTick>
 8002a56:	0003      	movs	r3, r0
 8002a58:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5a:	e009      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a5c:	f7fe faec 	bl	8001038 <HAL_GetTick>
 8002a60:	0002      	movs	r2, r0
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	4a28      	ldr	r2, [pc, #160]	; (8002b08 <HAL_RCC_ClockConfig+0x274>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d901      	bls.n	8002a70 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e044      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a70:	4b24      	ldr	r3, [pc, #144]	; (8002b04 <HAL_RCC_ClockConfig+0x270>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2201      	movs	r2, #1
 8002a76:	4013      	ands	r3, r2
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d1ee      	bne.n	8002a5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2204      	movs	r2, #4
 8002a84:	4013      	ands	r3, r2
 8002a86:	d009      	beq.n	8002a9c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a88:	4b20      	ldr	r3, [pc, #128]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	4a20      	ldr	r2, [pc, #128]	; (8002b10 <HAL_RCC_ClockConfig+0x27c>)
 8002a8e:	4013      	ands	r3, r2
 8002a90:	0019      	movs	r1, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68da      	ldr	r2, [r3, #12]
 8002a96:	4b1d      	ldr	r3, [pc, #116]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2208      	movs	r2, #8
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d00a      	beq.n	8002abc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002aa6:	4b19      	ldr	r3, [pc, #100]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	4a1a      	ldr	r2, [pc, #104]	; (8002b14 <HAL_RCC_ClockConfig+0x280>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	0019      	movs	r1, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	00da      	lsls	r2, r3, #3
 8002ab6:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002abc:	f000 f832 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 8002ac0:	0001      	movs	r1, r0
 8002ac2:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <HAL_RCC_ClockConfig+0x278>)
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	091b      	lsrs	r3, r3, #4
 8002ac8:	220f      	movs	r2, #15
 8002aca:	4013      	ands	r3, r2
 8002acc:	4a12      	ldr	r2, [pc, #72]	; (8002b18 <HAL_RCC_ClockConfig+0x284>)
 8002ace:	5cd3      	ldrb	r3, [r2, r3]
 8002ad0:	000a      	movs	r2, r1
 8002ad2:	40da      	lsrs	r2, r3
 8002ad4:	4b11      	ldr	r3, [pc, #68]	; (8002b1c <HAL_RCC_ClockConfig+0x288>)
 8002ad6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ad8:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <HAL_RCC_ClockConfig+0x28c>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	250b      	movs	r5, #11
 8002ade:	197c      	adds	r4, r7, r5
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	f7fe fa63 	bl	8000fac <HAL_InitTick>
 8002ae6:	0003      	movs	r3, r0
 8002ae8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002aea:	197b      	adds	r3, r7, r5
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d002      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002af2:	197b      	adds	r3, r7, r5
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	e000      	b.n	8002afa <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	0018      	movs	r0, r3
 8002afc:	46bd      	mov	sp, r7
 8002afe:	b004      	add	sp, #16
 8002b00:	bdb0      	pop	{r4, r5, r7, pc}
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	40022000 	.word	0x40022000
 8002b08:	00001388 	.word	0x00001388
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	fffff8ff 	.word	0xfffff8ff
 8002b14:	ffffc7ff 	.word	0xffffc7ff
 8002b18:	080046bc 	.word	0x080046bc
 8002b1c:	20000000 	.word	0x20000000
 8002b20:	20000008 	.word	0x20000008

08002b24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b24:	b5b0      	push	{r4, r5, r7, lr}
 8002b26:	b08e      	sub	sp, #56	; 0x38
 8002b28:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002b2a:	4b4c      	ldr	r3, [pc, #304]	; (8002c5c <HAL_RCC_GetSysClockFreq+0x138>)
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b32:	230c      	movs	r3, #12
 8002b34:	4013      	ands	r3, r2
 8002b36:	2b0c      	cmp	r3, #12
 8002b38:	d014      	beq.n	8002b64 <HAL_RCC_GetSysClockFreq+0x40>
 8002b3a:	d900      	bls.n	8002b3e <HAL_RCC_GetSysClockFreq+0x1a>
 8002b3c:	e07b      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x112>
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d002      	beq.n	8002b48 <HAL_RCC_GetSysClockFreq+0x24>
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d00b      	beq.n	8002b5e <HAL_RCC_GetSysClockFreq+0x3a>
 8002b46:	e076      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002b48:	4b44      	ldr	r3, [pc, #272]	; (8002c5c <HAL_RCC_GetSysClockFreq+0x138>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2210      	movs	r2, #16
 8002b4e:	4013      	ands	r3, r2
 8002b50:	d002      	beq.n	8002b58 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002b52:	4b43      	ldr	r3, [pc, #268]	; (8002c60 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002b54:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002b56:	e07c      	b.n	8002c52 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002b58:	4b42      	ldr	r3, [pc, #264]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x140>)
 8002b5a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b5c:	e079      	b.n	8002c52 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b5e:	4b41      	ldr	r3, [pc, #260]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x140>)
 8002b60:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b62:	e076      	b.n	8002c52 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b66:	0c9a      	lsrs	r2, r3, #18
 8002b68:	230f      	movs	r3, #15
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	4b3e      	ldr	r3, [pc, #248]	; (8002c68 <HAL_RCC_GetSysClockFreq+0x144>)
 8002b6e:	5c9b      	ldrb	r3, [r3, r2]
 8002b70:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b74:	0d9a      	lsrs	r2, r3, #22
 8002b76:	2303      	movs	r3, #3
 8002b78:	4013      	ands	r3, r2
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b7e:	4b37      	ldr	r3, [pc, #220]	; (8002c5c <HAL_RCC_GetSysClockFreq+0x138>)
 8002b80:	68da      	ldr	r2, [r3, #12]
 8002b82:	2380      	movs	r3, #128	; 0x80
 8002b84:	025b      	lsls	r3, r3, #9
 8002b86:	4013      	ands	r3, r2
 8002b88:	d01a      	beq.n	8002bc0 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b8c:	61bb      	str	r3, [r7, #24]
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61fb      	str	r3, [r7, #28]
 8002b92:	4a34      	ldr	r2, [pc, #208]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x140>)
 8002b94:	2300      	movs	r3, #0
 8002b96:	69b8      	ldr	r0, [r7, #24]
 8002b98:	69f9      	ldr	r1, [r7, #28]
 8002b9a:	f7fd fb61 	bl	8000260 <__aeabi_lmul>
 8002b9e:	0002      	movs	r2, r0
 8002ba0:	000b      	movs	r3, r1
 8002ba2:	0010      	movs	r0, r2
 8002ba4:	0019      	movs	r1, r3
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba8:	613b      	str	r3, [r7, #16]
 8002baa:	2300      	movs	r3, #0
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	f7fd fb35 	bl	8000220 <__aeabi_uldivmod>
 8002bb6:	0002      	movs	r2, r0
 8002bb8:	000b      	movs	r3, r1
 8002bba:	0013      	movs	r3, r2
 8002bbc:	637b      	str	r3, [r7, #52]	; 0x34
 8002bbe:	e037      	b.n	8002c30 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002bc0:	4b26      	ldr	r3, [pc, #152]	; (8002c5c <HAL_RCC_GetSysClockFreq+0x138>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2210      	movs	r2, #16
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d01a      	beq.n	8002c00 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bcc:	60bb      	str	r3, [r7, #8]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60fb      	str	r3, [r7, #12]
 8002bd2:	4a23      	ldr	r2, [pc, #140]	; (8002c60 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	68b8      	ldr	r0, [r7, #8]
 8002bd8:	68f9      	ldr	r1, [r7, #12]
 8002bda:	f7fd fb41 	bl	8000260 <__aeabi_lmul>
 8002bde:	0002      	movs	r2, r0
 8002be0:	000b      	movs	r3, r1
 8002be2:	0010      	movs	r0, r2
 8002be4:	0019      	movs	r1, r3
 8002be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be8:	603b      	str	r3, [r7, #0]
 8002bea:	2300      	movs	r3, #0
 8002bec:	607b      	str	r3, [r7, #4]
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f7fd fb15 	bl	8000220 <__aeabi_uldivmod>
 8002bf6:	0002      	movs	r2, r0
 8002bf8:	000b      	movs	r3, r1
 8002bfa:	0013      	movs	r3, r2
 8002bfc:	637b      	str	r3, [r7, #52]	; 0x34
 8002bfe:	e017      	b.n	8002c30 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c02:	0018      	movs	r0, r3
 8002c04:	2300      	movs	r3, #0
 8002c06:	0019      	movs	r1, r3
 8002c08:	4a16      	ldr	r2, [pc, #88]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x140>)
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	f7fd fb28 	bl	8000260 <__aeabi_lmul>
 8002c10:	0002      	movs	r2, r0
 8002c12:	000b      	movs	r3, r1
 8002c14:	0010      	movs	r0, r2
 8002c16:	0019      	movs	r1, r3
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	001c      	movs	r4, r3
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	001d      	movs	r5, r3
 8002c20:	0022      	movs	r2, r4
 8002c22:	002b      	movs	r3, r5
 8002c24:	f7fd fafc 	bl	8000220 <__aeabi_uldivmod>
 8002c28:	0002      	movs	r2, r0
 8002c2a:	000b      	movs	r3, r1
 8002c2c:	0013      	movs	r3, r2
 8002c2e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c32:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c34:	e00d      	b.n	8002c52 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002c36:	4b09      	ldr	r3, [pc, #36]	; (8002c5c <HAL_RCC_GetSysClockFreq+0x138>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	0b5b      	lsrs	r3, r3, #13
 8002c3c:	2207      	movs	r2, #7
 8002c3e:	4013      	ands	r3, r2
 8002c40:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002c42:	6a3b      	ldr	r3, [r7, #32]
 8002c44:	3301      	adds	r3, #1
 8002c46:	2280      	movs	r2, #128	; 0x80
 8002c48:	0212      	lsls	r2, r2, #8
 8002c4a:	409a      	lsls	r2, r3
 8002c4c:	0013      	movs	r3, r2
 8002c4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c50:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002c54:	0018      	movs	r0, r3
 8002c56:	46bd      	mov	sp, r7
 8002c58:	b00e      	add	sp, #56	; 0x38
 8002c5a:	bdb0      	pop	{r4, r5, r7, pc}
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	003d0900 	.word	0x003d0900
 8002c64:	00f42400 	.word	0x00f42400
 8002c68:	080046d4 	.word	0x080046d4

08002c6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c70:	4b02      	ldr	r3, [pc, #8]	; (8002c7c <HAL_RCC_GetHCLKFreq+0x10>)
 8002c72:	681b      	ldr	r3, [r3, #0]
}
 8002c74:	0018      	movs	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	46c0      	nop			; (mov r8, r8)
 8002c7c:	20000000 	.word	0x20000000

08002c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c84:	f7ff fff2 	bl	8002c6c <HAL_RCC_GetHCLKFreq>
 8002c88:	0001      	movs	r1, r0
 8002c8a:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	0a1b      	lsrs	r3, r3, #8
 8002c90:	2207      	movs	r2, #7
 8002c92:	4013      	ands	r3, r2
 8002c94:	4a04      	ldr	r2, [pc, #16]	; (8002ca8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c96:	5cd3      	ldrb	r3, [r2, r3]
 8002c98:	40d9      	lsrs	r1, r3
 8002c9a:	000b      	movs	r3, r1
}
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	46c0      	nop			; (mov r8, r8)
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	080046cc 	.word	0x080046cc

08002cac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002cb0:	f7ff ffdc 	bl	8002c6c <HAL_RCC_GetHCLKFreq>
 8002cb4:	0001      	movs	r1, r0
 8002cb6:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	0adb      	lsrs	r3, r3, #11
 8002cbc:	2207      	movs	r2, #7
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	4a04      	ldr	r2, [pc, #16]	; (8002cd4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cc2:	5cd3      	ldrb	r3, [r2, r3]
 8002cc4:	40d9      	lsrs	r1, r3
 8002cc6:	000b      	movs	r3, r1
}
 8002cc8:	0018      	movs	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	46c0      	nop			; (mov r8, r8)
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	080046cc 	.word	0x080046cc

08002cd8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002ce0:	2317      	movs	r3, #23
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2220      	movs	r2, #32
 8002cee:	4013      	ands	r3, r2
 8002cf0:	d106      	bne.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	2380      	movs	r3, #128	; 0x80
 8002cf8:	011b      	lsls	r3, r3, #4
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	d100      	bne.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002cfe:	e104      	b.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d00:	4bb1      	ldr	r3, [pc, #708]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002d02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d04:	2380      	movs	r3, #128	; 0x80
 8002d06:	055b      	lsls	r3, r3, #21
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d10a      	bne.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d0c:	4bae      	ldr	r3, [pc, #696]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002d0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d10:	4bad      	ldr	r3, [pc, #692]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002d12:	2180      	movs	r1, #128	; 0x80
 8002d14:	0549      	lsls	r1, r1, #21
 8002d16:	430a      	orrs	r2, r1
 8002d18:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002d1a:	2317      	movs	r3, #23
 8002d1c:	18fb      	adds	r3, r7, r3
 8002d1e:	2201      	movs	r2, #1
 8002d20:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d22:	4baa      	ldr	r3, [pc, #680]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d11a      	bne.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d2e:	4ba7      	ldr	r3, [pc, #668]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	4ba6      	ldr	r3, [pc, #664]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d34:	2180      	movs	r1, #128	; 0x80
 8002d36:	0049      	lsls	r1, r1, #1
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d3c:	f7fe f97c 	bl	8001038 <HAL_GetTick>
 8002d40:	0003      	movs	r3, r0
 8002d42:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d44:	e008      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d46:	f7fe f977 	bl	8001038 <HAL_GetTick>
 8002d4a:	0002      	movs	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b64      	cmp	r3, #100	; 0x64
 8002d52:	d901      	bls.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e133      	b.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d58:	4b9c      	ldr	r3, [pc, #624]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	2380      	movs	r3, #128	; 0x80
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	4013      	ands	r3, r2
 8002d62:	d0f0      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002d64:	4b98      	ldr	r3, [pc, #608]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	23c0      	movs	r3, #192	; 0xc0
 8002d6a:	039b      	lsls	r3, r3, #14
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	23c0      	movs	r3, #192	; 0xc0
 8002d76:	039b      	lsls	r3, r3, #14
 8002d78:	4013      	ands	r3, r2
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d107      	bne.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	23c0      	movs	r3, #192	; 0xc0
 8002d86:	039b      	lsls	r3, r3, #14
 8002d88:	4013      	ands	r3, r2
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d013      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	23c0      	movs	r3, #192	; 0xc0
 8002d96:	029b      	lsls	r3, r3, #10
 8002d98:	401a      	ands	r2, r3
 8002d9a:	23c0      	movs	r3, #192	; 0xc0
 8002d9c:	029b      	lsls	r3, r3, #10
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d10a      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002da2:	4b89      	ldr	r3, [pc, #548]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	2380      	movs	r3, #128	; 0x80
 8002da8:	029b      	lsls	r3, r3, #10
 8002daa:	401a      	ands	r2, r3
 8002dac:	2380      	movs	r3, #128	; 0x80
 8002dae:	029b      	lsls	r3, r3, #10
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d101      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e103      	b.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002db8:	4b83      	ldr	r3, [pc, #524]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002dba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002dbc:	23c0      	movs	r3, #192	; 0xc0
 8002dbe:	029b      	lsls	r3, r3, #10
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d049      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	23c0      	movs	r3, #192	; 0xc0
 8002dd0:	029b      	lsls	r3, r3, #10
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d004      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2220      	movs	r2, #32
 8002de0:	4013      	ands	r3, r2
 8002de2:	d10d      	bne.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	23c0      	movs	r3, #192	; 0xc0
 8002dea:	029b      	lsls	r3, r3, #10
 8002dec:	4013      	ands	r3, r2
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d034      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	2380      	movs	r3, #128	; 0x80
 8002dfa:	011b      	lsls	r3, r3, #4
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d02e      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002e00:	4b71      	ldr	r3, [pc, #452]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e04:	4a72      	ldr	r2, [pc, #456]	; (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8002e06:	4013      	ands	r3, r2
 8002e08:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e0a:	4b6f      	ldr	r3, [pc, #444]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e0e:	4b6e      	ldr	r3, [pc, #440]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e10:	2180      	movs	r1, #128	; 0x80
 8002e12:	0309      	lsls	r1, r1, #12
 8002e14:	430a      	orrs	r2, r1
 8002e16:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e18:	4b6b      	ldr	r3, [pc, #428]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e1c:	4b6a      	ldr	r3, [pc, #424]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e1e:	496d      	ldr	r1, [pc, #436]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002e20:	400a      	ands	r2, r1
 8002e22:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002e24:	4b68      	ldr	r3, [pc, #416]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	2380      	movs	r3, #128	; 0x80
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4013      	ands	r3, r2
 8002e32:	d014      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e34:	f7fe f900 	bl	8001038 <HAL_GetTick>
 8002e38:	0003      	movs	r3, r0
 8002e3a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e3c:	e009      	b.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e3e:	f7fe f8fb 	bl	8001038 <HAL_GetTick>
 8002e42:	0002      	movs	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	4a63      	ldr	r2, [pc, #396]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e0b6      	b.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e52:	4b5d      	ldr	r3, [pc, #372]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e56:	2380      	movs	r3, #128	; 0x80
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d0ef      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	2380      	movs	r3, #128	; 0x80
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	4013      	ands	r3, r2
 8002e68:	d01f      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689a      	ldr	r2, [r3, #8]
 8002e6e:	23c0      	movs	r3, #192	; 0xc0
 8002e70:	029b      	lsls	r3, r3, #10
 8002e72:	401a      	ands	r2, r3
 8002e74:	23c0      	movs	r3, #192	; 0xc0
 8002e76:	029b      	lsls	r3, r3, #10
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d10c      	bne.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002e7c:	4b52      	ldr	r3, [pc, #328]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a56      	ldr	r2, [pc, #344]	; (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e82:	4013      	ands	r3, r2
 8002e84:	0019      	movs	r1, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	23c0      	movs	r3, #192	; 0xc0
 8002e8c:	039b      	lsls	r3, r3, #14
 8002e8e:	401a      	ands	r2, r3
 8002e90:	4b4d      	ldr	r3, [pc, #308]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e92:	430a      	orrs	r2, r1
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	4b4c      	ldr	r3, [pc, #304]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e98:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689a      	ldr	r2, [r3, #8]
 8002e9e:	23c0      	movs	r3, #192	; 0xc0
 8002ea0:	029b      	lsls	r3, r3, #10
 8002ea2:	401a      	ands	r2, r3
 8002ea4:	4b48      	ldr	r3, [pc, #288]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	d01f      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	23c0      	movs	r3, #192	; 0xc0
 8002eba:	029b      	lsls	r3, r3, #10
 8002ebc:	401a      	ands	r2, r3
 8002ebe:	23c0      	movs	r3, #192	; 0xc0
 8002ec0:	029b      	lsls	r3, r3, #10
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d10c      	bne.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8002ec6:	4b40      	ldr	r3, [pc, #256]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a44      	ldr	r2, [pc, #272]	; (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	0019      	movs	r1, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685a      	ldr	r2, [r3, #4]
 8002ed4:	23c0      	movs	r3, #192	; 0xc0
 8002ed6:	039b      	lsls	r3, r3, #14
 8002ed8:	401a      	ands	r2, r3
 8002eda:	4b3b      	ldr	r3, [pc, #236]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002edc:	430a      	orrs	r2, r1
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	4b39      	ldr	r3, [pc, #228]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ee2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	23c0      	movs	r3, #192	; 0xc0
 8002eea:	029b      	lsls	r3, r3, #10
 8002eec:	401a      	ands	r2, r3
 8002eee:	4b36      	ldr	r3, [pc, #216]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ef4:	2317      	movs	r3, #23
 8002ef6:	18fb      	adds	r3, r7, r3
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d105      	bne.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002efe:	4b32      	ldr	r3, [pc, #200]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f02:	4b31      	ldr	r3, [pc, #196]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f04:	4936      	ldr	r1, [pc, #216]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f06:	400a      	ands	r2, r1
 8002f08:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	4013      	ands	r3, r2
 8002f12:	d009      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f14:	4b2c      	ldr	r3, [pc, #176]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f18:	2203      	movs	r2, #3
 8002f1a:	4393      	bics	r3, r2
 8002f1c:	0019      	movs	r1, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68da      	ldr	r2, [r3, #12]
 8002f22:	4b29      	ldr	r3, [pc, #164]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f24:	430a      	orrs	r2, r1
 8002f26:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	4013      	ands	r3, r2
 8002f30:	d009      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f32:	4b25      	ldr	r3, [pc, #148]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f36:	220c      	movs	r2, #12
 8002f38:	4393      	bics	r3, r2
 8002f3a:	0019      	movs	r1, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691a      	ldr	r2, [r3, #16]
 8002f40:	4b21      	ldr	r3, [pc, #132]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f42:	430a      	orrs	r2, r1
 8002f44:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2204      	movs	r2, #4
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d009      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f50:	4b1d      	ldr	r3, [pc, #116]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f54:	4a23      	ldr	r2, [pc, #140]	; (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8002f56:	4013      	ands	r3, r2
 8002f58:	0019      	movs	r1, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	695a      	ldr	r2, [r3, #20]
 8002f5e:	4b1a      	ldr	r3, [pc, #104]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f60:	430a      	orrs	r2, r1
 8002f62:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2208      	movs	r2, #8
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d009      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f6e:	4b16      	ldr	r3, [pc, #88]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f72:	4a1d      	ldr	r2, [pc, #116]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	0019      	movs	r1, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	699a      	ldr	r2, [r3, #24]
 8002f7c:	4b12      	ldr	r3, [pc, #72]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2240      	movs	r2, #64	; 0x40
 8002f88:	4013      	ands	r3, r2
 8002f8a:	d009      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f8c:	4b0e      	ldr	r3, [pc, #56]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f90:	4a16      	ldr	r2, [pc, #88]	; (8002fec <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002f92:	4013      	ands	r3, r2
 8002f94:	0019      	movs	r1, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a1a      	ldr	r2, [r3, #32]
 8002f9a:	4b0b      	ldr	r3, [pc, #44]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2280      	movs	r2, #128	; 0x80
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	d009      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002faa:	4b07      	ldr	r3, [pc, #28]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fae:	4a10      	ldr	r2, [pc, #64]	; (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	0019      	movs	r1, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	69da      	ldr	r2, [r3, #28]
 8002fb8:	4b03      	ldr	r3, [pc, #12]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	b006      	add	sp, #24
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	40007000 	.word	0x40007000
 8002fd0:	fffcffff 	.word	0xfffcffff
 8002fd4:	fff7ffff 	.word	0xfff7ffff
 8002fd8:	00001388 	.word	0x00001388
 8002fdc:	ffcfffff 	.word	0xffcfffff
 8002fe0:	efffffff 	.word	0xefffffff
 8002fe4:	fffff3ff 	.word	0xfffff3ff
 8002fe8:	ffffcfff 	.word	0xffffcfff
 8002fec:	fbffffff 	.word	0xfbffffff
 8002ff0:	fff3ffff 	.word	0xfff3ffff

08002ff4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e083      	b.n	800310e <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300a:	2b00      	cmp	r3, #0
 800300c:	d109      	bne.n	8003022 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	2382      	movs	r3, #130	; 0x82
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	429a      	cmp	r2, r3
 8003018:	d009      	beq.n	800302e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	61da      	str	r2, [r3, #28]
 8003020:	e005      	b.n	800302e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2251      	movs	r2, #81	; 0x51
 8003038:	5c9b      	ldrb	r3, [r3, r2]
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	d107      	bne.n	8003050 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2250      	movs	r2, #80	; 0x50
 8003044:	2100      	movs	r1, #0
 8003046:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	0018      	movs	r0, r3
 800304c:	f7fd fc40 	bl	80008d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2251      	movs	r2, #81	; 0x51
 8003054:	2102      	movs	r1, #2
 8003056:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2140      	movs	r1, #64	; 0x40
 8003064:	438a      	bics	r2, r1
 8003066:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	2382      	movs	r3, #130	; 0x82
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	401a      	ands	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6899      	ldr	r1, [r3, #8]
 8003076:	2384      	movs	r3, #132	; 0x84
 8003078:	021b      	lsls	r3, r3, #8
 800307a:	400b      	ands	r3, r1
 800307c:	431a      	orrs	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	68d9      	ldr	r1, [r3, #12]
 8003082:	2380      	movs	r3, #128	; 0x80
 8003084:	011b      	lsls	r3, r3, #4
 8003086:	400b      	ands	r3, r1
 8003088:	431a      	orrs	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	2102      	movs	r1, #2
 8003090:	400b      	ands	r3, r1
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	2101      	movs	r1, #1
 800309a:	400b      	ands	r3, r1
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6999      	ldr	r1, [r3, #24]
 80030a2:	2380      	movs	r3, #128	; 0x80
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	400b      	ands	r3, r1
 80030a8:	431a      	orrs	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	2138      	movs	r1, #56	; 0x38
 80030b0:	400b      	ands	r3, r1
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a1b      	ldr	r3, [r3, #32]
 80030b8:	2180      	movs	r1, #128	; 0x80
 80030ba:	400b      	ands	r3, r1
 80030bc:	431a      	orrs	r2, r3
 80030be:	0011      	movs	r1, r2
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030c4:	2380      	movs	r3, #128	; 0x80
 80030c6:	019b      	lsls	r3, r3, #6
 80030c8:	401a      	ands	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	430a      	orrs	r2, r1
 80030d0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	0c1b      	lsrs	r3, r3, #16
 80030d8:	2204      	movs	r2, #4
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e2:	2210      	movs	r2, #16
 80030e4:	401a      	ands	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	69da      	ldr	r2, [r3, #28]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4907      	ldr	r1, [pc, #28]	; (8003118 <HAL_SPI_Init+0x124>)
 80030fa:	400a      	ands	r2, r1
 80030fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2251      	movs	r2, #81	; 0x51
 8003108:	2101      	movs	r1, #1
 800310a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	0018      	movs	r0, r3
 8003110:	46bd      	mov	sp, r7
 8003112:	b002      	add	sp, #8
 8003114:	bd80      	pop	{r7, pc}
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	fffff7ff 	.word	0xfffff7ff

0800311c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b088      	sub	sp, #32
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	1dbb      	adds	r3, r7, #6
 800312a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800312c:	231f      	movs	r3, #31
 800312e:	18fb      	adds	r3, r7, r3
 8003130:	2200      	movs	r2, #0
 8003132:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2250      	movs	r2, #80	; 0x50
 8003138:	5c9b      	ldrb	r3, [r3, r2]
 800313a:	2b01      	cmp	r3, #1
 800313c:	d101      	bne.n	8003142 <HAL_SPI_Transmit+0x26>
 800313e:	2302      	movs	r3, #2
 8003140:	e145      	b.n	80033ce <HAL_SPI_Transmit+0x2b2>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2250      	movs	r2, #80	; 0x50
 8003146:	2101      	movs	r1, #1
 8003148:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800314a:	f7fd ff75 	bl	8001038 <HAL_GetTick>
 800314e:	0003      	movs	r3, r0
 8003150:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003152:	2316      	movs	r3, #22
 8003154:	18fb      	adds	r3, r7, r3
 8003156:	1dba      	adds	r2, r7, #6
 8003158:	8812      	ldrh	r2, [r2, #0]
 800315a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2251      	movs	r2, #81	; 0x51
 8003160:	5c9b      	ldrb	r3, [r3, r2]
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b01      	cmp	r3, #1
 8003166:	d004      	beq.n	8003172 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003168:	231f      	movs	r3, #31
 800316a:	18fb      	adds	r3, r7, r3
 800316c:	2202      	movs	r2, #2
 800316e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003170:	e126      	b.n	80033c0 <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <HAL_SPI_Transmit+0x64>
 8003178:	1dbb      	adds	r3, r7, #6
 800317a:	881b      	ldrh	r3, [r3, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d104      	bne.n	800318a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003180:	231f      	movs	r3, #31
 8003182:	18fb      	adds	r3, r7, r3
 8003184:	2201      	movs	r2, #1
 8003186:	701a      	strb	r2, [r3, #0]
    goto error;
 8003188:	e11a      	b.n	80033c0 <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2251      	movs	r2, #81	; 0x51
 800318e:	2103      	movs	r1, #3
 8003190:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	68ba      	ldr	r2, [r7, #8]
 800319c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1dba      	adds	r2, r7, #6
 80031a2:	8812      	ldrh	r2, [r2, #0]
 80031a4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	1dba      	adds	r2, r7, #6
 80031aa:	8812      	ldrh	r2, [r2, #0]
 80031ac:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	2380      	movs	r3, #128	; 0x80
 80031d2:	021b      	lsls	r3, r3, #8
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d110      	bne.n	80031fa <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2140      	movs	r1, #64	; 0x40
 80031e4:	438a      	bics	r2, r1
 80031e6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2180      	movs	r1, #128	; 0x80
 80031f4:	01c9      	lsls	r1, r1, #7
 80031f6:	430a      	orrs	r2, r1
 80031f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2240      	movs	r2, #64	; 0x40
 8003202:	4013      	ands	r3, r2
 8003204:	2b40      	cmp	r3, #64	; 0x40
 8003206:	d007      	beq.n	8003218 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2140      	movs	r1, #64	; 0x40
 8003214:	430a      	orrs	r2, r1
 8003216:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	2380      	movs	r3, #128	; 0x80
 800321e:	011b      	lsls	r3, r3, #4
 8003220:	429a      	cmp	r2, r3
 8003222:	d152      	bne.n	80032ca <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d004      	beq.n	8003236 <HAL_SPI_Transmit+0x11a>
 800322c:	2316      	movs	r3, #22
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	881b      	ldrh	r3, [r3, #0]
 8003232:	2b01      	cmp	r3, #1
 8003234:	d143      	bne.n	80032be <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	881a      	ldrh	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003246:	1c9a      	adds	r2, r3, #2
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003250:	b29b      	uxth	r3, r3
 8003252:	3b01      	subs	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800325a:	e030      	b.n	80032be <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	2202      	movs	r2, #2
 8003264:	4013      	ands	r3, r2
 8003266:	2b02      	cmp	r3, #2
 8003268:	d112      	bne.n	8003290 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	881a      	ldrh	r2, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	1c9a      	adds	r2, r3, #2
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003284:	b29b      	uxth	r3, r3
 8003286:	3b01      	subs	r3, #1
 8003288:	b29a      	uxth	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	86da      	strh	r2, [r3, #54]	; 0x36
 800328e:	e016      	b.n	80032be <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003290:	f7fd fed2 	bl	8001038 <HAL_GetTick>
 8003294:	0002      	movs	r2, r0
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	429a      	cmp	r2, r3
 800329e:	d802      	bhi.n	80032a6 <HAL_SPI_Transmit+0x18a>
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	3301      	adds	r3, #1
 80032a4:	d102      	bne.n	80032ac <HAL_SPI_Transmit+0x190>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d108      	bne.n	80032be <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 80032ac:	231f      	movs	r3, #31
 80032ae:	18fb      	adds	r3, r7, r3
 80032b0:	2203      	movs	r2, #3
 80032b2:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2251      	movs	r2, #81	; 0x51
 80032b8:	2101      	movs	r1, #1
 80032ba:	5499      	strb	r1, [r3, r2]
          goto error;
 80032bc:	e080      	b.n	80033c0 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1c9      	bne.n	800325c <HAL_SPI_Transmit+0x140>
 80032c8:	e053      	b.n	8003372 <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d004      	beq.n	80032dc <HAL_SPI_Transmit+0x1c0>
 80032d2:	2316      	movs	r3, #22
 80032d4:	18fb      	adds	r3, r7, r3
 80032d6:	881b      	ldrh	r3, [r3, #0]
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d145      	bne.n	8003368 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	330c      	adds	r3, #12
 80032e6:	7812      	ldrb	r2, [r2, #0]
 80032e8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ee:	1c5a      	adds	r2, r3, #1
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003302:	e031      	b.n	8003368 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2202      	movs	r2, #2
 800330c:	4013      	ands	r3, r2
 800330e:	2b02      	cmp	r3, #2
 8003310:	d113      	bne.n	800333a <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	330c      	adds	r3, #12
 800331c:	7812      	ldrb	r2, [r2, #0]
 800331e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	86da      	strh	r2, [r3, #54]	; 0x36
 8003338:	e016      	b.n	8003368 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800333a:	f7fd fe7d 	bl	8001038 <HAL_GetTick>
 800333e:	0002      	movs	r2, r0
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	683a      	ldr	r2, [r7, #0]
 8003346:	429a      	cmp	r2, r3
 8003348:	d802      	bhi.n	8003350 <HAL_SPI_Transmit+0x234>
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	3301      	adds	r3, #1
 800334e:	d102      	bne.n	8003356 <HAL_SPI_Transmit+0x23a>
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d108      	bne.n	8003368 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8003356:	231f      	movs	r3, #31
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	2203      	movs	r2, #3
 800335c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2251      	movs	r2, #81	; 0x51
 8003362:	2101      	movs	r1, #1
 8003364:	5499      	strb	r1, [r3, r2]
          goto error;
 8003366:	e02b      	b.n	80033c0 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800336c:	b29b      	uxth	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1c8      	bne.n	8003304 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	6839      	ldr	r1, [r7, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	0018      	movs	r0, r3
 800337a:	f000 fc1f 	bl	8003bbc <SPI_EndRxTxTransaction>
 800337e:	1e03      	subs	r3, r0, #0
 8003380:	d002      	beq.n	8003388 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2220      	movs	r2, #32
 8003386:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d10a      	bne.n	80033a6 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003390:	2300      	movs	r3, #0
 8003392:	613b      	str	r3, [r7, #16]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	613b      	str	r3, [r7, #16]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	613b      	str	r3, [r7, #16]
 80033a4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d004      	beq.n	80033b8 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 80033ae:	231f      	movs	r3, #31
 80033b0:	18fb      	adds	r3, r7, r3
 80033b2:	2201      	movs	r2, #1
 80033b4:	701a      	strb	r2, [r3, #0]
 80033b6:	e003      	b.n	80033c0 <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2251      	movs	r2, #81	; 0x51
 80033bc:	2101      	movs	r1, #1
 80033be:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2250      	movs	r2, #80	; 0x50
 80033c4:	2100      	movs	r1, #0
 80033c6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80033c8:	231f      	movs	r3, #31
 80033ca:	18fb      	adds	r3, r7, r3
 80033cc:	781b      	ldrb	r3, [r3, #0]
}
 80033ce:	0018      	movs	r0, r3
 80033d0:	46bd      	mov	sp, r7
 80033d2:	b008      	add	sp, #32
 80033d4:	bd80      	pop	{r7, pc}
	...

080033d8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033d8:	b590      	push	{r4, r7, lr}
 80033da:	b089      	sub	sp, #36	; 0x24
 80033dc:	af02      	add	r7, sp, #8
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	603b      	str	r3, [r7, #0]
 80033e4:	1dbb      	adds	r3, r7, #6
 80033e6:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033e8:	2117      	movs	r1, #23
 80033ea:	187b      	adds	r3, r7, r1
 80033ec:	2200      	movs	r2, #0
 80033ee:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2251      	movs	r2, #81	; 0x51
 80033f4:	5c9b      	ldrb	r3, [r3, r2]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d003      	beq.n	8003404 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80033fc:	187b      	adds	r3, r7, r1
 80033fe:	2202      	movs	r2, #2
 8003400:	701a      	strb	r2, [r3, #0]
    goto error;
 8003402:	e109      	b.n	8003618 <HAL_SPI_Receive+0x240>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	685a      	ldr	r2, [r3, #4]
 8003408:	2382      	movs	r3, #130	; 0x82
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	429a      	cmp	r2, r3
 800340e:	d113      	bne.n	8003438 <HAL_SPI_Receive+0x60>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d10f      	bne.n	8003438 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2251      	movs	r2, #81	; 0x51
 800341c:	2104      	movs	r1, #4
 800341e:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003420:	1dbb      	adds	r3, r7, #6
 8003422:	881c      	ldrh	r4, [r3, #0]
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	68b9      	ldr	r1, [r7, #8]
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	9300      	str	r3, [sp, #0]
 800342e:	0023      	movs	r3, r4
 8003430:	f000 f900 	bl	8003634 <HAL_SPI_TransmitReceive>
 8003434:	0003      	movs	r3, r0
 8003436:	e0f6      	b.n	8003626 <HAL_SPI_Receive+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2250      	movs	r2, #80	; 0x50
 800343c:	5c9b      	ldrb	r3, [r3, r2]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d101      	bne.n	8003446 <HAL_SPI_Receive+0x6e>
 8003442:	2302      	movs	r3, #2
 8003444:	e0ef      	b.n	8003626 <HAL_SPI_Receive+0x24e>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2250      	movs	r2, #80	; 0x50
 800344a:	2101      	movs	r1, #1
 800344c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800344e:	f7fd fdf3 	bl	8001038 <HAL_GetTick>
 8003452:	0003      	movs	r3, r0
 8003454:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <HAL_SPI_Receive+0x8c>
 800345c:	1dbb      	adds	r3, r7, #6
 800345e:	881b      	ldrh	r3, [r3, #0]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d104      	bne.n	800346e <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8003464:	2317      	movs	r3, #23
 8003466:	18fb      	adds	r3, r7, r3
 8003468:	2201      	movs	r2, #1
 800346a:	701a      	strb	r2, [r3, #0]
    goto error;
 800346c:	e0d4      	b.n	8003618 <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2251      	movs	r2, #81	; 0x51
 8003472:	2104      	movs	r1, #4
 8003474:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	1dba      	adds	r2, r7, #6
 8003486:	8812      	ldrh	r2, [r2, #0]
 8003488:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	1dba      	adds	r2, r7, #6
 800348e:	8812      	ldrh	r2, [r2, #0]
 8003490:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	689a      	ldr	r2, [r3, #8]
 80034b4:	2380      	movs	r3, #128	; 0x80
 80034b6:	021b      	lsls	r3, r3, #8
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d10f      	bne.n	80034dc <HAL_SPI_Receive+0x104>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2140      	movs	r1, #64	; 0x40
 80034c8:	438a      	bics	r2, r1
 80034ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4956      	ldr	r1, [pc, #344]	; (8003630 <HAL_SPI_Receive+0x258>)
 80034d8:	400a      	ands	r2, r1
 80034da:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2240      	movs	r2, #64	; 0x40
 80034e4:	4013      	ands	r3, r2
 80034e6:	2b40      	cmp	r3, #64	; 0x40
 80034e8:	d007      	beq.n	80034fa <HAL_SPI_Receive+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2140      	movs	r1, #64	; 0x40
 80034f6:	430a      	orrs	r2, r1
 80034f8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d000      	beq.n	8003504 <HAL_SPI_Receive+0x12c>
 8003502:	e06c      	b.n	80035de <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003504:	e033      	b.n	800356e <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	2201      	movs	r2, #1
 800350e:	4013      	ands	r3, r2
 8003510:	2b01      	cmp	r3, #1
 8003512:	d115      	bne.n	8003540 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	330c      	adds	r3, #12
 800351a:	001a      	movs	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003520:	7812      	ldrb	r2, [r2, #0]
 8003522:	b2d2      	uxtb	r2, r2
 8003524:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800352a:	1c5a      	adds	r2, r3, #1
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003534:	b29b      	uxth	r3, r3
 8003536:	3b01      	subs	r3, #1
 8003538:	b29a      	uxth	r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800353e:	e016      	b.n	800356e <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003540:	f7fd fd7a 	bl	8001038 <HAL_GetTick>
 8003544:	0002      	movs	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	429a      	cmp	r2, r3
 800354e:	d802      	bhi.n	8003556 <HAL_SPI_Receive+0x17e>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	3301      	adds	r3, #1
 8003554:	d102      	bne.n	800355c <HAL_SPI_Receive+0x184>
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d108      	bne.n	800356e <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 800355c:	2317      	movs	r3, #23
 800355e:	18fb      	adds	r3, r7, r3
 8003560:	2203      	movs	r2, #3
 8003562:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2251      	movs	r2, #81	; 0x51
 8003568:	2101      	movs	r1, #1
 800356a:	5499      	strb	r1, [r3, r2]
          goto error;
 800356c:	e054      	b.n	8003618 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003572:	b29b      	uxth	r3, r3
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1c6      	bne.n	8003506 <HAL_SPI_Receive+0x12e>
 8003578:	e036      	b.n	80035e8 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2201      	movs	r2, #1
 8003582:	4013      	ands	r3, r2
 8003584:	2b01      	cmp	r3, #1
 8003586:	d113      	bne.n	80035b0 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68da      	ldr	r2, [r3, #12]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003592:	b292      	uxth	r2, r2
 8003594:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800359a:	1c9a      	adds	r2, r3, #2
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035ae:	e016      	b.n	80035de <HAL_SPI_Receive+0x206>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035b0:	f7fd fd42 	bl	8001038 <HAL_GetTick>
 80035b4:	0002      	movs	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d802      	bhi.n	80035c6 <HAL_SPI_Receive+0x1ee>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	3301      	adds	r3, #1
 80035c4:	d102      	bne.n	80035cc <HAL_SPI_Receive+0x1f4>
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d108      	bne.n	80035de <HAL_SPI_Receive+0x206>
        {
          errorcode = HAL_TIMEOUT;
 80035cc:	2317      	movs	r3, #23
 80035ce:	18fb      	adds	r3, r7, r3
 80035d0:	2203      	movs	r2, #3
 80035d2:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2251      	movs	r2, #81	; 0x51
 80035d8:	2101      	movs	r1, #1
 80035da:	5499      	strb	r1, [r3, r2]
          goto error;
 80035dc:	e01c      	b.n	8003618 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1c8      	bne.n	800357a <HAL_SPI_Receive+0x1a2>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	6839      	ldr	r1, [r7, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	0018      	movs	r0, r3
 80035f0:	f000 fa7a 	bl	8003ae8 <SPI_EndRxTransaction>
 80035f4:	1e03      	subs	r3, r0, #0
 80035f6:	d002      	beq.n	80035fe <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2220      	movs	r2, #32
 80035fc:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003602:	2b00      	cmp	r3, #0
 8003604:	d004      	beq.n	8003610 <HAL_SPI_Receive+0x238>
  {
    errorcode = HAL_ERROR;
 8003606:	2317      	movs	r3, #23
 8003608:	18fb      	adds	r3, r7, r3
 800360a:	2201      	movs	r2, #1
 800360c:	701a      	strb	r2, [r3, #0]
 800360e:	e003      	b.n	8003618 <HAL_SPI_Receive+0x240>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2251      	movs	r2, #81	; 0x51
 8003614:	2101      	movs	r1, #1
 8003616:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2250      	movs	r2, #80	; 0x50
 800361c:	2100      	movs	r1, #0
 800361e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003620:	2317      	movs	r3, #23
 8003622:	18fb      	adds	r3, r7, r3
 8003624:	781b      	ldrb	r3, [r3, #0]
}
 8003626:	0018      	movs	r0, r3
 8003628:	46bd      	mov	sp, r7
 800362a:	b007      	add	sp, #28
 800362c:	bd90      	pop	{r4, r7, pc}
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	ffffbfff 	.word	0xffffbfff

08003634 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b08c      	sub	sp, #48	; 0x30
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
 8003640:	001a      	movs	r2, r3
 8003642:	1cbb      	adds	r3, r7, #2
 8003644:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003646:	2301      	movs	r3, #1
 8003648:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800364a:	232b      	movs	r3, #43	; 0x2b
 800364c:	18fb      	adds	r3, r7, r3
 800364e:	2200      	movs	r2, #0
 8003650:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2250      	movs	r2, #80	; 0x50
 8003656:	5c9b      	ldrb	r3, [r3, r2]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d101      	bne.n	8003660 <HAL_SPI_TransmitReceive+0x2c>
 800365c:	2302      	movs	r3, #2
 800365e:	e1b0      	b.n	80039c2 <HAL_SPI_TransmitReceive+0x38e>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2250      	movs	r2, #80	; 0x50
 8003664:	2101      	movs	r1, #1
 8003666:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003668:	f7fd fce6 	bl	8001038 <HAL_GetTick>
 800366c:	0003      	movs	r3, r0
 800366e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003670:	2023      	movs	r0, #35	; 0x23
 8003672:	183b      	adds	r3, r7, r0
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	2151      	movs	r1, #81	; 0x51
 8003678:	5c52      	ldrb	r2, [r2, r1]
 800367a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003682:	231a      	movs	r3, #26
 8003684:	18fb      	adds	r3, r7, r3
 8003686:	1cba      	adds	r2, r7, #2
 8003688:	8812      	ldrh	r2, [r2, #0]
 800368a:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800368c:	183b      	adds	r3, r7, r0
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d011      	beq.n	80036b8 <HAL_SPI_TransmitReceive+0x84>
 8003694:	69fa      	ldr	r2, [r7, #28]
 8003696:	2382      	movs	r3, #130	; 0x82
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	429a      	cmp	r2, r3
 800369c:	d107      	bne.n	80036ae <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d103      	bne.n	80036ae <HAL_SPI_TransmitReceive+0x7a>
 80036a6:	183b      	adds	r3, r7, r0
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	d004      	beq.n	80036b8 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80036ae:	232b      	movs	r3, #43	; 0x2b
 80036b0:	18fb      	adds	r3, r7, r3
 80036b2:	2202      	movs	r2, #2
 80036b4:	701a      	strb	r2, [r3, #0]
    goto error;
 80036b6:	e17d      	b.n	80039b4 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d006      	beq.n	80036cc <HAL_SPI_TransmitReceive+0x98>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <HAL_SPI_TransmitReceive+0x98>
 80036c4:	1cbb      	adds	r3, r7, #2
 80036c6:	881b      	ldrh	r3, [r3, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d104      	bne.n	80036d6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80036cc:	232b      	movs	r3, #43	; 0x2b
 80036ce:	18fb      	adds	r3, r7, r3
 80036d0:	2201      	movs	r2, #1
 80036d2:	701a      	strb	r2, [r3, #0]
    goto error;
 80036d4:	e16e      	b.n	80039b4 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2251      	movs	r2, #81	; 0x51
 80036da:	5c9b      	ldrb	r3, [r3, r2]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b04      	cmp	r3, #4
 80036e0:	d003      	beq.n	80036ea <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2251      	movs	r2, #81	; 0x51
 80036e6:	2105      	movs	r1, #5
 80036e8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	1cba      	adds	r2, r7, #2
 80036fa:	8812      	ldrh	r2, [r2, #0]
 80036fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1cba      	adds	r2, r7, #2
 8003702:	8812      	ldrh	r2, [r2, #0]
 8003704:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	68ba      	ldr	r2, [r7, #8]
 800370a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	1cba      	adds	r2, r7, #2
 8003710:	8812      	ldrh	r2, [r2, #0]
 8003712:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	1cba      	adds	r2, r7, #2
 8003718:	8812      	ldrh	r2, [r2, #0]
 800371a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2240      	movs	r2, #64	; 0x40
 8003730:	4013      	ands	r3, r2
 8003732:	2b40      	cmp	r3, #64	; 0x40
 8003734:	d007      	beq.n	8003746 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2140      	movs	r1, #64	; 0x40
 8003742:	430a      	orrs	r2, r1
 8003744:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	68da      	ldr	r2, [r3, #12]
 800374a:	2380      	movs	r3, #128	; 0x80
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	429a      	cmp	r2, r3
 8003750:	d000      	beq.n	8003754 <HAL_SPI_TransmitReceive+0x120>
 8003752:	e07f      	b.n	8003854 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d005      	beq.n	8003768 <HAL_SPI_TransmitReceive+0x134>
 800375c:	231a      	movs	r3, #26
 800375e:	18fb      	adds	r3, r7, r3
 8003760:	881b      	ldrh	r3, [r3, #0]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d000      	beq.n	8003768 <HAL_SPI_TransmitReceive+0x134>
 8003766:	e06a      	b.n	800383e <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376c:	881a      	ldrh	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003778:	1c9a      	adds	r2, r3, #2
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003782:	b29b      	uxth	r3, r3
 8003784:	3b01      	subs	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800378c:	e057      	b.n	800383e <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	2202      	movs	r2, #2
 8003796:	4013      	ands	r3, r2
 8003798:	2b02      	cmp	r3, #2
 800379a:	d11b      	bne.n	80037d4 <HAL_SPI_TransmitReceive+0x1a0>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d016      	beq.n	80037d4 <HAL_SPI_TransmitReceive+0x1a0>
 80037a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d113      	bne.n	80037d4 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b0:	881a      	ldrh	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037bc:	1c9a      	adds	r2, r3, #2
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	3b01      	subs	r3, #1
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	2201      	movs	r2, #1
 80037dc:	4013      	ands	r3, r2
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d119      	bne.n	8003816 <HAL_SPI_TransmitReceive+0x1e2>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d014      	beq.n	8003816 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f6:	b292      	uxth	r2, r2
 80037f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fe:	1c9a      	adds	r2, r3, #2
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b01      	subs	r3, #1
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003812:	2301      	movs	r3, #1
 8003814:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003816:	f7fd fc0f 	bl	8001038 <HAL_GetTick>
 800381a:	0002      	movs	r2, r0
 800381c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003822:	429a      	cmp	r2, r3
 8003824:	d80b      	bhi.n	800383e <HAL_SPI_TransmitReceive+0x20a>
 8003826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003828:	3301      	adds	r3, #1
 800382a:	d008      	beq.n	800383e <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 800382c:	232b      	movs	r3, #43	; 0x2b
 800382e:	18fb      	adds	r3, r7, r3
 8003830:	2203      	movs	r2, #3
 8003832:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2251      	movs	r2, #81	; 0x51
 8003838:	2101      	movs	r1, #1
 800383a:	5499      	strb	r1, [r3, r2]
        goto error;
 800383c:	e0ba      	b.n	80039b4 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003842:	b29b      	uxth	r3, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1a2      	bne.n	800378e <HAL_SPI_TransmitReceive+0x15a>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800384c:	b29b      	uxth	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d19d      	bne.n	800378e <HAL_SPI_TransmitReceive+0x15a>
 8003852:	e083      	b.n	800395c <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d005      	beq.n	8003868 <HAL_SPI_TransmitReceive+0x234>
 800385c:	231a      	movs	r3, #26
 800385e:	18fb      	adds	r3, r7, r3
 8003860:	881b      	ldrh	r3, [r3, #0]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d000      	beq.n	8003868 <HAL_SPI_TransmitReceive+0x234>
 8003866:	e06f      	b.n	8003948 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	330c      	adds	r3, #12
 8003872:	7812      	ldrb	r2, [r2, #0]
 8003874:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003884:	b29b      	uxth	r3, r3
 8003886:	3b01      	subs	r3, #1
 8003888:	b29a      	uxth	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800388e:	e05b      	b.n	8003948 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	2202      	movs	r2, #2
 8003898:	4013      	ands	r3, r2
 800389a:	2b02      	cmp	r3, #2
 800389c:	d11c      	bne.n	80038d8 <HAL_SPI_TransmitReceive+0x2a4>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d017      	beq.n	80038d8 <HAL_SPI_TransmitReceive+0x2a4>
 80038a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d114      	bne.n	80038d8 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	330c      	adds	r3, #12
 80038b8:	7812      	ldrb	r2, [r2, #0]
 80038ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80038d4:	2300      	movs	r3, #0
 80038d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	2201      	movs	r2, #1
 80038e0:	4013      	ands	r3, r2
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d119      	bne.n	800391a <HAL_SPI_TransmitReceive+0x2e6>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d014      	beq.n	800391a <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68da      	ldr	r2, [r3, #12]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800390c:	b29b      	uxth	r3, r3
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003916:	2301      	movs	r3, #1
 8003918:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800391a:	f7fd fb8d 	bl	8001038 <HAL_GetTick>
 800391e:	0002      	movs	r2, r0
 8003920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003926:	429a      	cmp	r2, r3
 8003928:	d802      	bhi.n	8003930 <HAL_SPI_TransmitReceive+0x2fc>
 800392a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800392c:	3301      	adds	r3, #1
 800392e:	d102      	bne.n	8003936 <HAL_SPI_TransmitReceive+0x302>
 8003930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003932:	2b00      	cmp	r3, #0
 8003934:	d108      	bne.n	8003948 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8003936:	232b      	movs	r3, #43	; 0x2b
 8003938:	18fb      	adds	r3, r7, r3
 800393a:	2203      	movs	r2, #3
 800393c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2251      	movs	r2, #81	; 0x51
 8003942:	2101      	movs	r1, #1
 8003944:	5499      	strb	r1, [r3, r2]
        goto error;
 8003946:	e035      	b.n	80039b4 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800394c:	b29b      	uxth	r3, r3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d19e      	bne.n	8003890 <HAL_SPI_TransmitReceive+0x25c>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003956:	b29b      	uxth	r3, r3
 8003958:	2b00      	cmp	r3, #0
 800395a:	d199      	bne.n	8003890 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800395c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800395e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	0018      	movs	r0, r3
 8003964:	f000 f92a 	bl	8003bbc <SPI_EndRxTxTransaction>
 8003968:	1e03      	subs	r3, r0, #0
 800396a:	d007      	beq.n	800397c <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 800396c:	232b      	movs	r3, #43	; 0x2b
 800396e:	18fb      	adds	r3, r7, r3
 8003970:	2201      	movs	r2, #1
 8003972:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2220      	movs	r2, #32
 8003978:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800397a:	e01b      	b.n	80039b4 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10a      	bne.n	800399a <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003984:	2300      	movs	r3, #0
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d004      	beq.n	80039ac <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 80039a2:	232b      	movs	r3, #43	; 0x2b
 80039a4:	18fb      	adds	r3, r7, r3
 80039a6:	2201      	movs	r2, #1
 80039a8:	701a      	strb	r2, [r3, #0]
 80039aa:	e003      	b.n	80039b4 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2251      	movs	r2, #81	; 0x51
 80039b0:	2101      	movs	r1, #1
 80039b2:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2250      	movs	r2, #80	; 0x50
 80039b8:	2100      	movs	r1, #0
 80039ba:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80039bc:	232b      	movs	r3, #43	; 0x2b
 80039be:	18fb      	adds	r3, r7, r3
 80039c0:	781b      	ldrb	r3, [r3, #0]
}
 80039c2:	0018      	movs	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	b00c      	add	sp, #48	; 0x30
 80039c8:	bd80      	pop	{r7, pc}
	...

080039cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b088      	sub	sp, #32
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	603b      	str	r3, [r7, #0]
 80039d8:	1dfb      	adds	r3, r7, #7
 80039da:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80039dc:	f7fd fb2c 	bl	8001038 <HAL_GetTick>
 80039e0:	0002      	movs	r2, r0
 80039e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	18d3      	adds	r3, r2, r3
 80039ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80039ec:	f7fd fb24 	bl	8001038 <HAL_GetTick>
 80039f0:	0003      	movs	r3, r0
 80039f2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80039f4:	4b3a      	ldr	r3, [pc, #232]	; (8003ae0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	015b      	lsls	r3, r3, #5
 80039fa:	0d1b      	lsrs	r3, r3, #20
 80039fc:	69fa      	ldr	r2, [r7, #28]
 80039fe:	4353      	muls	r3, r2
 8003a00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a02:	e058      	b.n	8003ab6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	3301      	adds	r3, #1
 8003a08:	d055      	beq.n	8003ab6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a0a:	f7fd fb15 	bl	8001038 <HAL_GetTick>
 8003a0e:	0002      	movs	r2, r0
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	69fa      	ldr	r2, [r7, #28]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d902      	bls.n	8003a20 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d142      	bne.n	8003aa6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	21e0      	movs	r1, #224	; 0xe0
 8003a2c:	438a      	bics	r2, r1
 8003a2e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	2382      	movs	r3, #130	; 0x82
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d113      	bne.n	8003a64 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	2380      	movs	r3, #128	; 0x80
 8003a42:	021b      	lsls	r3, r3, #8
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d005      	beq.n	8003a54 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	2380      	movs	r3, #128	; 0x80
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d107      	bne.n	8003a64 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2140      	movs	r1, #64	; 0x40
 8003a60:	438a      	bics	r2, r1
 8003a62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a68:	2380      	movs	r3, #128	; 0x80
 8003a6a:	019b      	lsls	r3, r3, #6
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d110      	bne.n	8003a92 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	491a      	ldr	r1, [pc, #104]	; (8003ae4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003a7c:	400a      	ands	r2, r1
 8003a7e:	601a      	str	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2180      	movs	r1, #128	; 0x80
 8003a8c:	0189      	lsls	r1, r1, #6
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2251      	movs	r2, #81	; 0x51
 8003a96:	2101      	movs	r1, #1
 8003a98:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2250      	movs	r2, #80	; 0x50
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e017      	b.n	8003ad6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d101      	bne.n	8003ab0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	68ba      	ldr	r2, [r7, #8]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	425a      	negs	r2, r3
 8003ac6:	4153      	adcs	r3, r2
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	001a      	movs	r2, r3
 8003acc:	1dfb      	adds	r3, r7, #7
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d197      	bne.n	8003a04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	0018      	movs	r0, r3
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	b008      	add	sp, #32
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	46c0      	nop			; (mov r8, r8)
 8003ae0:	20000000 	.word	0x20000000
 8003ae4:	ffffdfff 	.word	0xffffdfff

08003ae8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af02      	add	r7, sp, #8
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	685a      	ldr	r2, [r3, #4]
 8003af8:	2382      	movs	r3, #130	; 0x82
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d113      	bne.n	8003b28 <SPI_EndRxTransaction+0x40>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	2380      	movs	r3, #128	; 0x80
 8003b06:	021b      	lsls	r3, r3, #8
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d005      	beq.n	8003b18 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	689a      	ldr	r2, [r3, #8]
 8003b10:	2380      	movs	r3, #128	; 0x80
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d107      	bne.n	8003b28 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2140      	movs	r1, #64	; 0x40
 8003b24:	438a      	bics	r2, r1
 8003b26:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	2382      	movs	r3, #130	; 0x82
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d12b      	bne.n	8003b8c <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	2380      	movs	r3, #128	; 0x80
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d012      	beq.n	8003b66 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	9300      	str	r3, [sp, #0]
 8003b48:	0013      	movs	r3, r2
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	2180      	movs	r1, #128	; 0x80
 8003b4e:	f7ff ff3d 	bl	80039cc <SPI_WaitFlagStateUntilTimeout>
 8003b52:	1e03      	subs	r3, r0, #0
 8003b54:	d02d      	beq.n	8003bb2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e026      	b.n	8003bb4 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003b66:	68ba      	ldr	r2, [r7, #8]
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	0013      	movs	r3, r2
 8003b70:	2200      	movs	r2, #0
 8003b72:	2101      	movs	r1, #1
 8003b74:	f7ff ff2a 	bl	80039cc <SPI_WaitFlagStateUntilTimeout>
 8003b78:	1e03      	subs	r3, r0, #0
 8003b7a:	d01a      	beq.n	8003bb2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b80:	2220      	movs	r2, #32
 8003b82:	431a      	orrs	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e013      	b.n	8003bb4 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	0013      	movs	r3, r2
 8003b96:	2200      	movs	r2, #0
 8003b98:	2101      	movs	r1, #1
 8003b9a:	f7ff ff17 	bl	80039cc <SPI_WaitFlagStateUntilTimeout>
 8003b9e:	1e03      	subs	r3, r0, #0
 8003ba0:	d007      	beq.n	8003bb2 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e000      	b.n	8003bb4 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	b004      	add	sp, #16
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b088      	sub	sp, #32
 8003bc0:	af02      	add	r7, sp, #8
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003bc8:	4b1d      	ldr	r3, [pc, #116]	; (8003c40 <SPI_EndRxTxTransaction+0x84>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	491d      	ldr	r1, [pc, #116]	; (8003c44 <SPI_EndRxTxTransaction+0x88>)
 8003bce:	0018      	movs	r0, r3
 8003bd0:	f7fc fa9a 	bl	8000108 <__udivsi3>
 8003bd4:	0003      	movs	r3, r0
 8003bd6:	001a      	movs	r2, r3
 8003bd8:	0013      	movs	r3, r2
 8003bda:	015b      	lsls	r3, r3, #5
 8003bdc:	1a9b      	subs	r3, r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	189b      	adds	r3, r3, r2
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	2382      	movs	r3, #130	; 0x82
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d112      	bne.n	8003c18 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	9300      	str	r3, [sp, #0]
 8003bfa:	0013      	movs	r3, r2
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	2180      	movs	r1, #128	; 0x80
 8003c00:	f7ff fee4 	bl	80039cc <SPI_WaitFlagStateUntilTimeout>
 8003c04:	1e03      	subs	r3, r0, #0
 8003c06:	d016      	beq.n	8003c36 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	e00f      	b.n	8003c38 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00a      	beq.n	8003c34 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	3b01      	subs	r3, #1
 8003c22:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	2280      	movs	r2, #128	; 0x80
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b80      	cmp	r3, #128	; 0x80
 8003c30:	d0f2      	beq.n	8003c18 <SPI_EndRxTxTransaction+0x5c>
 8003c32:	e000      	b.n	8003c36 <SPI_EndRxTxTransaction+0x7a>
        break;
 8003c34:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	0018      	movs	r0, r3
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	b006      	add	sp, #24
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	20000000 	.word	0x20000000
 8003c44:	016e3600 	.word	0x016e3600

08003c48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e044      	b.n	8003ce4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d107      	bne.n	8003c72 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2278      	movs	r2, #120	; 0x78
 8003c66:	2100      	movs	r1, #0
 8003c68:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f7fc fe95 	bl	800099c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2224      	movs	r2, #36	; 0x24
 8003c76:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2101      	movs	r1, #1
 8003c84:	438a      	bics	r2, r1
 8003c86:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	0018      	movs	r0, r3
 8003c8c:	f000 f830 	bl	8003cf0 <UART_SetConfig>
 8003c90:	0003      	movs	r3, r0
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d101      	bne.n	8003c9a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e024      	b.n	8003ce4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	f000 faa7 	bl	80041f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	490d      	ldr	r1, [pc, #52]	; (8003cec <HAL_UART_Init+0xa4>)
 8003cb6:	400a      	ands	r2, r1
 8003cb8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	212a      	movs	r1, #42	; 0x2a
 8003cc6:	438a      	bics	r2, r1
 8003cc8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	0018      	movs	r0, r3
 8003cde:	f000 fb3f 	bl	8004360 <UART_CheckIdleState>
 8003ce2:	0003      	movs	r3, r0
}
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	b002      	add	sp, #8
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	ffffb7ff 	.word	0xffffb7ff

08003cf0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cf0:	b5b0      	push	{r4, r5, r7, lr}
 8003cf2:	b08e      	sub	sp, #56	; 0x38
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cf8:	231a      	movs	r3, #26
 8003cfa:	2218      	movs	r2, #24
 8003cfc:	189b      	adds	r3, r3, r2
 8003cfe:	19db      	adds	r3, r3, r7
 8003d00:	2200      	movs	r2, #0
 8003d02:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	431a      	orrs	r2, r3
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	431a      	orrs	r2, r3
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	69db      	ldr	r3, [r3, #28]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4ac6      	ldr	r2, [pc, #792]	; (800403c <UART_SetConfig+0x34c>)
 8003d24:	4013      	ands	r3, r2
 8003d26:	0019      	movs	r1, r3
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	4ac1      	ldr	r2, [pc, #772]	; (8004040 <UART_SetConfig+0x350>)
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	0019      	movs	r1, r3
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	68da      	ldr	r2, [r3, #12]
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4abb      	ldr	r2, [pc, #748]	; (8004044 <UART_SetConfig+0x354>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d004      	beq.n	8003d64 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d60:	4313      	orrs	r3, r2
 8003d62:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	4ab7      	ldr	r2, [pc, #732]	; (8004048 <UART_SetConfig+0x358>)
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	0019      	movs	r1, r3
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d76:	430a      	orrs	r2, r1
 8003d78:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4ab3      	ldr	r2, [pc, #716]	; (800404c <UART_SetConfig+0x35c>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d131      	bne.n	8003de8 <UART_SetConfig+0xf8>
 8003d84:	4bb2      	ldr	r3, [pc, #712]	; (8004050 <UART_SetConfig+0x360>)
 8003d86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d88:	2203      	movs	r2, #3
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	2b03      	cmp	r3, #3
 8003d8e:	d01d      	beq.n	8003dcc <UART_SetConfig+0xdc>
 8003d90:	d823      	bhi.n	8003dda <UART_SetConfig+0xea>
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d00c      	beq.n	8003db0 <UART_SetConfig+0xc0>
 8003d96:	d820      	bhi.n	8003dda <UART_SetConfig+0xea>
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <UART_SetConfig+0xb2>
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d00e      	beq.n	8003dbe <UART_SetConfig+0xce>
 8003da0:	e01b      	b.n	8003dda <UART_SetConfig+0xea>
 8003da2:	231b      	movs	r3, #27
 8003da4:	2218      	movs	r2, #24
 8003da6:	189b      	adds	r3, r3, r2
 8003da8:	19db      	adds	r3, r3, r7
 8003daa:	2201      	movs	r2, #1
 8003dac:	701a      	strb	r2, [r3, #0]
 8003dae:	e09c      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003db0:	231b      	movs	r3, #27
 8003db2:	2218      	movs	r2, #24
 8003db4:	189b      	adds	r3, r3, r2
 8003db6:	19db      	adds	r3, r3, r7
 8003db8:	2202      	movs	r2, #2
 8003dba:	701a      	strb	r2, [r3, #0]
 8003dbc:	e095      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003dbe:	231b      	movs	r3, #27
 8003dc0:	2218      	movs	r2, #24
 8003dc2:	189b      	adds	r3, r3, r2
 8003dc4:	19db      	adds	r3, r3, r7
 8003dc6:	2204      	movs	r2, #4
 8003dc8:	701a      	strb	r2, [r3, #0]
 8003dca:	e08e      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003dcc:	231b      	movs	r3, #27
 8003dce:	2218      	movs	r2, #24
 8003dd0:	189b      	adds	r3, r3, r2
 8003dd2:	19db      	adds	r3, r3, r7
 8003dd4:	2208      	movs	r2, #8
 8003dd6:	701a      	strb	r2, [r3, #0]
 8003dd8:	e087      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003dda:	231b      	movs	r3, #27
 8003ddc:	2218      	movs	r2, #24
 8003dde:	189b      	adds	r3, r3, r2
 8003de0:	19db      	adds	r3, r3, r7
 8003de2:	2210      	movs	r2, #16
 8003de4:	701a      	strb	r2, [r3, #0]
 8003de6:	e080      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a99      	ldr	r2, [pc, #612]	; (8004054 <UART_SetConfig+0x364>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d131      	bne.n	8003e56 <UART_SetConfig+0x166>
 8003df2:	4b97      	ldr	r3, [pc, #604]	; (8004050 <UART_SetConfig+0x360>)
 8003df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003df6:	220c      	movs	r2, #12
 8003df8:	4013      	ands	r3, r2
 8003dfa:	2b0c      	cmp	r3, #12
 8003dfc:	d01d      	beq.n	8003e3a <UART_SetConfig+0x14a>
 8003dfe:	d823      	bhi.n	8003e48 <UART_SetConfig+0x158>
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d00c      	beq.n	8003e1e <UART_SetConfig+0x12e>
 8003e04:	d820      	bhi.n	8003e48 <UART_SetConfig+0x158>
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d002      	beq.n	8003e10 <UART_SetConfig+0x120>
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d00e      	beq.n	8003e2c <UART_SetConfig+0x13c>
 8003e0e:	e01b      	b.n	8003e48 <UART_SetConfig+0x158>
 8003e10:	231b      	movs	r3, #27
 8003e12:	2218      	movs	r2, #24
 8003e14:	189b      	adds	r3, r3, r2
 8003e16:	19db      	adds	r3, r3, r7
 8003e18:	2200      	movs	r2, #0
 8003e1a:	701a      	strb	r2, [r3, #0]
 8003e1c:	e065      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003e1e:	231b      	movs	r3, #27
 8003e20:	2218      	movs	r2, #24
 8003e22:	189b      	adds	r3, r3, r2
 8003e24:	19db      	adds	r3, r3, r7
 8003e26:	2202      	movs	r2, #2
 8003e28:	701a      	strb	r2, [r3, #0]
 8003e2a:	e05e      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003e2c:	231b      	movs	r3, #27
 8003e2e:	2218      	movs	r2, #24
 8003e30:	189b      	adds	r3, r3, r2
 8003e32:	19db      	adds	r3, r3, r7
 8003e34:	2204      	movs	r2, #4
 8003e36:	701a      	strb	r2, [r3, #0]
 8003e38:	e057      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003e3a:	231b      	movs	r3, #27
 8003e3c:	2218      	movs	r2, #24
 8003e3e:	189b      	adds	r3, r3, r2
 8003e40:	19db      	adds	r3, r3, r7
 8003e42:	2208      	movs	r2, #8
 8003e44:	701a      	strb	r2, [r3, #0]
 8003e46:	e050      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003e48:	231b      	movs	r3, #27
 8003e4a:	2218      	movs	r2, #24
 8003e4c:	189b      	adds	r3, r3, r2
 8003e4e:	19db      	adds	r3, r3, r7
 8003e50:	2210      	movs	r2, #16
 8003e52:	701a      	strb	r2, [r3, #0]
 8003e54:	e049      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a7a      	ldr	r2, [pc, #488]	; (8004044 <UART_SetConfig+0x354>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d13e      	bne.n	8003ede <UART_SetConfig+0x1ee>
 8003e60:	4b7b      	ldr	r3, [pc, #492]	; (8004050 <UART_SetConfig+0x360>)
 8003e62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e64:	23c0      	movs	r3, #192	; 0xc0
 8003e66:	011b      	lsls	r3, r3, #4
 8003e68:	4013      	ands	r3, r2
 8003e6a:	22c0      	movs	r2, #192	; 0xc0
 8003e6c:	0112      	lsls	r2, r2, #4
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d027      	beq.n	8003ec2 <UART_SetConfig+0x1d2>
 8003e72:	22c0      	movs	r2, #192	; 0xc0
 8003e74:	0112      	lsls	r2, r2, #4
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d82a      	bhi.n	8003ed0 <UART_SetConfig+0x1e0>
 8003e7a:	2280      	movs	r2, #128	; 0x80
 8003e7c:	0112      	lsls	r2, r2, #4
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d011      	beq.n	8003ea6 <UART_SetConfig+0x1b6>
 8003e82:	2280      	movs	r2, #128	; 0x80
 8003e84:	0112      	lsls	r2, r2, #4
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d822      	bhi.n	8003ed0 <UART_SetConfig+0x1e0>
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d004      	beq.n	8003e98 <UART_SetConfig+0x1a8>
 8003e8e:	2280      	movs	r2, #128	; 0x80
 8003e90:	00d2      	lsls	r2, r2, #3
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d00e      	beq.n	8003eb4 <UART_SetConfig+0x1c4>
 8003e96:	e01b      	b.n	8003ed0 <UART_SetConfig+0x1e0>
 8003e98:	231b      	movs	r3, #27
 8003e9a:	2218      	movs	r2, #24
 8003e9c:	189b      	adds	r3, r3, r2
 8003e9e:	19db      	adds	r3, r3, r7
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	701a      	strb	r2, [r3, #0]
 8003ea4:	e021      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003ea6:	231b      	movs	r3, #27
 8003ea8:	2218      	movs	r2, #24
 8003eaa:	189b      	adds	r3, r3, r2
 8003eac:	19db      	adds	r3, r3, r7
 8003eae:	2202      	movs	r2, #2
 8003eb0:	701a      	strb	r2, [r3, #0]
 8003eb2:	e01a      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003eb4:	231b      	movs	r3, #27
 8003eb6:	2218      	movs	r2, #24
 8003eb8:	189b      	adds	r3, r3, r2
 8003eba:	19db      	adds	r3, r3, r7
 8003ebc:	2204      	movs	r2, #4
 8003ebe:	701a      	strb	r2, [r3, #0]
 8003ec0:	e013      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003ec2:	231b      	movs	r3, #27
 8003ec4:	2218      	movs	r2, #24
 8003ec6:	189b      	adds	r3, r3, r2
 8003ec8:	19db      	adds	r3, r3, r7
 8003eca:	2208      	movs	r2, #8
 8003ecc:	701a      	strb	r2, [r3, #0]
 8003ece:	e00c      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003ed0:	231b      	movs	r3, #27
 8003ed2:	2218      	movs	r2, #24
 8003ed4:	189b      	adds	r3, r3, r2
 8003ed6:	19db      	adds	r3, r3, r7
 8003ed8:	2210      	movs	r2, #16
 8003eda:	701a      	strb	r2, [r3, #0]
 8003edc:	e005      	b.n	8003eea <UART_SetConfig+0x1fa>
 8003ede:	231b      	movs	r3, #27
 8003ee0:	2218      	movs	r2, #24
 8003ee2:	189b      	adds	r3, r3, r2
 8003ee4:	19db      	adds	r3, r3, r7
 8003ee6:	2210      	movs	r2, #16
 8003ee8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a55      	ldr	r2, [pc, #340]	; (8004044 <UART_SetConfig+0x354>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d000      	beq.n	8003ef6 <UART_SetConfig+0x206>
 8003ef4:	e084      	b.n	8004000 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003ef6:	231b      	movs	r3, #27
 8003ef8:	2218      	movs	r2, #24
 8003efa:	189b      	adds	r3, r3, r2
 8003efc:	19db      	adds	r3, r3, r7
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b08      	cmp	r3, #8
 8003f02:	d01d      	beq.n	8003f40 <UART_SetConfig+0x250>
 8003f04:	dc20      	bgt.n	8003f48 <UART_SetConfig+0x258>
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d015      	beq.n	8003f36 <UART_SetConfig+0x246>
 8003f0a:	dc1d      	bgt.n	8003f48 <UART_SetConfig+0x258>
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d002      	beq.n	8003f16 <UART_SetConfig+0x226>
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d005      	beq.n	8003f20 <UART_SetConfig+0x230>
 8003f14:	e018      	b.n	8003f48 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f16:	f7fe feb3 	bl	8002c80 <HAL_RCC_GetPCLK1Freq>
 8003f1a:	0003      	movs	r3, r0
 8003f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f1e:	e01c      	b.n	8003f5a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f20:	4b4b      	ldr	r3, [pc, #300]	; (8004050 <UART_SetConfig+0x360>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2210      	movs	r2, #16
 8003f26:	4013      	ands	r3, r2
 8003f28:	d002      	beq.n	8003f30 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003f2a:	4b4b      	ldr	r3, [pc, #300]	; (8004058 <UART_SetConfig+0x368>)
 8003f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003f2e:	e014      	b.n	8003f5a <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8003f30:	4b4a      	ldr	r3, [pc, #296]	; (800405c <UART_SetConfig+0x36c>)
 8003f32:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f34:	e011      	b.n	8003f5a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f36:	f7fe fdf5 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 8003f3a:	0003      	movs	r3, r0
 8003f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f3e:	e00c      	b.n	8003f5a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f40:	2380      	movs	r3, #128	; 0x80
 8003f42:	021b      	lsls	r3, r3, #8
 8003f44:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f46:	e008      	b.n	8003f5a <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003f4c:	231a      	movs	r3, #26
 8003f4e:	2218      	movs	r2, #24
 8003f50:	189b      	adds	r3, r3, r2
 8003f52:	19db      	adds	r3, r3, r7
 8003f54:	2201      	movs	r2, #1
 8003f56:	701a      	strb	r2, [r3, #0]
        break;
 8003f58:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d100      	bne.n	8003f62 <UART_SetConfig+0x272>
 8003f60:	e132      	b.n	80041c8 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	685a      	ldr	r2, [r3, #4]
 8003f66:	0013      	movs	r3, r2
 8003f68:	005b      	lsls	r3, r3, #1
 8003f6a:	189b      	adds	r3, r3, r2
 8003f6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d305      	bcc.n	8003f7e <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d906      	bls.n	8003f8c <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8003f7e:	231a      	movs	r3, #26
 8003f80:	2218      	movs	r2, #24
 8003f82:	189b      	adds	r3, r3, r2
 8003f84:	19db      	adds	r3, r3, r7
 8003f86:	2201      	movs	r2, #1
 8003f88:	701a      	strb	r2, [r3, #0]
 8003f8a:	e11d      	b.n	80041c8 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	2300      	movs	r3, #0
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	6939      	ldr	r1, [r7, #16]
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	000b      	movs	r3, r1
 8003f9a:	0e1b      	lsrs	r3, r3, #24
 8003f9c:	0010      	movs	r0, r2
 8003f9e:	0205      	lsls	r5, r0, #8
 8003fa0:	431d      	orrs	r5, r3
 8003fa2:	000b      	movs	r3, r1
 8003fa4:	021c      	lsls	r4, r3, #8
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	085b      	lsrs	r3, r3, #1
 8003fac:	60bb      	str	r3, [r7, #8]
 8003fae:	2300      	movs	r3, #0
 8003fb0:	60fb      	str	r3, [r7, #12]
 8003fb2:	68b8      	ldr	r0, [r7, #8]
 8003fb4:	68f9      	ldr	r1, [r7, #12]
 8003fb6:	1900      	adds	r0, r0, r4
 8003fb8:	4169      	adcs	r1, r5
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	603b      	str	r3, [r7, #0]
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	607b      	str	r3, [r7, #4]
 8003fc4:	683a      	ldr	r2, [r7, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f7fc f92a 	bl	8000220 <__aeabi_uldivmod>
 8003fcc:	0002      	movs	r2, r0
 8003fce:	000b      	movs	r3, r1
 8003fd0:	0013      	movs	r3, r2
 8003fd2:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003fd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fd6:	23c0      	movs	r3, #192	; 0xc0
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d309      	bcc.n	8003ff2 <UART_SetConfig+0x302>
 8003fde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fe0:	2380      	movs	r3, #128	; 0x80
 8003fe2:	035b      	lsls	r3, r3, #13
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d204      	bcs.n	8003ff2 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fee:	60da      	str	r2, [r3, #12]
 8003ff0:	e0ea      	b.n	80041c8 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8003ff2:	231a      	movs	r3, #26
 8003ff4:	2218      	movs	r2, #24
 8003ff6:	189b      	adds	r3, r3, r2
 8003ff8:	19db      	adds	r3, r3, r7
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	701a      	strb	r2, [r3, #0]
 8003ffe:	e0e3      	b.n	80041c8 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	69da      	ldr	r2, [r3, #28]
 8004004:	2380      	movs	r3, #128	; 0x80
 8004006:	021b      	lsls	r3, r3, #8
 8004008:	429a      	cmp	r2, r3
 800400a:	d000      	beq.n	800400e <UART_SetConfig+0x31e>
 800400c:	e085      	b.n	800411a <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 800400e:	231b      	movs	r3, #27
 8004010:	2218      	movs	r2, #24
 8004012:	189b      	adds	r3, r3, r2
 8004014:	19db      	adds	r3, r3, r7
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	2b08      	cmp	r3, #8
 800401a:	d837      	bhi.n	800408c <UART_SetConfig+0x39c>
 800401c:	009a      	lsls	r2, r3, #2
 800401e:	4b10      	ldr	r3, [pc, #64]	; (8004060 <UART_SetConfig+0x370>)
 8004020:	18d3      	adds	r3, r2, r3
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004026:	f7fe fe2b 	bl	8002c80 <HAL_RCC_GetPCLK1Freq>
 800402a:	0003      	movs	r3, r0
 800402c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800402e:	e036      	b.n	800409e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004030:	f7fe fe3c 	bl	8002cac <HAL_RCC_GetPCLK2Freq>
 8004034:	0003      	movs	r3, r0
 8004036:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004038:	e031      	b.n	800409e <UART_SetConfig+0x3ae>
 800403a:	46c0      	nop			; (mov r8, r8)
 800403c:	efff69f3 	.word	0xefff69f3
 8004040:	ffffcfff 	.word	0xffffcfff
 8004044:	40004800 	.word	0x40004800
 8004048:	fffff4ff 	.word	0xfffff4ff
 800404c:	40013800 	.word	0x40013800
 8004050:	40021000 	.word	0x40021000
 8004054:	40004400 	.word	0x40004400
 8004058:	003d0900 	.word	0x003d0900
 800405c:	00f42400 	.word	0x00f42400
 8004060:	08004dd0 	.word	0x08004dd0
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004064:	4b60      	ldr	r3, [pc, #384]	; (80041e8 <UART_SetConfig+0x4f8>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2210      	movs	r2, #16
 800406a:	4013      	ands	r3, r2
 800406c:	d002      	beq.n	8004074 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800406e:	4b5f      	ldr	r3, [pc, #380]	; (80041ec <UART_SetConfig+0x4fc>)
 8004070:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004072:	e014      	b.n	800409e <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8004074:	4b5e      	ldr	r3, [pc, #376]	; (80041f0 <UART_SetConfig+0x500>)
 8004076:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004078:	e011      	b.n	800409e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800407a:	f7fe fd53 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 800407e:	0003      	movs	r3, r0
 8004080:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004082:	e00c      	b.n	800409e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004084:	2380      	movs	r3, #128	; 0x80
 8004086:	021b      	lsls	r3, r3, #8
 8004088:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800408a:	e008      	b.n	800409e <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004090:	231a      	movs	r3, #26
 8004092:	2218      	movs	r2, #24
 8004094:	189b      	adds	r3, r3, r2
 8004096:	19db      	adds	r3, r3, r7
 8004098:	2201      	movs	r2, #1
 800409a:	701a      	strb	r2, [r3, #0]
        break;
 800409c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800409e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d100      	bne.n	80040a6 <UART_SetConfig+0x3b6>
 80040a4:	e090      	b.n	80041c8 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a8:	005a      	lsls	r2, r3, #1
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	085b      	lsrs	r3, r3, #1
 80040b0:	18d2      	adds	r2, r2, r3
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	0019      	movs	r1, r3
 80040b8:	0010      	movs	r0, r2
 80040ba:	f7fc f825 	bl	8000108 <__udivsi3>
 80040be:	0003      	movs	r3, r0
 80040c0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c4:	2b0f      	cmp	r3, #15
 80040c6:	d921      	bls.n	800410c <UART_SetConfig+0x41c>
 80040c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040ca:	2380      	movs	r3, #128	; 0x80
 80040cc:	025b      	lsls	r3, r3, #9
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d21c      	bcs.n	800410c <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	200e      	movs	r0, #14
 80040d8:	2418      	movs	r4, #24
 80040da:	1903      	adds	r3, r0, r4
 80040dc:	19db      	adds	r3, r3, r7
 80040de:	210f      	movs	r1, #15
 80040e0:	438a      	bics	r2, r1
 80040e2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80040e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040e6:	085b      	lsrs	r3, r3, #1
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	2207      	movs	r2, #7
 80040ec:	4013      	ands	r3, r2
 80040ee:	b299      	uxth	r1, r3
 80040f0:	1903      	adds	r3, r0, r4
 80040f2:	19db      	adds	r3, r3, r7
 80040f4:	1902      	adds	r2, r0, r4
 80040f6:	19d2      	adds	r2, r2, r7
 80040f8:	8812      	ldrh	r2, [r2, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	1902      	adds	r2, r0, r4
 8004104:	19d2      	adds	r2, r2, r7
 8004106:	8812      	ldrh	r2, [r2, #0]
 8004108:	60da      	str	r2, [r3, #12]
 800410a:	e05d      	b.n	80041c8 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 800410c:	231a      	movs	r3, #26
 800410e:	2218      	movs	r2, #24
 8004110:	189b      	adds	r3, r3, r2
 8004112:	19db      	adds	r3, r3, r7
 8004114:	2201      	movs	r2, #1
 8004116:	701a      	strb	r2, [r3, #0]
 8004118:	e056      	b.n	80041c8 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800411a:	231b      	movs	r3, #27
 800411c:	2218      	movs	r2, #24
 800411e:	189b      	adds	r3, r3, r2
 8004120:	19db      	adds	r3, r3, r7
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	2b08      	cmp	r3, #8
 8004126:	d822      	bhi.n	800416e <UART_SetConfig+0x47e>
 8004128:	009a      	lsls	r2, r3, #2
 800412a:	4b32      	ldr	r3, [pc, #200]	; (80041f4 <UART_SetConfig+0x504>)
 800412c:	18d3      	adds	r3, r2, r3
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004132:	f7fe fda5 	bl	8002c80 <HAL_RCC_GetPCLK1Freq>
 8004136:	0003      	movs	r3, r0
 8004138:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800413a:	e021      	b.n	8004180 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800413c:	f7fe fdb6 	bl	8002cac <HAL_RCC_GetPCLK2Freq>
 8004140:	0003      	movs	r3, r0
 8004142:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004144:	e01c      	b.n	8004180 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004146:	4b28      	ldr	r3, [pc, #160]	; (80041e8 <UART_SetConfig+0x4f8>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2210      	movs	r2, #16
 800414c:	4013      	ands	r3, r2
 800414e:	d002      	beq.n	8004156 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004150:	4b26      	ldr	r3, [pc, #152]	; (80041ec <UART_SetConfig+0x4fc>)
 8004152:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004154:	e014      	b.n	8004180 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8004156:	4b26      	ldr	r3, [pc, #152]	; (80041f0 <UART_SetConfig+0x500>)
 8004158:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800415a:	e011      	b.n	8004180 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800415c:	f7fe fce2 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 8004160:	0003      	movs	r3, r0
 8004162:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004164:	e00c      	b.n	8004180 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004166:	2380      	movs	r3, #128	; 0x80
 8004168:	021b      	lsls	r3, r3, #8
 800416a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800416c:	e008      	b.n	8004180 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 800416e:	2300      	movs	r3, #0
 8004170:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004172:	231a      	movs	r3, #26
 8004174:	2218      	movs	r2, #24
 8004176:	189b      	adds	r3, r3, r2
 8004178:	19db      	adds	r3, r3, r7
 800417a:	2201      	movs	r2, #1
 800417c:	701a      	strb	r2, [r3, #0]
        break;
 800417e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004182:	2b00      	cmp	r3, #0
 8004184:	d020      	beq.n	80041c8 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	085a      	lsrs	r2, r3, #1
 800418c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800418e:	18d2      	adds	r2, r2, r3
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	0019      	movs	r1, r3
 8004196:	0010      	movs	r0, r2
 8004198:	f7fb ffb6 	bl	8000108 <__udivsi3>
 800419c:	0003      	movs	r3, r0
 800419e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a2:	2b0f      	cmp	r3, #15
 80041a4:	d90a      	bls.n	80041bc <UART_SetConfig+0x4cc>
 80041a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041a8:	2380      	movs	r3, #128	; 0x80
 80041aa:	025b      	lsls	r3, r3, #9
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d205      	bcs.n	80041bc <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041b2:	b29a      	uxth	r2, r3
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	60da      	str	r2, [r3, #12]
 80041ba:	e005      	b.n	80041c8 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80041bc:	231a      	movs	r3, #26
 80041be:	2218      	movs	r2, #24
 80041c0:	189b      	adds	r3, r3, r2
 80041c2:	19db      	adds	r3, r3, r7
 80041c4:	2201      	movs	r2, #1
 80041c6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	2200      	movs	r2, #0
 80041cc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	2200      	movs	r2, #0
 80041d2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80041d4:	231a      	movs	r3, #26
 80041d6:	2218      	movs	r2, #24
 80041d8:	189b      	adds	r3, r3, r2
 80041da:	19db      	adds	r3, r3, r7
 80041dc:	781b      	ldrb	r3, [r3, #0]
}
 80041de:	0018      	movs	r0, r3
 80041e0:	46bd      	mov	sp, r7
 80041e2:	b00e      	add	sp, #56	; 0x38
 80041e4:	bdb0      	pop	{r4, r5, r7, pc}
 80041e6:	46c0      	nop			; (mov r8, r8)
 80041e8:	40021000 	.word	0x40021000
 80041ec:	003d0900 	.word	0x003d0900
 80041f0:	00f42400 	.word	0x00f42400
 80041f4:	08004df4 	.word	0x08004df4

080041f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004204:	2201      	movs	r2, #1
 8004206:	4013      	ands	r3, r2
 8004208:	d00b      	beq.n	8004222 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	4a4a      	ldr	r2, [pc, #296]	; (800433c <UART_AdvFeatureConfig+0x144>)
 8004212:	4013      	ands	r3, r2
 8004214:	0019      	movs	r1, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004226:	2202      	movs	r2, #2
 8004228:	4013      	ands	r3, r2
 800422a:	d00b      	beq.n	8004244 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	4a43      	ldr	r2, [pc, #268]	; (8004340 <UART_AdvFeatureConfig+0x148>)
 8004234:	4013      	ands	r3, r2
 8004236:	0019      	movs	r1, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004248:	2204      	movs	r2, #4
 800424a:	4013      	ands	r3, r2
 800424c:	d00b      	beq.n	8004266 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	4a3b      	ldr	r2, [pc, #236]	; (8004344 <UART_AdvFeatureConfig+0x14c>)
 8004256:	4013      	ands	r3, r2
 8004258:	0019      	movs	r1, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	430a      	orrs	r2, r1
 8004264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426a:	2208      	movs	r2, #8
 800426c:	4013      	ands	r3, r2
 800426e:	d00b      	beq.n	8004288 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	4a34      	ldr	r2, [pc, #208]	; (8004348 <UART_AdvFeatureConfig+0x150>)
 8004278:	4013      	ands	r3, r2
 800427a:	0019      	movs	r1, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428c:	2210      	movs	r2, #16
 800428e:	4013      	ands	r3, r2
 8004290:	d00b      	beq.n	80042aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	4a2c      	ldr	r2, [pc, #176]	; (800434c <UART_AdvFeatureConfig+0x154>)
 800429a:	4013      	ands	r3, r2
 800429c:	0019      	movs	r1, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	430a      	orrs	r2, r1
 80042a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ae:	2220      	movs	r2, #32
 80042b0:	4013      	ands	r3, r2
 80042b2:	d00b      	beq.n	80042cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	4a25      	ldr	r2, [pc, #148]	; (8004350 <UART_AdvFeatureConfig+0x158>)
 80042bc:	4013      	ands	r3, r2
 80042be:	0019      	movs	r1, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	430a      	orrs	r2, r1
 80042ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d0:	2240      	movs	r2, #64	; 0x40
 80042d2:	4013      	ands	r3, r2
 80042d4:	d01d      	beq.n	8004312 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	4a1d      	ldr	r2, [pc, #116]	; (8004354 <UART_AdvFeatureConfig+0x15c>)
 80042de:	4013      	ands	r3, r2
 80042e0:	0019      	movs	r1, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	430a      	orrs	r2, r1
 80042ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042f2:	2380      	movs	r3, #128	; 0x80
 80042f4:	035b      	lsls	r3, r3, #13
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d10b      	bne.n	8004312 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	4a15      	ldr	r2, [pc, #84]	; (8004358 <UART_AdvFeatureConfig+0x160>)
 8004302:	4013      	ands	r3, r2
 8004304:	0019      	movs	r1, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004316:	2280      	movs	r2, #128	; 0x80
 8004318:	4013      	ands	r3, r2
 800431a:	d00b      	beq.n	8004334 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	4a0e      	ldr	r2, [pc, #56]	; (800435c <UART_AdvFeatureConfig+0x164>)
 8004324:	4013      	ands	r3, r2
 8004326:	0019      	movs	r1, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	430a      	orrs	r2, r1
 8004332:	605a      	str	r2, [r3, #4]
  }
}
 8004334:	46c0      	nop			; (mov r8, r8)
 8004336:	46bd      	mov	sp, r7
 8004338:	b002      	add	sp, #8
 800433a:	bd80      	pop	{r7, pc}
 800433c:	fffdffff 	.word	0xfffdffff
 8004340:	fffeffff 	.word	0xfffeffff
 8004344:	fffbffff 	.word	0xfffbffff
 8004348:	ffff7fff 	.word	0xffff7fff
 800434c:	ffffefff 	.word	0xffffefff
 8004350:	ffffdfff 	.word	0xffffdfff
 8004354:	ffefffff 	.word	0xffefffff
 8004358:	ff9fffff 	.word	0xff9fffff
 800435c:	fff7ffff 	.word	0xfff7ffff

08004360 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b092      	sub	sp, #72	; 0x48
 8004364:	af02      	add	r7, sp, #8
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2284      	movs	r2, #132	; 0x84
 800436c:	2100      	movs	r1, #0
 800436e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004370:	f7fc fe62 	bl	8001038 <HAL_GetTick>
 8004374:	0003      	movs	r3, r0
 8004376:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2208      	movs	r2, #8
 8004380:	4013      	ands	r3, r2
 8004382:	2b08      	cmp	r3, #8
 8004384:	d12c      	bne.n	80043e0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004386:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004388:	2280      	movs	r2, #128	; 0x80
 800438a:	0391      	lsls	r1, r2, #14
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	4a46      	ldr	r2, [pc, #280]	; (80044a8 <UART_CheckIdleState+0x148>)
 8004390:	9200      	str	r2, [sp, #0]
 8004392:	2200      	movs	r2, #0
 8004394:	f000 f88c 	bl	80044b0 <UART_WaitOnFlagUntilTimeout>
 8004398:	1e03      	subs	r3, r0, #0
 800439a:	d021      	beq.n	80043e0 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800439c:	f3ef 8310 	mrs	r3, PRIMASK
 80043a0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80043a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80043a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80043a6:	2301      	movs	r3, #1
 80043a8:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ac:	f383 8810 	msr	PRIMASK, r3
}
 80043b0:	46c0      	nop			; (mov r8, r8)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2180      	movs	r1, #128	; 0x80
 80043be:	438a      	bics	r2, r1
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c8:	f383 8810 	msr	PRIMASK, r3
}
 80043cc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2278      	movs	r2, #120	; 0x78
 80043d8:	2100      	movs	r1, #0
 80043da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e05f      	b.n	80044a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2204      	movs	r2, #4
 80043e8:	4013      	ands	r3, r2
 80043ea:	2b04      	cmp	r3, #4
 80043ec:	d146      	bne.n	800447c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043f0:	2280      	movs	r2, #128	; 0x80
 80043f2:	03d1      	lsls	r1, r2, #15
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	4a2c      	ldr	r2, [pc, #176]	; (80044a8 <UART_CheckIdleState+0x148>)
 80043f8:	9200      	str	r2, [sp, #0]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f000 f858 	bl	80044b0 <UART_WaitOnFlagUntilTimeout>
 8004400:	1e03      	subs	r3, r0, #0
 8004402:	d03b      	beq.n	800447c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004404:	f3ef 8310 	mrs	r3, PRIMASK
 8004408:	60fb      	str	r3, [r7, #12]
  return(result);
 800440a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800440c:	637b      	str	r3, [r7, #52]	; 0x34
 800440e:	2301      	movs	r3, #1
 8004410:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	f383 8810 	msr	PRIMASK, r3
}
 8004418:	46c0      	nop			; (mov r8, r8)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4921      	ldr	r1, [pc, #132]	; (80044ac <UART_CheckIdleState+0x14c>)
 8004426:	400a      	ands	r2, r1
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800442c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f383 8810 	msr	PRIMASK, r3
}
 8004434:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004436:	f3ef 8310 	mrs	r3, PRIMASK
 800443a:	61bb      	str	r3, [r7, #24]
  return(result);
 800443c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800443e:	633b      	str	r3, [r7, #48]	; 0x30
 8004440:	2301      	movs	r3, #1
 8004442:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	f383 8810 	msr	PRIMASK, r3
}
 800444a:	46c0      	nop			; (mov r8, r8)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	689a      	ldr	r2, [r3, #8]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2101      	movs	r1, #1
 8004458:	438a      	bics	r2, r1
 800445a:	609a      	str	r2, [r3, #8]
 800445c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	f383 8810 	msr	PRIMASK, r3
}
 8004466:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2280      	movs	r2, #128	; 0x80
 800446c:	2120      	movs	r1, #32
 800446e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2278      	movs	r2, #120	; 0x78
 8004474:	2100      	movs	r1, #0
 8004476:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e011      	b.n	80044a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2220      	movs	r2, #32
 8004480:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2280      	movs	r2, #128	; 0x80
 8004486:	2120      	movs	r1, #32
 8004488:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2278      	movs	r2, #120	; 0x78
 800449a:	2100      	movs	r1, #0
 800449c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	0018      	movs	r0, r3
 80044a2:	46bd      	mov	sp, r7
 80044a4:	b010      	add	sp, #64	; 0x40
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	01ffffff 	.word	0x01ffffff
 80044ac:	fffffedf 	.word	0xfffffedf

080044b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	603b      	str	r3, [r7, #0]
 80044bc:	1dfb      	adds	r3, r7, #7
 80044be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044c0:	e04b      	b.n	800455a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	3301      	adds	r3, #1
 80044c6:	d048      	beq.n	800455a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c8:	f7fc fdb6 	bl	8001038 <HAL_GetTick>
 80044cc:	0002      	movs	r2, r0
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	69ba      	ldr	r2, [r7, #24]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d302      	bcc.n	80044de <UART_WaitOnFlagUntilTimeout+0x2e>
 80044d8:	69bb      	ldr	r3, [r7, #24]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e04b      	b.n	800457a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2204      	movs	r2, #4
 80044ea:	4013      	ands	r3, r2
 80044ec:	d035      	beq.n	800455a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	69db      	ldr	r3, [r3, #28]
 80044f4:	2208      	movs	r2, #8
 80044f6:	4013      	ands	r3, r2
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d111      	bne.n	8004520 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2208      	movs	r2, #8
 8004502:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	0018      	movs	r0, r3
 8004508:	f000 f83c 	bl	8004584 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2284      	movs	r2, #132	; 0x84
 8004510:	2108      	movs	r1, #8
 8004512:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2278      	movs	r2, #120	; 0x78
 8004518:	2100      	movs	r1, #0
 800451a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e02c      	b.n	800457a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	69da      	ldr	r2, [r3, #28]
 8004526:	2380      	movs	r3, #128	; 0x80
 8004528:	011b      	lsls	r3, r3, #4
 800452a:	401a      	ands	r2, r3
 800452c:	2380      	movs	r3, #128	; 0x80
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	429a      	cmp	r2, r3
 8004532:	d112      	bne.n	800455a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2280      	movs	r2, #128	; 0x80
 800453a:	0112      	lsls	r2, r2, #4
 800453c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	0018      	movs	r0, r3
 8004542:	f000 f81f 	bl	8004584 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2284      	movs	r2, #132	; 0x84
 800454a:	2120      	movs	r1, #32
 800454c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2278      	movs	r2, #120	; 0x78
 8004552:	2100      	movs	r1, #0
 8004554:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e00f      	b.n	800457a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	4013      	ands	r3, r2
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	425a      	negs	r2, r3
 800456a:	4153      	adcs	r3, r2
 800456c:	b2db      	uxtb	r3, r3
 800456e:	001a      	movs	r2, r3
 8004570:	1dfb      	adds	r3, r7, #7
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d0a4      	beq.n	80044c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	0018      	movs	r0, r3
 800457c:	46bd      	mov	sp, r7
 800457e:	b004      	add	sp, #16
 8004580:	bd80      	pop	{r7, pc}
	...

08004584 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b08e      	sub	sp, #56	; 0x38
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800458c:	f3ef 8310 	mrs	r3, PRIMASK
 8004590:	617b      	str	r3, [r7, #20]
  return(result);
 8004592:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004594:	637b      	str	r3, [r7, #52]	; 0x34
 8004596:	2301      	movs	r3, #1
 8004598:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	f383 8810 	msr	PRIMASK, r3
}
 80045a0:	46c0      	nop			; (mov r8, r8)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4926      	ldr	r1, [pc, #152]	; (8004648 <UART_EndRxTransfer+0xc4>)
 80045ae:	400a      	ands	r2, r1
 80045b0:	601a      	str	r2, [r3, #0]
 80045b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	f383 8810 	msr	PRIMASK, r3
}
 80045bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045be:	f3ef 8310 	mrs	r3, PRIMASK
 80045c2:	623b      	str	r3, [r7, #32]
  return(result);
 80045c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045c6:	633b      	str	r3, [r7, #48]	; 0x30
 80045c8:	2301      	movs	r3, #1
 80045ca:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ce:	f383 8810 	msr	PRIMASK, r3
}
 80045d2:	46c0      	nop			; (mov r8, r8)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689a      	ldr	r2, [r3, #8]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2101      	movs	r1, #1
 80045e0:	438a      	bics	r2, r1
 80045e2:	609a      	str	r2, [r3, #8]
 80045e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ea:	f383 8810 	msr	PRIMASK, r3
}
 80045ee:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d118      	bne.n	800462a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045f8:	f3ef 8310 	mrs	r3, PRIMASK
 80045fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80045fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004600:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004602:	2301      	movs	r3, #1
 8004604:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f383 8810 	msr	PRIMASK, r3
}
 800460c:	46c0      	nop			; (mov r8, r8)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2110      	movs	r1, #16
 800461a:	438a      	bics	r2, r1
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004620:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	f383 8810 	msr	PRIMASK, r3
}
 8004628:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2280      	movs	r2, #128	; 0x80
 800462e:	2120      	movs	r1, #32
 8004630:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800463e:	46c0      	nop			; (mov r8, r8)
 8004640:	46bd      	mov	sp, r7
 8004642:	b00e      	add	sp, #56	; 0x38
 8004644:	bd80      	pop	{r7, pc}
 8004646:	46c0      	nop			; (mov r8, r8)
 8004648:	fffffedf 	.word	0xfffffedf

0800464c <memset>:
 800464c:	0003      	movs	r3, r0
 800464e:	1882      	adds	r2, r0, r2
 8004650:	4293      	cmp	r3, r2
 8004652:	d100      	bne.n	8004656 <memset+0xa>
 8004654:	4770      	bx	lr
 8004656:	7019      	strb	r1, [r3, #0]
 8004658:	3301      	adds	r3, #1
 800465a:	e7f9      	b.n	8004650 <memset+0x4>

0800465c <__libc_init_array>:
 800465c:	b570      	push	{r4, r5, r6, lr}
 800465e:	2600      	movs	r6, #0
 8004660:	4c0c      	ldr	r4, [pc, #48]	; (8004694 <__libc_init_array+0x38>)
 8004662:	4d0d      	ldr	r5, [pc, #52]	; (8004698 <__libc_init_array+0x3c>)
 8004664:	1b64      	subs	r4, r4, r5
 8004666:	10a4      	asrs	r4, r4, #2
 8004668:	42a6      	cmp	r6, r4
 800466a:	d109      	bne.n	8004680 <__libc_init_array+0x24>
 800466c:	2600      	movs	r6, #0
 800466e:	f000 f819 	bl	80046a4 <_init>
 8004672:	4c0a      	ldr	r4, [pc, #40]	; (800469c <__libc_init_array+0x40>)
 8004674:	4d0a      	ldr	r5, [pc, #40]	; (80046a0 <__libc_init_array+0x44>)
 8004676:	1b64      	subs	r4, r4, r5
 8004678:	10a4      	asrs	r4, r4, #2
 800467a:	42a6      	cmp	r6, r4
 800467c:	d105      	bne.n	800468a <__libc_init_array+0x2e>
 800467e:	bd70      	pop	{r4, r5, r6, pc}
 8004680:	00b3      	lsls	r3, r6, #2
 8004682:	58eb      	ldr	r3, [r5, r3]
 8004684:	4798      	blx	r3
 8004686:	3601      	adds	r6, #1
 8004688:	e7ee      	b.n	8004668 <__libc_init_array+0xc>
 800468a:	00b3      	lsls	r3, r6, #2
 800468c:	58eb      	ldr	r3, [r5, r3]
 800468e:	4798      	blx	r3
 8004690:	3601      	adds	r6, #1
 8004692:	e7f2      	b.n	800467a <__libc_init_array+0x1e>
 8004694:	08004e20 	.word	0x08004e20
 8004698:	08004e20 	.word	0x08004e20
 800469c:	08004e24 	.word	0x08004e24
 80046a0:	08004e20 	.word	0x08004e20

080046a4 <_init>:
 80046a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046a6:	46c0      	nop			; (mov r8, r8)
 80046a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046aa:	bc08      	pop	{r3}
 80046ac:	469e      	mov	lr, r3
 80046ae:	4770      	bx	lr

080046b0 <_fini>:
 80046b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046b2:	46c0      	nop			; (mov r8, r8)
 80046b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046b6:	bc08      	pop	{r3}
 80046b8:	469e      	mov	lr, r3
 80046ba:	4770      	bx	lr
