Classic Timing Analyzer report for full
Fri Dec 20 19:34:59 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                          ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 10.286 ns                        ; counterwithreset:inst19|inst2 ; EndC                          ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 138.01 MHz ( period = 7.246 ns ) ; counterwithreset:inst19|inst2 ; counterwithreset:inst19|inst6 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                               ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 138.01 MHz ( period = 7.246 ns )               ; counterwithreset:inst19|inst2 ; counterwithreset:inst19|inst6 ; CLK        ; CLK      ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; 180.38 MHz ( period = 5.544 ns )               ; counterwithreset:inst18|inst2 ; counterwithreset:inst19|inst6 ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; counterwithreset:inst18|inst  ; counterwithreset:inst18|inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.788 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; counterwithreset:inst19|inst  ; counterwithreset:inst19|inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.641 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; counterwithreset:inst18|inst2 ; counterwithreset:inst18|inst2 ; CLK        ; CLK      ; None                        ; None                      ; 0.632 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; counterwithreset:inst19|inst2 ; counterwithreset:inst19|inst2 ; CLK        ; CLK      ; None                        ; None                      ; 0.632 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+-------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                          ; To     ; From Clock ;
+-------+--------------+------------+-------------------------------+--------+------------+
; N/A   ; None         ; 10.286 ns  ; counterwithreset:inst19|inst2 ; EndC   ; CLK        ;
; N/A   ; None         ; 9.469 ns   ; counterwithreset:inst19|inst2 ; EndB   ; CLK        ;
; N/A   ; None         ; 9.282 ns   ; counterwithreset:inst19|inst2 ; EndG   ; CLK        ;
; N/A   ; None         ; 9.282 ns   ; counterwithreset:inst19|inst2 ; P1Bit1 ; CLK        ;
; N/A   ; None         ; 8.625 ns   ; counterwithreset:inst18|inst2 ; EndB   ; CLK        ;
; N/A   ; None         ; 8.080 ns   ; counterwithreset:inst18|inst2 ; EndE   ; CLK        ;
; N/A   ; None         ; 8.080 ns   ; counterwithreset:inst18|inst2 ; EndA   ; CLK        ;
; N/A   ; None         ; 8.071 ns   ; counterwithreset:inst18|inst2 ; EndD   ; CLK        ;
; N/A   ; None         ; 7.694 ns   ; counterwithreset:inst18|inst2 ; P2Bit1 ; CLK        ;
; N/A   ; None         ; 7.050 ns   ; counterwithreset:inst19|inst  ; P1Bit0 ; CLK        ;
; N/A   ; None         ; 6.311 ns   ; counterwithreset:inst18|inst  ; P2Bit0 ; CLK        ;
+-------+--------------+------------+-------------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 20 19:34:58 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full -c full --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst|45" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst29|45" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst|44" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst|43" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst30|45" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst29|46" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst29|43" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst|46" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst29|44" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst30|43" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst30|43" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst29|44" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst|46" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst29|43" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst29|46" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst30|45" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst|43" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst|44" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst29|45" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst|45" as buffer
    Info: Detected gated clock "counterwithreset:inst19|inst1" as buffer
    Info: Detected ripple clock "counterwithreset:inst19|inst" as buffer
    Info: Detected gated clock "counterwithreset:inst18|inst1" as buffer
    Info: Detected ripple clock "counterwithreset:inst18|inst" as buffer
    Info: Detected gated clock "whowins:inst|inst13" as buffer
    Info: Detected gated clock "whowins:inst|inst20~0" as buffer
    Info: Detected gated clock "whowins:inst|inst12" as buffer
    Info: Detected gated clock "whowins:inst|inst10" as buffer
    Info: Detected gated clock "whowins:inst|inst15" as buffer
    Info: Detected gated clock "whowins:inst|inst21~3" as buffer
    Info: Detected gated clock "whowins:inst|inst19~0" as buffer
    Info: Detected gated clock "whowins:inst|inst13~3" as buffer
    Info: Detected gated clock "whowins:inst|inst21~2" as buffer
    Info: Detected gated clock "whowins:inst|inst21~1" as buffer
    Info: Detected gated clock "whowins:inst|inst21~0" as buffer
    Info: Detected gated clock "whowins:inst|inst18~0" as buffer
    Info: Detected gated clock "whowins:inst|inst12~0" as buffer
    Info: Detected gated clock "whowins:inst|inst13~2" as buffer
    Info: Detected gated clock "whowins:inst|inst15~2" as buffer
Info: Clock "CLK" has Internal fmax of 138.01 MHz between source register "counterwithreset:inst19|inst2" and destination register "counterwithreset:inst19|inst6" (period= 7.246 ns)
    Info: + Longest register to register delay is 1.208 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N5; Fanout = 6; REG Node = 'counterwithreset:inst19|inst2'
        Info: 2: + IC(0.970 ns) + CELL(0.238 ns) = 1.208 ns; Loc. = LC_X16_Y10_N2; Fanout = 4; REG Node = 'counterwithreset:inst19|inst6'
        Info: Total cell delay = 0.238 ns ( 19.70 % )
        Info: Total interconnect delay = 0.970 ns ( 80.30 % )
    Info: - Smallest clock skew is -2.213 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.713 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_126; Fanout = 13; CLK Node = 'CLK'
            Info: 2: + IC(1.031 ns) + CELL(0.547 ns) = 2.713 ns; Loc. = LC_X16_Y10_N2; Fanout = 4; REG Node = 'counterwithreset:inst19|inst6'
            Info: Total cell delay = 1.682 ns ( 62.00 % )
            Info: Total interconnect delay = 1.031 ns ( 38.00 % )
        Info: - Longest clock path from clock "CLK" to source register is 4.926 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_126; Fanout = 13; CLK Node = 'CLK'
            Info: 2: + IC(1.038 ns) + CELL(0.088 ns) = 2.261 ns; Loc. = LC_X15_Y10_N2; Fanout = 1; COMB Node = 'counterwithreset:inst19|inst1'
            Info: 3: + IC(0.959 ns) + CELL(0.720 ns) = 3.940 ns; Loc. = LC_X16_Y13_N6; Fanout = 3; REG Node = 'counterwithreset:inst19|inst'
            Info: 4: + IC(0.439 ns) + CELL(0.547 ns) = 4.926 ns; Loc. = LC_X16_Y13_N5; Fanout = 6; REG Node = 'counterwithreset:inst19|inst2'
            Info: Total cell delay = 2.490 ns ( 50.55 % )
            Info: Total interconnect delay = 2.436 ns ( 49.45 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "CLK" to destination pin "EndC" through register "counterwithreset:inst19|inst2" is 10.286 ns
    Info: + Longest clock path from clock "CLK" to source register is 4.926 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_126; Fanout = 13; CLK Node = 'CLK'
        Info: 2: + IC(1.038 ns) + CELL(0.088 ns) = 2.261 ns; Loc. = LC_X15_Y10_N2; Fanout = 1; COMB Node = 'counterwithreset:inst19|inst1'
        Info: 3: + IC(0.959 ns) + CELL(0.720 ns) = 3.940 ns; Loc. = LC_X16_Y13_N6; Fanout = 3; REG Node = 'counterwithreset:inst19|inst'
        Info: 4: + IC(0.439 ns) + CELL(0.547 ns) = 4.926 ns; Loc. = LC_X16_Y13_N5; Fanout = 6; REG Node = 'counterwithreset:inst19|inst2'
        Info: Total cell delay = 2.490 ns ( 50.55 % )
        Info: Total interconnect delay = 2.436 ns ( 49.45 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Longest register to pin delay is 5.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N5; Fanout = 6; REG Node = 'counterwithreset:inst19|inst2'
        Info: 2: + IC(3.553 ns) + CELL(1.634 ns) = 5.187 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'EndC'
        Info: Total cell delay = 1.634 ns ( 31.50 % )
        Info: Total interconnect delay = 3.553 ns ( 68.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Fri Dec 20 19:34:59 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


