vendor_name = ModelSim
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Shift_Left_2.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_PC_Add.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Dest_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/register_file.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/instruction_memory.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/data_memory.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.cbx.xml
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_e381.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mips32.ram0_if_instruction_memory_5cd28467.hdl.mif
design_name = MIPS32
instance = comp, \IF_PC_Reg|PC_IF[12] , IF_PC_Reg|PC_IF[12], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[13] , IF_PC_Reg|PC_IF[13], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[15] , IF_PC_Reg|PC_IF[15], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[18] , IF_PC_Reg|PC_IF[18], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[19] , IF_PC_Reg|PC_IF[19], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[22] , IF_PC_Reg|PC_IF[22], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[25] , IF_PC_Reg|PC_IF[25], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[12]~10 , IF_PC_Mux|Next_PC_IF[12]~10, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[13]~11 , IF_PC_Mux|Next_PC_IF[13]~11, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[15]~13 , IF_PC_Mux|Next_PC_IF[15]~13, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[18]~16 , IF_PC_Mux|Next_PC_IF[18]~16, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[19]~17 , IF_PC_Mux|Next_PC_IF[19]~17, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[22]~20 , IF_PC_Mux|Next_PC_IF[22]~20, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[25]~23 , IF_PC_Mux|Next_PC_IF[25]~23, MIPS32, 1
instance = comp, \Branch_Dest_MEM[8]~I , Branch_Dest_MEM[8], MIPS32, 1
instance = comp, \Branch_Dest_MEM[12]~I , Branch_Dest_MEM[12], MIPS32, 1
instance = comp, \Branch_Dest_MEM[13]~I , Branch_Dest_MEM[13], MIPS32, 1
instance = comp, \Branch_Dest_MEM[15]~I , Branch_Dest_MEM[15], MIPS32, 1
instance = comp, \Branch_Dest_MEM[18]~I , Branch_Dest_MEM[18], MIPS32, 1
instance = comp, \Branch_Dest_MEM[19]~I , Branch_Dest_MEM[19], MIPS32, 1
instance = comp, \Branch_Dest_MEM[22]~I , Branch_Dest_MEM[22], MIPS32, 1
instance = comp, \Branch_Dest_MEM[25]~I , Branch_Dest_MEM[25], MIPS32, 1
instance = comp, \Branch_Dest_MEM[26]~I , Branch_Dest_MEM[26], MIPS32, 1
instance = comp, \Branch_Dest_MEM[31]~I , Branch_Dest_MEM[31], MIPS32, 1
instance = comp, \CLOCK_50~I , CLOCK_50, MIPS32, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, MIPS32, 1
instance = comp, \Branch_Dest_MEM[0]~I , Branch_Dest_MEM[0], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[0]~feeder , IF_PC_Reg|PC_IF[0]~feeder, MIPS32, 1
instance = comp, \PCSrc_MEM~I , PCSrc_MEM, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[0] , IF_PC_Reg|PC_IF[0], MIPS32, 1
instance = comp, \Branch_Dest_MEM[1]~I , Branch_Dest_MEM[1], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[1]~feeder , IF_PC_Reg|PC_IF[1]~feeder, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[1] , IF_PC_Reg|PC_IF[1], MIPS32, 1
instance = comp, \Branch_Dest_MEM[2]~I , Branch_Dest_MEM[2], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[2]~0 , IF_PC_Add|PC_Plus_4_IF[2]~0, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[2]~0 , IF_PC_Mux|Next_PC_IF[2]~0, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[2] , IF_PC_Reg|PC_IF[2], MIPS32, 1
instance = comp, \Branch_Dest_MEM[3]~I , Branch_Dest_MEM[3], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[3]~2 , IF_PC_Add|PC_Plus_4_IF[3]~2, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[3]~1 , IF_PC_Mux|Next_PC_IF[3]~1, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[3] , IF_PC_Reg|PC_IF[3], MIPS32, 1
instance = comp, \Branch_Dest_MEM[4]~I , Branch_Dest_MEM[4], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[4]~4 , IF_PC_Add|PC_Plus_4_IF[4]~4, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[4]~2 , IF_PC_Mux|Next_PC_IF[4]~2, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[4] , IF_PC_Reg|PC_IF[4], MIPS32, 1
instance = comp, \Branch_Dest_MEM[5]~I , Branch_Dest_MEM[5], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[5]~6 , IF_PC_Add|PC_Plus_4_IF[5]~6, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[5]~3 , IF_PC_Mux|Next_PC_IF[5]~3, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[5] , IF_PC_Reg|PC_IF[5], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[6]~8 , IF_PC_Add|PC_Plus_4_IF[6]~8, MIPS32, 1
instance = comp, \Branch_Dest_MEM[6]~I , Branch_Dest_MEM[6], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[6]~4 , IF_PC_Mux|Next_PC_IF[6]~4, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[6] , IF_PC_Reg|PC_IF[6], MIPS32, 1
instance = comp, \Branch_Dest_MEM[7]~I , Branch_Dest_MEM[7], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[7]~10 , IF_PC_Add|PC_Plus_4_IF[7]~10, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[7]~5 , IF_PC_Mux|Next_PC_IF[7]~5, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[7] , IF_PC_Reg|PC_IF[7], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 , IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 , IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[0], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[1], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[2], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[3], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[4], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[5], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[6], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[7], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[8]~6 , IF_PC_Mux|Next_PC_IF[8]~6, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[8] , IF_PC_Reg|PC_IF[8], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[8]~12 , IF_PC_Add|PC_Plus_4_IF[8]~12, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[8], MIPS32, 1
instance = comp, \Branch_Dest_MEM[9]~I , Branch_Dest_MEM[9], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[9]~7 , IF_PC_Mux|Next_PC_IF[9]~7, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[9] , IF_PC_Reg|PC_IF[9], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[9]~14 , IF_PC_Add|PC_Plus_4_IF[9]~14, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[9], MIPS32, 1
instance = comp, \Branch_Dest_MEM[10]~I , Branch_Dest_MEM[10], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[10]~8 , IF_PC_Mux|Next_PC_IF[10]~8, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[10] , IF_PC_Reg|PC_IF[10], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[10]~16 , IF_PC_Add|PC_Plus_4_IF[10]~16, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[10], MIPS32, 1
instance = comp, \Branch_Dest_MEM[11]~I , Branch_Dest_MEM[11], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[11]~9 , IF_PC_Mux|Next_PC_IF[11]~9, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[11] , IF_PC_Reg|PC_IF[11], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[11]~18 , IF_PC_Add|PC_Plus_4_IF[11]~18, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[11], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[12]~20 , IF_PC_Add|PC_Plus_4_IF[12]~20, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[12], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[13]~22 , IF_PC_Add|PC_Plus_4_IF[13]~22, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[13], MIPS32, 1
instance = comp, \Branch_Dest_MEM[14]~I , Branch_Dest_MEM[14], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[14]~12 , IF_PC_Mux|Next_PC_IF[14]~12, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[14] , IF_PC_Reg|PC_IF[14], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[14]~24 , IF_PC_Add|PC_Plus_4_IF[14]~24, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[14], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[15]~26 , IF_PC_Add|PC_Plus_4_IF[15]~26, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[15], MIPS32, 1
instance = comp, \Branch_Dest_MEM[16]~I , Branch_Dest_MEM[16], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[16]~14 , IF_PC_Mux|Next_PC_IF[16]~14, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[16] , IF_PC_Reg|PC_IF[16], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[16]~28 , IF_PC_Add|PC_Plus_4_IF[16]~28, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[16], MIPS32, 1
instance = comp, \Branch_Dest_MEM[17]~I , Branch_Dest_MEM[17], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[17]~15 , IF_PC_Mux|Next_PC_IF[17]~15, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[17] , IF_PC_Reg|PC_IF[17], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[17]~30 , IF_PC_Add|PC_Plus_4_IF[17]~30, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[17], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[18]~32 , IF_PC_Add|PC_Plus_4_IF[18]~32, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[18], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[19]~34 , IF_PC_Add|PC_Plus_4_IF[19]~34, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[19], MIPS32, 1
instance = comp, \Branch_Dest_MEM[20]~I , Branch_Dest_MEM[20], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[20]~18 , IF_PC_Mux|Next_PC_IF[20]~18, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[20] , IF_PC_Reg|PC_IF[20], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[20]~36 , IF_PC_Add|PC_Plus_4_IF[20]~36, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[20], MIPS32, 1
instance = comp, \Branch_Dest_MEM[21]~I , Branch_Dest_MEM[21], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[21]~19 , IF_PC_Mux|Next_PC_IF[21]~19, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[21] , IF_PC_Reg|PC_IF[21], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[21]~38 , IF_PC_Add|PC_Plus_4_IF[21]~38, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[21], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[22]~40 , IF_PC_Add|PC_Plus_4_IF[22]~40, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[22], MIPS32, 1
instance = comp, \Branch_Dest_MEM[23]~I , Branch_Dest_MEM[23], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[23]~21 , IF_PC_Mux|Next_PC_IF[23]~21, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[23] , IF_PC_Reg|PC_IF[23], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[23]~42 , IF_PC_Add|PC_Plus_4_IF[23]~42, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[23], MIPS32, 1
instance = comp, \Branch_Dest_MEM[24]~I , Branch_Dest_MEM[24], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[24]~22 , IF_PC_Mux|Next_PC_IF[24]~22, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[24] , IF_PC_Reg|PC_IF[24], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[24]~44 , IF_PC_Add|PC_Plus_4_IF[24]~44, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[24], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[25]~46 , IF_PC_Add|PC_Plus_4_IF[25]~46, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[25], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[26]~24 , IF_PC_Mux|Next_PC_IF[26]~24, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[26] , IF_PC_Reg|PC_IF[26], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[26]~48 , IF_PC_Add|PC_Plus_4_IF[26]~48, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[26], MIPS32, 1
instance = comp, \Branch_Dest_MEM[27]~I , Branch_Dest_MEM[27], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[27]~25 , IF_PC_Mux|Next_PC_IF[27]~25, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[27] , IF_PC_Reg|PC_IF[27], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[27]~50 , IF_PC_Add|PC_Plus_4_IF[27]~50, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[27], MIPS32, 1
instance = comp, \Branch_Dest_MEM[28]~I , Branch_Dest_MEM[28], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[28]~26 , IF_PC_Mux|Next_PC_IF[28]~26, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[28] , IF_PC_Reg|PC_IF[28], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[28]~52 , IF_PC_Add|PC_Plus_4_IF[28]~52, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[28], MIPS32, 1
instance = comp, \Branch_Dest_MEM[29]~I , Branch_Dest_MEM[29], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[29]~27 , IF_PC_Mux|Next_PC_IF[29]~27, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[29] , IF_PC_Reg|PC_IF[29], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[29]~54 , IF_PC_Add|PC_Plus_4_IF[29]~54, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[29], MIPS32, 1
instance = comp, \Branch_Dest_MEM[30]~I , Branch_Dest_MEM[30], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[30]~28 , IF_PC_Mux|Next_PC_IF[30]~28, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[30] , IF_PC_Reg|PC_IF[30], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[30]~56 , IF_PC_Add|PC_Plus_4_IF[30]~56, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[30], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[31]~29 , IF_PC_Mux|Next_PC_IF[31]~29, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[31] , IF_PC_Reg|PC_IF[31], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[31]~58 , IF_PC_Add|PC_Plus_4_IF[31]~58, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[31], MIPS32, 1
instance = comp, \Instruction_ID[0]~I , Instruction_ID[0], MIPS32, 1
instance = comp, \Instruction_ID[1]~I , Instruction_ID[1], MIPS32, 1
instance = comp, \Instruction_ID[2]~I , Instruction_ID[2], MIPS32, 1
instance = comp, \Instruction_ID[3]~I , Instruction_ID[3], MIPS32, 1
instance = comp, \Instruction_ID[4]~I , Instruction_ID[4], MIPS32, 1
instance = comp, \Instruction_ID[5]~I , Instruction_ID[5], MIPS32, 1
instance = comp, \Instruction_ID[6]~I , Instruction_ID[6], MIPS32, 1
instance = comp, \Instruction_ID[7]~I , Instruction_ID[7], MIPS32, 1
instance = comp, \Instruction_ID[8]~I , Instruction_ID[8], MIPS32, 1
instance = comp, \Instruction_ID[9]~I , Instruction_ID[9], MIPS32, 1
instance = comp, \Instruction_ID[10]~I , Instruction_ID[10], MIPS32, 1
instance = comp, \Instruction_ID[11]~I , Instruction_ID[11], MIPS32, 1
instance = comp, \Instruction_ID[12]~I , Instruction_ID[12], MIPS32, 1
instance = comp, \Instruction_ID[13]~I , Instruction_ID[13], MIPS32, 1
instance = comp, \Instruction_ID[14]~I , Instruction_ID[14], MIPS32, 1
instance = comp, \Instruction_ID[15]~I , Instruction_ID[15], MIPS32, 1
instance = comp, \Instruction_ID[16]~I , Instruction_ID[16], MIPS32, 1
instance = comp, \Instruction_ID[17]~I , Instruction_ID[17], MIPS32, 1
instance = comp, \Instruction_ID[18]~I , Instruction_ID[18], MIPS32, 1
instance = comp, \Instruction_ID[19]~I , Instruction_ID[19], MIPS32, 1
instance = comp, \Instruction_ID[20]~I , Instruction_ID[20], MIPS32, 1
instance = comp, \Instruction_ID[21]~I , Instruction_ID[21], MIPS32, 1
instance = comp, \Instruction_ID[22]~I , Instruction_ID[22], MIPS32, 1
instance = comp, \Instruction_ID[23]~I , Instruction_ID[23], MIPS32, 1
instance = comp, \Instruction_ID[24]~I , Instruction_ID[24], MIPS32, 1
instance = comp, \Instruction_ID[25]~I , Instruction_ID[25], MIPS32, 1
instance = comp, \Instruction_ID[26]~I , Instruction_ID[26], MIPS32, 1
instance = comp, \Instruction_ID[27]~I , Instruction_ID[27], MIPS32, 1
instance = comp, \Instruction_ID[28]~I , Instruction_ID[28], MIPS32, 1
instance = comp, \Instruction_ID[29]~I , Instruction_ID[29], MIPS32, 1
instance = comp, \Instruction_ID[30]~I , Instruction_ID[30], MIPS32, 1
instance = comp, \Instruction_ID[31]~I , Instruction_ID[31], MIPS32, 1
instance = comp, \PC_Plus_4_ID[0]~I , PC_Plus_4_ID[0], MIPS32, 1
instance = comp, \PC_Plus_4_ID[1]~I , PC_Plus_4_ID[1], MIPS32, 1
instance = comp, \PC_Plus_4_ID[2]~I , PC_Plus_4_ID[2], MIPS32, 1
instance = comp, \PC_Plus_4_ID[3]~I , PC_Plus_4_ID[3], MIPS32, 1
instance = comp, \PC_Plus_4_ID[4]~I , PC_Plus_4_ID[4], MIPS32, 1
instance = comp, \PC_Plus_4_ID[5]~I , PC_Plus_4_ID[5], MIPS32, 1
instance = comp, \PC_Plus_4_ID[6]~I , PC_Plus_4_ID[6], MIPS32, 1
instance = comp, \PC_Plus_4_ID[7]~I , PC_Plus_4_ID[7], MIPS32, 1
instance = comp, \PC_Plus_4_ID[8]~I , PC_Plus_4_ID[8], MIPS32, 1
instance = comp, \PC_Plus_4_ID[9]~I , PC_Plus_4_ID[9], MIPS32, 1
instance = comp, \PC_Plus_4_ID[10]~I , PC_Plus_4_ID[10], MIPS32, 1
instance = comp, \PC_Plus_4_ID[11]~I , PC_Plus_4_ID[11], MIPS32, 1
instance = comp, \PC_Plus_4_ID[12]~I , PC_Plus_4_ID[12], MIPS32, 1
instance = comp, \PC_Plus_4_ID[13]~I , PC_Plus_4_ID[13], MIPS32, 1
instance = comp, \PC_Plus_4_ID[14]~I , PC_Plus_4_ID[14], MIPS32, 1
instance = comp, \PC_Plus_4_ID[15]~I , PC_Plus_4_ID[15], MIPS32, 1
instance = comp, \PC_Plus_4_ID[16]~I , PC_Plus_4_ID[16], MIPS32, 1
instance = comp, \PC_Plus_4_ID[17]~I , PC_Plus_4_ID[17], MIPS32, 1
instance = comp, \PC_Plus_4_ID[18]~I , PC_Plus_4_ID[18], MIPS32, 1
instance = comp, \PC_Plus_4_ID[19]~I , PC_Plus_4_ID[19], MIPS32, 1
instance = comp, \PC_Plus_4_ID[20]~I , PC_Plus_4_ID[20], MIPS32, 1
instance = comp, \PC_Plus_4_ID[21]~I , PC_Plus_4_ID[21], MIPS32, 1
instance = comp, \PC_Plus_4_ID[22]~I , PC_Plus_4_ID[22], MIPS32, 1
instance = comp, \PC_Plus_4_ID[23]~I , PC_Plus_4_ID[23], MIPS32, 1
instance = comp, \PC_Plus_4_ID[24]~I , PC_Plus_4_ID[24], MIPS32, 1
instance = comp, \PC_Plus_4_ID[25]~I , PC_Plus_4_ID[25], MIPS32, 1
instance = comp, \PC_Plus_4_ID[26]~I , PC_Plus_4_ID[26], MIPS32, 1
instance = comp, \PC_Plus_4_ID[27]~I , PC_Plus_4_ID[27], MIPS32, 1
instance = comp, \PC_Plus_4_ID[28]~I , PC_Plus_4_ID[28], MIPS32, 1
instance = comp, \PC_Plus_4_ID[29]~I , PC_Plus_4_ID[29], MIPS32, 1
instance = comp, \PC_Plus_4_ID[30]~I , PC_Plus_4_ID[30], MIPS32, 1
instance = comp, \PC_Plus_4_ID[31]~I , PC_Plus_4_ID[31], MIPS32, 1
