<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>STM32 FMC/FSMC peripheral driver</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__cpu__stm32__periph__fmc.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM32 FMC/FSMC peripheral driver<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__stm32.html">STM32</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>The <code>periph_fmc</code> module implements a driver for STM32 FMC/FSMC peripherals.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The <code>periph_fmc</code> module implements a driver for STM32 FMC/FSMC peripherals. </p>
<p>It supports</p><ul>
<li>NOR Flashes,</li>
<li>PSRAMs/SRAMs,</li>
<li>SDRAMs, and</li>
<li>Display Controllers with MCU 8-/16-bit parallel interface.</li>
</ul>
<p>NAND Flashes are not yet supported.</p>
<p>To use the FMC/FSMC, the <code>periph_fmc</code> module has to be enabled. To keep required data structures and resulting code as small as possible, a couple of pseudomodules are defined that have to be used in addition to the <code>periph_fmc</code> module to enable supported features. These are:</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Module  </th><th class="markdownTableHeadLeft">Feature   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>periph_fmc_nor_sram</code>  </td><td class="markdownTableBodyLeft">enable NOR Flash and PSRAM/SRAM support   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><code>periph_fmc_sdram</code>  </td><td class="markdownTableBodyLeft">enable SDRAM support   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>periph_fmc_16bit</code>  </td><td class="markdownTableBodyLeft">enable 16-bit support   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><code>periph_fmc_32bit</code>  </td><td class="markdownTableBodyLeft">enable 32-bit support   </td></tr>
</table>
<p><br />
 The board has then to define</p><ul>
<li>the corresponding features according to the connected external device,</li>
<li>the peripheral configuration of the FMC/FSMC of type <a class="el" href="structfmc__conf__t.html">fmc_conf_t</a>,</li>
<li>the configuration of the FMC banks which describe the connected external devices.</li>
</ul>
<p>As examples for such configurations, see <a class="el" href="group__boards__stm32l496g-disco.html">STM32L496G-DISCO</a> (FMC with Display and SRAM) or <a class="el" href="group__boards__stm32f429i-disc1.html">STM32F429I-DISC1</a> (FMC with SDRAM).</p>
<p>To use the RAM connected to the FMC as heap, the board has also to define <a class="el" href="group__cpu__stm32__periph__fmc.html#gaa0c9f4159e5629c9ed5c62118a4b110c">FMC_RAM_ADDR</a> and <a class="el" href="group__cpu__stm32__periph__fmc.html#ga237ddf955cf211da2030064d96f80c0e">FMC_RAM_LEN</a>. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:cpu__fmc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__fmc_8h.html">cpu_fmc.h</a></td></tr>
<tr class="memdesc:cpu__fmc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specific FMC definitions for the STM32. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__nor__sram__timing__t.html">fmc_nor_sram_timing_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing configuration for NOR/PSRAM/SRAM.  <a href="structfmc__nor__sram__timing__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__nor__sram__bank__conf__t.html">fmc_nor_sram_bank_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank configuration structure for NOR/PSRAM/SRAM.  <a href="structfmc__nor__sram__bank__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__sdram__timing__t.html">fmc_sdram_timing_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing configuration for SDRAM.  <a href="structfmc__sdram__timing__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__sdram__bank__conf__t.html">fmc_sdram_bank_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank configuration structure for SDRAM.  <a href="structfmc__sdram__bank__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__gpio__t.html">fmc_gpio_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC GPIO configuration type.  <a href="structfmc__gpio__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__conf__t.html">fmc_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC peripheral configuration.  <a href="structfmc__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__bank__conf__t.html">fmc_bank_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank configuration structure.  <a href="structfmc__bank__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaed7a824162ea5775855d1fde267aaeed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#gaed7a824162ea5775855d1fde267aaeed">FMC_BANK_CONFIG</a>(n)&#160;&#160;&#160;(&amp;<a class="el" href="boards_2stm32l496g-disco_2include_2periph__conf_8h.html#add49387d2037a38d9513076fde50933b">fmc_bank_config</a>[n])</td></tr>
<tr class="memdesc:gaed7a824162ea5775855d1fde267aaeed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gives the configuration of n-th bank.  <a href="#gaed7a824162ea5775855d1fde267aaeed">More...</a><br /></td></tr>
<tr class="separator:gaed7a824162ea5775855d1fde267aaeed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f9230e11a78288f576ae2e9d92f5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#ga01f9230e11a78288f576ae2e9d92f5d4">FMC_DATA_PIN_NUMOF</a>&#160;&#160;&#160;(32)</td></tr>
<tr class="memdesc:ga01f9230e11a78288f576ae2e9d92f5d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data pins used.  <a href="#ga01f9230e11a78288f576ae2e9d92f5d4">More...</a><br /></td></tr>
<tr class="separator:ga01f9230e11a78288f576ae2e9d92f5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c376973f7069198f5f31c4593383597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#ga4c376973f7069198f5f31c4593383597">FMC_ADDR_PIN_NUMOF</a>&#160;&#160;&#160;(26)</td></tr>
<tr class="memdesc:ga4c376973f7069198f5f31c4593383597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of address pins used.  <a href="#ga4c376973f7069198f5f31c4593383597">More...</a><br /></td></tr>
<tr class="separator:ga4c376973f7069198f5f31c4593383597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c9f4159e5629c9ed5c62118a4b110c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#gaa0c9f4159e5629c9ed5c62118a4b110c">FMC_RAM_ADDR</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="memdesc:gaa0c9f4159e5629c9ed5c62118a4b110c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start address of the heap for the FMC RAM.  <a href="#gaa0c9f4159e5629c9ed5c62118a4b110c">More...</a><br /></td></tr>
<tr class="separator:gaa0c9f4159e5629c9ed5c62118a4b110c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ddf955cf211da2030064d96f80c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#ga237ddf955cf211da2030064d96f80c0e">FMC_RAM_LEN</a>&#160;&#160;&#160;1024K</td></tr>
<tr class="memdesc:ga237ddf955cf211da2030064d96f80c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the heap for the FMC RAM.  <a href="#ga237ddf955cf211da2030064d96f80c0e">More...</a><br /></td></tr>
<tr class="separator:ga237ddf955cf211da2030064d96f80c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Type declarations for NOR Flash, PSRAM and SRAM</h2></td></tr>
<tr class="memitem:ga6685a1b712ad877fd3db27f387c8afac"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#ga6685a1b712ad877fd3db27f387c8afac">fmc_access_mode_t</a> { <a class="el" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3">FMC_MODE_A</a> = 0, 
<a class="el" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc">FMC_MODE_B</a> = 1, 
<a class="el" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22">FMC_MODE_C</a> = 2, 
<a class="el" href="group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e">FMC_MODE_D</a> = 3
 }</td></tr>
<tr class="memdesc:ga6685a1b712ad877fd3db27f387c8afac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory access modes for NOR/PSRAM/SRAM in extended mode.  <a href="group__cpu__stm32__periph__fmc.html#ga6685a1b712ad877fd3db27f387c8afac">More...</a><br /></td></tr>
<tr class="separator:ga6685a1b712ad877fd3db27f387c8afac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Type declarations for SDRAMs</h2></td></tr>
<tr class="memitem:gaeac94cf807dec0e1a375da386380f043"><td class="memItemLeft" align="right" valign="top"><a id="gaeac94cf807dec0e1a375da386380f043"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#gaeac94cf807dec0e1a375da386380f043">fmc_bust_length_t</a> { <br />
&#160;&#160;<b>FMC_BURST_LENGTH_1</b> = 0, 
<b>FMC_BURST_LENGTH_2</b> = 1, 
<b>FMC_BURST_LENGTH_4</b> = 2, 
<b>FMC_BURST_LENGTH_8</b> = 3, 
<br />
&#160;&#160;<b>FMC_BURST_LENGTH_16</b> = 4, 
<b>FMC_BURST_LENGTH_32</b> = 5, 
<b>FMC_BURST_LENGTH_64</b> = 6, 
<b>FMC_BURST_LENGTH_FULL</b> = 7
<br />
 }</td></tr>
<tr class="memdesc:gaeac94cf807dec0e1a375da386380f043"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Burst Length as an exponent of a power of two. <br /></td></tr>
<tr class="separator:gaeac94cf807dec0e1a375da386380f043"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Type declarations that are common for all memories</h2></td></tr>
<tr class="memitem:gaef94480dd64bc489e5f33a798dbf860f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#gaef94480dd64bc489e5f33a798dbf860f">fmc_bank_t</a> { <a class="el" href="group__cpu__stm32__periph__fmc.html#ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8">FMC_BANK_1</a> = 1
 }</td></tr>
<tr class="memdesc:gaef94480dd64bc489e5f33a798dbf860f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory banks.  <a href="group__cpu__stm32__periph__fmc.html#gaef94480dd64bc489e5f33a798dbf860f">More...</a><br /></td></tr>
<tr class="separator:gaef94480dd64bc489e5f33a798dbf860f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e434ef101e4cbe9af5e00001698efe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#ga57e434ef101e4cbe9af5e00001698efe">fmc_mem_type_t</a> { <br />
&#160;&#160;<a class="el" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196">FMC_SRAM</a> = 0, 
<a class="el" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c">FMC_PSRAM</a> = 1, 
<a class="el" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052">FMC_NOR</a> = 2, 
<a class="el" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37">FMC_NAND</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8">FMC_SDRAM</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:ga57e434ef101e4cbe9af5e00001698efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory types supported by the FMC controller.  <a href="group__cpu__stm32__periph__fmc.html#ga57e434ef101e4cbe9af5e00001698efe">More...</a><br /></td></tr>
<tr class="separator:ga57e434ef101e4cbe9af5e00001698efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ab40a19c345116d07e001b7b3115e7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#gaa5ab40a19c345116d07e001b7b3115e7">fmc_bus_width_t</a> { <a class="el" href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a">FMC_BUS_WIDTH_8BIT</a> = 0, 
<a class="el" href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876">FMC_BUS_WIDTH_16BIT</a> = 1, 
<a class="el" href="group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2">FMC_BUS_WIDTH_32BIT</a> = 2
 }</td></tr>
<tr class="memdesc:gaa5ab40a19c345116d07e001b7b3115e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory data bus widths.  <a href="group__cpu__stm32__periph__fmc.html#gaa5ab40a19c345116d07e001b7b3115e7">More...</a><br /></td></tr>
<tr class="separator:gaa5ab40a19c345116d07e001b7b3115e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689625e82f72aff1d53930590122c815"><td class="memItemLeft" align="right" valign="top"><a id="ga689625e82f72aff1d53930590122c815"></a>
typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html#ga689625e82f72aff1d53930590122c815">fmc_bank_id_t</a></td></tr>
<tr class="memdesc:ga689625e82f72aff1d53930590122c815"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC bank identifier. <br /></td></tr>
<tr class="separator:ga689625e82f72aff1d53930590122c815"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga4c376973f7069198f5f31c4593383597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c376973f7069198f5f31c4593383597">&#9670;&nbsp;</a></span>FMC_ADDR_PIN_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_ADDR_PIN_NUMOF&#160;&#160;&#160;(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of address pins used. </p>
<p>The number of configured address pins depends on the memory types used. NORs, PSRAMs and SRAMs (module <code>periph_fmc_nor_sram</code>) use up to 26 address signals A0...A25 if address/data multiplexing is not used. SDRAMs (module <code>periph_fmc_sdram</code>) use only up to 13 address signals A0...A12. NANDs (module <code>periph_fmc_sdram</code>) don't need separate address signals. The type of used memories is specified by the corresponding pseudomodules. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00105">105</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="gaed7a824162ea5775855d1fde267aaeed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7a824162ea5775855d1fde267aaeed">&#9670;&nbsp;</a></span>FMC_BANK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_BANK_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(&amp;<a class="el" href="boards_2stm32l496g-disco_2include_2periph__conf_8h.html#add49387d2037a38d9513076fde50933b">fmc_bank_config</a>[n])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gives the configuration of n-th bank. </p>
<p>This macro gives a pointer to the n-th entry of type <a class="el" href="structfmc__bank__conf__t.html">fmc_bank_conf_t</a> of the banks configured by the board in the <a class="el" href="boards_2stm32l496g-disco_2include_2periph__conf_8h.html#add49387d2037a38d9513076fde50933b">fmc_bank_config</a> array. n is in the range 0 ... <a class="el" href="boards_2stm32l496g-disco_2include_2periph__conf_8h.html#a2f63d116fde140ff8032d5e60928856a">FMC_BANK_NUMOF</a> - 1. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00075">75</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ga01f9230e11a78288f576ae2e9d92f5d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f9230e11a78288f576ae2e9d92f5d4">&#9670;&nbsp;</a></span>FMC_DATA_PIN_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_DATA_PIN_NUMOF&#160;&#160;&#160;(32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of data pins used. </p>
<p>The number of configured data pins depends on the memory with the maximum data bus width. The maximum data bus width used has to be specified by the pseudomodules <code>periph_fmc_16bit</code> and <code>periph_fmc_32bit</code>. 8 bit data bus width is the default. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00087">87</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="gaa0c9f4159e5629c9ed5c62118a4b110c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c9f4159e5629c9ed5c62118a4b110c">&#9670;&nbsp;</a></span>FMC_RAM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_RAM_ADDR&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start address of the heap for the FMC RAM. </p>
<p>This variable has to be defined in <code>Makefile.include</code> of the board definition to use the a RAM connected to the FMC as heap. It has to correspond to the <a class="el" href="structfmc__bank__conf__t.html#a87919d7f622d6c30099f9e9e70d91236">fmc_bank_conf_t::address</a> in FMC bank configuration.</p>
<dl class="section note"><dt>Note</dt><dd><code>FMC_RAM_ADDR</code> is not a macro and cannot be used in C code. It is just defined for documentation purpose. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00123">123</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ga237ddf955cf211da2030064d96f80c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237ddf955cf211da2030064d96f80c0e">&#9670;&nbsp;</a></span>FMC_RAM_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_RAM_LEN&#160;&#160;&#160;1024K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length of the heap for the FMC RAM. </p>
<p>This variable has to be defined in <code>Makefile.include</code> of the board definition to use the a RAM connected to the FMC as heap. It has to correspond to the <a class="el" href="structfmc__bank__conf__t.html#a9b8a15c5cf21ff566054d3d6b7a99314">fmc_bank_conf_t::size</a> in FMC bank configuration. Since it is used in linker script, it has to be defined in kByte with suffix <code>K</code>, e.g. <code>1024K</code>.</p>
<dl class="section note"><dt>Note</dt><dd><code>FMC_RAM_SIZE</code> is not a macro and cannot be used in C code. It is just defined for documentation purpose. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00137">137</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga6685a1b712ad877fd3db27f387c8afac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6685a1b712ad877fd3db27f387c8afac">&#9670;&nbsp;</a></span>fmc_access_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__cpu__stm32__periph__fmc.html#ga6685a1b712ad877fd3db27f387c8afac">fmc_access_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory access modes for NOR/PSRAM/SRAM in extended mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3"></a>FMC_MODE_A&#160;</td><td class="fielddoc"><p>Access mode A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc"></a>FMC_MODE_B&#160;</td><td class="fielddoc"><p>Access mode B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22"></a>FMC_MODE_C&#160;</td><td class="fielddoc"><p>Access mode C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e"></a>FMC_MODE_D&#160;</td><td class="fielddoc"><p>Access mode D. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00147">147</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="gaef94480dd64bc489e5f33a798dbf860f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef94480dd64bc489e5f33a798dbf860f">&#9670;&nbsp;</a></span>fmc_bank_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__cpu__stm32__periph__fmc.html#gaef94480dd64bc489e5f33a798dbf860f">fmc_bank_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory banks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8"></a>FMC_BANK_1&#160;</td><td class="fielddoc"><p>Bank 1 is always available and used for NOR, PSRAM, SRAM. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00320">320</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="gaa5ab40a19c345116d07e001b7b3115e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ab40a19c345116d07e001b7b3115e7">&#9670;&nbsp;</a></span>fmc_bus_width_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__cpu__stm32__periph__fmc.html#gaa5ab40a19c345116d07e001b7b3115e7">fmc_bus_width_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory data bus widths. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a"></a>FMC_BUS_WIDTH_8BIT&#160;</td><td class="fielddoc"><p>8 bit data bus width </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876"></a>FMC_BUS_WIDTH_16BIT&#160;</td><td class="fielddoc"><p>16 bit data bus width </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2"></a>FMC_BUS_WIDTH_32BIT&#160;</td><td class="fielddoc"><p>32 bit data bus width </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00351">351</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ga57e434ef101e4cbe9af5e00001698efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57e434ef101e4cbe9af5e00001698efe">&#9670;&nbsp;</a></span>fmc_mem_type_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__cpu__stm32__periph__fmc.html#ga57e434ef101e4cbe9af5e00001698efe">fmc_mem_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory types supported by the FMC controller. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196"></a>FMC_SRAM&#160;</td><td class="fielddoc"><p>SRAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c"></a>FMC_PSRAM&#160;</td><td class="fielddoc"><p>PSRAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052"></a>FMC_NOR&#160;</td><td class="fielddoc"><p>NOR Flash. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37"></a>FMC_NAND&#160;</td><td class="fielddoc"><p>NAND Flash. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8"></a>FMC_SDRAM&#160;</td><td class="fielddoc"><p>SDRAM Controller used. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00340">340</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Wed Mar 12 2025 10:21:29 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
