// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [15:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [15:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln248_fu_731_p2;
wire   [0:0] icmp_ln252_fu_746_p2;
reg    ap_predicate_op64_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg   [0:0] icmp_ln248_reg_2148;
reg   [0:0] icmp_ln248_reg_2148_pp0_iter3_reg;
reg   [0:0] icmp_ln289_reg_2200;
reg   [0:0] icmp_ln289_reg_2200_pp0_iter3_reg;
reg    ap_predicate_op422_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [12:0] p_ZL7threshs_0_q0;
wire   [5:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [12:0] p_ZL7threshs_1_q0;
wire   [5:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [11:0] p_ZL7threshs_2_q0;
wire   [5:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [11:0] p_ZL7threshs_3_q0;
wire   [5:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [11:0] p_ZL7threshs_4_q0;
wire   [5:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [11:0] p_ZL7threshs_5_q0;
wire   [5:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [11:0] p_ZL7threshs_6_q0;
wire   [5:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [11:0] p_ZL7threshs_7_q0;
wire   [5:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [11:0] p_ZL7threshs_8_q0;
wire   [5:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [10:0] p_ZL7threshs_9_q0;
wire   [5:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [10:0] p_ZL7threshs_10_q0;
wire   [5:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [10:0] p_ZL7threshs_11_q0;
wire   [5:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [9:0] p_ZL7threshs_12_q0;
wire   [5:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [9:0] p_ZL7threshs_13_q0;
wire   [5:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [8:0] p_ZL7threshs_14_q0;
wire   [5:0] p_ZL7threshs_15_address0;
reg    p_ZL7threshs_15_ce0;
wire   [7:0] p_ZL7threshs_15_q0;
wire   [5:0] p_ZL7threshs_16_address0;
reg    p_ZL7threshs_16_ce0;
wire   [6:0] p_ZL7threshs_16_q0;
wire   [5:0] p_ZL7threshs_17_address0;
reg    p_ZL7threshs_17_ce0;
wire   [6:0] p_ZL7threshs_17_q0;
wire   [5:0] p_ZL7threshs_18_address0;
reg    p_ZL7threshs_18_ce0;
wire   [8:0] p_ZL7threshs_18_q0;
wire   [5:0] p_ZL7threshs_19_address0;
reg    p_ZL7threshs_19_ce0;
wire   [9:0] p_ZL7threshs_19_q0;
wire   [5:0] p_ZL7threshs_20_address0;
reg    p_ZL7threshs_20_ce0;
wire   [9:0] p_ZL7threshs_20_q0;
wire   [5:0] p_ZL7threshs_21_address0;
reg    p_ZL7threshs_21_ce0;
wire   [8:0] p_ZL7threshs_21_q0;
wire   [5:0] p_ZL7threshs_22_address0;
reg    p_ZL7threshs_22_ce0;
wire   [7:0] p_ZL7threshs_22_q0;
wire   [5:0] p_ZL7threshs_23_address0;
reg    p_ZL7threshs_23_ce0;
wire   [10:0] p_ZL7threshs_23_q0;
wire   [5:0] p_ZL7threshs_24_address0;
reg    p_ZL7threshs_24_ce0;
wire   [10:0] p_ZL7threshs_24_q0;
wire   [5:0] p_ZL7threshs_25_address0;
reg    p_ZL7threshs_25_ce0;
wire   [10:0] p_ZL7threshs_25_q0;
wire   [5:0] p_ZL7threshs_26_address0;
reg    p_ZL7threshs_26_ce0;
wire   [9:0] p_ZL7threshs_26_q0;
wire   [5:0] p_ZL7threshs_27_address0;
reg    p_ZL7threshs_27_ce0;
wire   [9:0] p_ZL7threshs_27_q0;
wire   [5:0] p_ZL7threshs_28_address0;
reg    p_ZL7threshs_28_ce0;
wire   [8:0] p_ZL7threshs_28_q0;
wire   [5:0] p_ZL7threshs_29_address0;
reg    p_ZL7threshs_29_ce0;
wire   [7:0] p_ZL7threshs_29_q0;
wire   [5:0] p_ZL7threshs_30_address0;
reg    p_ZL7threshs_30_ce0;
wire   [11:0] p_ZL7threshs_30_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln248_reg_2148_pp0_iter0_reg;
reg   [0:0] icmp_ln248_reg_2148_pp0_iter1_reg;
reg   [0:0] icmp_ln248_reg_2148_pp0_iter2_reg;
wire   [9:0] tmp_fu_803_p18;
wire   [9:0] tmp_2_fu_841_p1;
wire   [3:0] trunc_ln256_fu_845_p1;
wire   [0:0] icmp_ln271_fu_932_p2;
reg   [0:0] icmp_ln271_reg_2185;
reg   [0:0] icmp_ln271_reg_2185_pp0_iter1_reg;
wire   [4:0] local_temp_V_fu_938_p1;
reg  signed [4:0] local_temp_V_reg_2190;
reg  signed [4:0] local_temp_V_1_reg_2195;
wire   [0:0] icmp_ln289_fu_958_p2;
reg   [0:0] icmp_ln289_reg_2200_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_2200_pp0_iter2_reg;
reg   [31:0] nf_1_load_reg_2204;
wire   [10:0] add_ln886_fu_1055_p2;
reg   [10:0] add_ln886_reg_2209;
wire   [0:0] icmp_ln1085_fu_1118_p2;
reg   [0:0] icmp_ln1085_reg_2369;
wire   [0:0] icmp_ln1085_1_fu_1128_p2;
reg   [0:0] icmp_ln1085_1_reg_2374;
wire   [0:0] icmp_ln1085_2_fu_1138_p2;
reg   [0:0] icmp_ln1085_2_reg_2379;
wire   [0:0] icmp_ln1085_3_fu_1148_p2;
reg   [0:0] icmp_ln1085_3_reg_2384;
wire   [0:0] icmp_ln1085_4_fu_1158_p2;
reg   [0:0] icmp_ln1085_4_reg_2389;
wire   [0:0] icmp_ln1085_5_fu_1168_p2;
reg   [0:0] icmp_ln1085_5_reg_2394;
wire   [0:0] icmp_ln1085_6_fu_1178_p2;
reg   [0:0] icmp_ln1085_6_reg_2399;
wire   [0:0] icmp_ln1085_7_fu_1188_p2;
reg   [0:0] icmp_ln1085_7_reg_2404;
wire   [0:0] icmp_ln1085_8_fu_1198_p2;
reg   [0:0] icmp_ln1085_8_reg_2409;
wire   [0:0] icmp_ln1085_9_fu_1208_p2;
reg   [0:0] icmp_ln1085_9_reg_2414;
wire   [0:0] icmp_ln1085_10_fu_1218_p2;
reg   [0:0] icmp_ln1085_10_reg_2419;
wire   [0:0] icmp_ln1085_11_fu_1228_p2;
reg   [0:0] icmp_ln1085_11_reg_2424;
wire   [0:0] icmp_ln1085_12_fu_1238_p2;
reg   [0:0] icmp_ln1085_12_reg_2429;
wire   [0:0] icmp_ln1085_13_fu_1248_p2;
reg   [0:0] icmp_ln1085_13_reg_2434;
wire   [0:0] icmp_ln1085_14_fu_1258_p2;
reg   [0:0] icmp_ln1085_14_reg_2439;
wire   [0:0] icmp_ln1085_15_fu_1268_p2;
reg   [0:0] icmp_ln1085_15_reg_2444;
wire   [0:0] icmp_ln1085_16_fu_1278_p2;
reg   [0:0] icmp_ln1085_16_reg_2449;
wire   [0:0] icmp_ln1085_17_fu_1292_p2;
reg   [0:0] icmp_ln1085_17_reg_2454;
wire   [0:0] icmp_ln1085_18_fu_1302_p2;
reg   [0:0] icmp_ln1085_18_reg_2459;
wire   [0:0] icmp_ln1085_19_fu_1312_p2;
reg   [0:0] icmp_ln1085_19_reg_2464;
wire   [0:0] icmp_ln1085_20_fu_1322_p2;
reg   [0:0] icmp_ln1085_20_reg_2469;
wire   [0:0] icmp_ln1085_21_fu_1336_p2;
reg   [0:0] icmp_ln1085_21_reg_2474;
wire   [0:0] icmp_ln1085_22_fu_1350_p2;
reg   [0:0] icmp_ln1085_22_reg_2479;
wire   [0:0] icmp_ln1085_23_fu_1360_p2;
reg   [0:0] icmp_ln1085_23_reg_2484;
wire   [0:0] icmp_ln1085_24_fu_1370_p2;
reg   [0:0] icmp_ln1085_24_reg_2489;
wire   [0:0] icmp_ln1085_25_fu_1380_p2;
reg   [0:0] icmp_ln1085_25_reg_2494;
wire   [0:0] icmp_ln1085_26_fu_1394_p2;
reg   [0:0] icmp_ln1085_26_reg_2499;
wire   [0:0] icmp_ln1085_27_fu_1408_p2;
reg   [0:0] icmp_ln1085_27_reg_2504;
wire   [0:0] icmp_ln1085_28_fu_1422_p2;
reg   [0:0] icmp_ln1085_28_reg_2509;
wire   [0:0] icmp_ln1085_29_fu_1436_p2;
reg   [0:0] icmp_ln1085_29_reg_2514;
wire   [0:0] icmp_ln1085_30_fu_1446_p2;
reg   [0:0] icmp_ln1085_30_reg_2519;
wire   [4:0] add_ln886_7_fu_1786_p2;
reg   [4:0] add_ln886_7_reg_2524;
wire   [3:0] add_ln886_14_fu_1852_p2;
reg   [3:0] add_ln886_14_reg_2529;
wire   [4:0] add_ln886_30_fu_1998_p2;
reg   [4:0] add_ln886_30_reg_2534;
wire   [9:0] ap_phi_reg_pp0_iter0_inElem_reg_674;
reg   [9:0] ap_phi_reg_pp0_iter1_inElem_reg_674;
wire   [63:0] idxprom2_i_fu_1061_p1;
reg   [31:0] sf_fu_172;
wire   [31:0] sf_1_fu_952_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_load;
reg   [31:0] ap_sig_allocacmp_sf_load_1;
reg   [18:0] i_fu_176;
wire   [18:0] i_2_fu_737_p2;
reg   [18:0] ap_sig_allocacmp_i_1;
reg   [14:0] accu_V_1_fu_180;
wire   [14:0] accu_V_fu_1108_p2;
reg   [9:0] inputBuf_V_fu_184;
reg   [9:0] inputBuf_V_1_fu_188;
reg   [9:0] inputBuf_V_2_fu_192;
reg   [9:0] inputBuf_V_3_fu_196;
reg   [9:0] inputBuf_V_4_fu_200;
reg   [9:0] inputBuf_V_5_fu_204;
reg   [9:0] inputBuf_V_6_fu_208;
reg   [9:0] inputBuf_V_7_fu_212;
reg   [9:0] inputBuf_V_8_fu_216;
reg   [9:0] inputBuf_V_9_fu_220;
reg   [9:0] inputBuf_V_10_fu_224;
reg   [9:0] inputBuf_V_11_fu_228;
reg   [9:0] inputBuf_V_12_fu_232;
reg   [9:0] inputBuf_V_13_fu_236;
reg   [9:0] inputBuf_V_14_fu_240;
reg   [9:0] inputBuf_V_15_fu_244;
reg   [31:0] nf_1_fu_248;
wire   [31:0] nf_2_fu_984_p3;
reg   [31:0] ap_sig_allocacmp_nf_1_load_1;
reg   [31:0] ap_sig_allocacmp_nf_1_load;
wire   [31:0] nf_fu_972_p2;
wire   [0:0] icmp_ln301_fu_978_p2;
wire   [4:0] r_V_fu_1007_p1;
wire   [4:0] ret_V_fu_1018_p0;
wire  signed [9:0] ret_V_fu_1018_p2;
wire   [4:0] r_V_1_fu_1028_p4;
wire   [4:0] ret_V_1_fu_1045_p0;
wire  signed [9:0] ret_V_1_fu_1045_p2;
wire  signed [10:0] sext_ln674_fu_1024_p1;
wire  signed [10:0] sext_ln886_fu_1051_p1;
wire  signed [14:0] sext_ln886_1_fu_1105_p1;
wire   [14:0] select_ln271_fu_1098_p3;
wire  signed [14:0] sext_ln1085_fu_1114_p1;
wire  signed [14:0] sext_ln1085_1_fu_1124_p1;
wire  signed [14:0] sext_ln1085_2_fu_1134_p1;
wire  signed [14:0] sext_ln1085_3_fu_1144_p1;
wire  signed [14:0] sext_ln1085_4_fu_1154_p1;
wire  signed [14:0] sext_ln1085_5_fu_1164_p1;
wire  signed [14:0] sext_ln1085_6_fu_1174_p1;
wire  signed [14:0] sext_ln1085_7_fu_1184_p1;
wire  signed [14:0] sext_ln1085_8_fu_1194_p1;
wire  signed [14:0] sext_ln1085_9_fu_1204_p1;
wire  signed [14:0] sext_ln1085_10_fu_1214_p1;
wire  signed [14:0] sext_ln1085_11_fu_1224_p1;
wire  signed [14:0] sext_ln1085_12_fu_1234_p1;
wire  signed [14:0] sext_ln1085_13_fu_1244_p1;
wire  signed [14:0] sext_ln1085_14_fu_1254_p1;
wire  signed [14:0] sext_ln1085_15_fu_1264_p1;
wire   [14:0] zext_ln1085_fu_1274_p1;
wire  signed [7:0] sext_ln1085_16_fu_1284_p1;
wire   [14:0] zext_ln1085_1_fu_1288_p1;
wire   [14:0] zext_ln1085_2_fu_1298_p1;
wire   [14:0] zext_ln1085_3_fu_1308_p1;
wire   [14:0] zext_ln1085_4_fu_1318_p1;
wire  signed [9:0] sext_ln1085_17_fu_1328_p1;
wire   [14:0] zext_ln1085_5_fu_1332_p1;
wire  signed [9:0] sext_ln1085_18_fu_1342_p1;
wire   [14:0] zext_ln1085_6_fu_1346_p1;
wire   [14:0] zext_ln1085_7_fu_1356_p1;
wire   [14:0] zext_ln1085_8_fu_1366_p1;
wire   [14:0] zext_ln1085_9_fu_1376_p1;
wire  signed [10:0] sext_ln1085_19_fu_1386_p1;
wire   [14:0] zext_ln1085_10_fu_1390_p1;
wire  signed [10:0] sext_ln1085_20_fu_1400_p1;
wire   [14:0] zext_ln1085_11_fu_1404_p1;
wire  signed [10:0] sext_ln1085_21_fu_1414_p1;
wire   [14:0] zext_ln1085_12_fu_1418_p1;
wire  signed [10:0] sext_ln1085_22_fu_1428_p1;
wire   [14:0] zext_ln1085_13_fu_1432_p1;
wire   [14:0] zext_ln1085_14_fu_1442_p1;
wire   [0:0] xor_ln1085_fu_1457_p2;
wire   [0:0] xor_ln1085_1_fu_1470_p2;
wire   [0:0] xor_ln1085_2_fu_1479_p2;
wire   [0:0] xor_ln1085_3_fu_1488_p2;
wire   [0:0] xor_ln1085_4_fu_1497_p2;
wire   [0:0] xor_ln1085_5_fu_1506_p2;
wire   [0:0] xor_ln1085_6_fu_1515_p2;
wire   [0:0] xor_ln1085_7_fu_1524_p2;
wire   [0:0] xor_ln1085_8_fu_1533_p2;
wire   [0:0] xor_ln1085_9_fu_1542_p2;
wire   [0:0] xor_ln1085_10_fu_1551_p2;
wire   [0:0] xor_ln1085_11_fu_1560_p2;
wire   [0:0] xor_ln1085_12_fu_1569_p2;
wire   [0:0] xor_ln1085_13_fu_1578_p2;
wire   [0:0] xor_ln1085_14_fu_1587_p2;
wire   [0:0] xor_ln1085_15_fu_1596_p2;
wire   [0:0] xor_ln1085_16_fu_1605_p2;
wire   [0:0] xor_ln1085_17_fu_1614_p2;
wire   [0:0] xor_ln1085_18_fu_1623_p2;
wire   [0:0] xor_ln1085_19_fu_1632_p2;
wire   [0:0] xor_ln1085_20_fu_1641_p2;
wire   [0:0] xor_ln1085_21_fu_1650_p2;
wire   [0:0] xor_ln1085_22_fu_1659_p2;
wire   [0:0] xor_ln1085_23_fu_1668_p2;
wire   [0:0] xor_ln1085_24_fu_1677_p2;
wire   [0:0] xor_ln1085_25_fu_1686_p2;
wire   [0:0] xor_ln1085_26_fu_1695_p2;
wire   [0:0] xor_ln1085_27_fu_1704_p2;
wire   [0:0] xor_ln1085_28_fu_1713_p2;
wire   [0:0] xor_ln1085_29_fu_1722_p2;
wire   [0:0] xor_ln1085_30_fu_1731_p2;
wire   [1:0] zext_ln218_fu_1475_p1;
wire   [1:0] zext_ln218_1_fu_1484_p1;
wire   [1:0] add_ln886_2_fu_1740_p2;
wire   [4:0] zext_ln886_1_fu_1746_p1;
wire   [4:0] result_V_fu_1462_p3;
wire   [1:0] zext_ln218_2_fu_1493_p1;
wire   [1:0] zext_ln218_3_fu_1502_p1;
wire   [1:0] add_ln886_4_fu_1756_p2;
wire   [1:0] zext_ln218_4_fu_1511_p1;
wire   [1:0] zext_ln218_5_fu_1520_p1;
wire   [1:0] add_ln886_5_fu_1766_p2;
wire   [2:0] zext_ln886_3_fu_1772_p1;
wire   [2:0] zext_ln886_2_fu_1762_p1;
wire   [2:0] add_ln886_6_fu_1776_p2;
wire   [4:0] zext_ln886_4_fu_1782_p1;
wire   [4:0] add_ln886_3_fu_1750_p2;
wire   [1:0] zext_ln218_6_fu_1529_p1;
wire   [1:0] zext_ln218_7_fu_1538_p1;
wire   [1:0] add_ln886_8_fu_1792_p2;
wire   [1:0] zext_ln218_8_fu_1547_p1;
wire   [1:0] zext_ln218_9_fu_1556_p1;
wire   [1:0] add_ln886_9_fu_1802_p2;
wire   [2:0] zext_ln886_6_fu_1808_p1;
wire   [2:0] zext_ln886_5_fu_1798_p1;
wire   [2:0] add_ln886_10_fu_1812_p2;
wire   [1:0] zext_ln218_10_fu_1565_p1;
wire   [1:0] zext_ln218_11_fu_1574_p1;
wire   [1:0] add_ln886_11_fu_1822_p2;
wire   [1:0] zext_ln218_12_fu_1583_p1;
wire   [1:0] zext_ln218_13_fu_1592_p1;
wire   [1:0] add_ln886_12_fu_1832_p2;
wire   [2:0] zext_ln886_9_fu_1838_p1;
wire   [2:0] zext_ln886_8_fu_1828_p1;
wire   [2:0] add_ln886_13_fu_1842_p2;
wire   [3:0] zext_ln886_10_fu_1848_p1;
wire   [3:0] zext_ln886_7_fu_1818_p1;
wire   [1:0] zext_ln218_14_fu_1601_p1;
wire   [1:0] zext_ln218_15_fu_1610_p1;
wire   [1:0] add_ln886_16_fu_1858_p2;
wire   [1:0] zext_ln218_16_fu_1619_p1;
wire   [1:0] zext_ln218_17_fu_1628_p1;
wire   [1:0] add_ln886_17_fu_1868_p2;
wire   [2:0] zext_ln886_13_fu_1874_p1;
wire   [2:0] zext_ln886_12_fu_1864_p1;
wire   [2:0] add_ln886_18_fu_1878_p2;
wire   [1:0] zext_ln218_18_fu_1637_p1;
wire   [1:0] zext_ln218_19_fu_1646_p1;
wire   [1:0] add_ln886_19_fu_1888_p2;
wire   [1:0] zext_ln218_20_fu_1655_p1;
wire   [1:0] zext_ln218_21_fu_1664_p1;
wire   [1:0] add_ln886_20_fu_1898_p2;
wire   [2:0] zext_ln886_16_fu_1904_p1;
wire   [2:0] zext_ln886_15_fu_1894_p1;
wire   [2:0] add_ln886_21_fu_1908_p2;
wire   [3:0] zext_ln886_17_fu_1914_p1;
wire   [3:0] zext_ln886_14_fu_1884_p1;
wire   [3:0] add_ln886_22_fu_1918_p2;
wire   [1:0] zext_ln218_22_fu_1673_p1;
wire   [1:0] zext_ln218_23_fu_1682_p1;
wire   [1:0] add_ln886_23_fu_1928_p2;
wire   [1:0] zext_ln218_24_fu_1691_p1;
wire   [1:0] zext_ln218_25_fu_1700_p1;
wire   [1:0] add_ln886_24_fu_1938_p2;
wire   [2:0] zext_ln886_20_fu_1944_p1;
wire   [2:0] zext_ln886_19_fu_1934_p1;
wire   [2:0] add_ln886_25_fu_1948_p2;
wire   [1:0] zext_ln218_26_fu_1709_p1;
wire   [1:0] zext_ln218_27_fu_1718_p1;
wire   [1:0] add_ln886_26_fu_1958_p2;
wire   [1:0] zext_ln218_28_fu_1727_p1;
wire   [1:0] zext_ln886_fu_1736_p1;
wire   [1:0] add_ln886_27_fu_1968_p2;
wire   [2:0] zext_ln886_23_fu_1974_p1;
wire   [2:0] zext_ln886_22_fu_1964_p1;
wire   [2:0] add_ln886_28_fu_1978_p2;
wire   [3:0] zext_ln886_24_fu_1984_p1;
wire   [3:0] zext_ln886_21_fu_1954_p1;
wire   [3:0] add_ln886_29_fu_1988_p2;
wire   [4:0] zext_ln886_25_fu_1994_p1;
wire   [4:0] zext_ln886_18_fu_1924_p1;
wire   [4:0] zext_ln886_11_fu_2004_p1;
wire   [4:0] add_ln886_15_fu_2007_p2;
wire   [4:0] result_V_2_fu_2012_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
wire   [9:0] ret_V_1_fu_1045_p00;
wire   [9:0] ret_V_fu_1018_p00;
reg    ap_condition_1686;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_15_address0),
    .ce0(p_ZL7threshs_15_ce0),
    .q0(p_ZL7threshs_15_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_16_address0),
    .ce0(p_ZL7threshs_16_ce0),
    .q0(p_ZL7threshs_16_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_17_address0),
    .ce0(p_ZL7threshs_17_ce0),
    .q0(p_ZL7threshs_17_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_18_address0),
    .ce0(p_ZL7threshs_18_ce0),
    .q0(p_ZL7threshs_18_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_19_address0),
    .ce0(p_ZL7threshs_19_ce0),
    .q0(p_ZL7threshs_19_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_20_address0),
    .ce0(p_ZL7threshs_20_ce0),
    .q0(p_ZL7threshs_20_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_21_address0),
    .ce0(p_ZL7threshs_21_ce0),
    .q0(p_ZL7threshs_21_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_22_address0),
    .ce0(p_ZL7threshs_22_ce0),
    .q0(p_ZL7threshs_22_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_23_address0),
    .ce0(p_ZL7threshs_23_ce0),
    .q0(p_ZL7threshs_23_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_24_address0),
    .ce0(p_ZL7threshs_24_ce0),
    .q0(p_ZL7threshs_24_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_25_address0),
    .ce0(p_ZL7threshs_25_ce0),
    .q0(p_ZL7threshs_25_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_26_address0),
    .ce0(p_ZL7threshs_26_ce0),
    .q0(p_ZL7threshs_26_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_27_address0),
    .ce0(p_ZL7threshs_27_ce0),
    .q0(p_ZL7threshs_27_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_28_address0),
    .ce0(p_ZL7threshs_28_ce0),
    .q0(p_ZL7threshs_28_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_29_address0),
    .ce0(p_ZL7threshs_29_ce0),
    .q0(p_ZL7threshs_29_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_30_address0),
    .ce0(p_ZL7threshs_30_ce0),
    .q0(p_ZL7threshs_30_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_mux_1632_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 10 ),
    .din9_WIDTH( 10 ),
    .din10_WIDTH( 10 ),
    .din11_WIDTH( 10 ),
    .din12_WIDTH( 10 ),
    .din13_WIDTH( 10 ),
    .din14_WIDTH( 10 ),
    .din15_WIDTH( 10 ),
    .din16_WIDTH( 32 ),
    .dout_WIDTH( 10 ))
mux_1632_10_1_1_U1(
    .din0(inputBuf_V_fu_184),
    .din1(inputBuf_V_1_fu_188),
    .din2(inputBuf_V_2_fu_192),
    .din3(inputBuf_V_3_fu_196),
    .din4(inputBuf_V_4_fu_200),
    .din5(inputBuf_V_5_fu_204),
    .din6(inputBuf_V_6_fu_208),
    .din7(inputBuf_V_7_fu_212),
    .din8(inputBuf_V_8_fu_216),
    .din9(inputBuf_V_9_fu_220),
    .din10(inputBuf_V_10_fu_224),
    .din11(inputBuf_V_11_fu_228),
    .din12(inputBuf_V_12_fu_232),
    .din13(inputBuf_V_13_fu_236),
    .din14(inputBuf_V_14_fu_240),
    .din15(inputBuf_V_15_fu_244),
    .din16(ap_sig_allocacmp_sf_load),
    .dout(tmp_fu_803_p18)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_mul_5ns_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mul_5ns_5s_10_1_1_U2(
    .din0(ret_V_fu_1018_p0),
    .din1(local_temp_V_reg_2190),
    .dout(ret_V_fu_1018_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_mul_5ns_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mul_5ns_5s_10_1_1_U3(
    .din0(ret_V_1_fu_1045_p0),
    .din1(local_temp_V_1_reg_2195),
    .dout(ret_V_1_fu_1045_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_674 <= tmp_fu_803_p18;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd15)))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_674 <= tmp_2_fu_841_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_674 <= ap_phi_reg_pp0_iter0_inElem_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1686)) begin
        if ((icmp_ln248_fu_731_p2 == 1'd0)) begin
            i_fu_176 <= i_2_fu_737_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_176 <= 19'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1686)) begin
        if (((icmp_ln248_fu_731_p2 == 1'd0) & (icmp_ln289_fu_958_p2 == 1'd1))) begin
            nf_1_fu_248 <= nf_2_fu_984_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_248 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1686)) begin
        if (((icmp_ln248_fu_731_p2 == 1'd0) & (icmp_ln289_fu_958_p2 == 1'd1))) begin
            sf_fu_172 <= 32'd0;
        end else if (((icmp_ln248_fu_731_p2 == 1'd0) & (icmp_ln289_fu_958_p2 == 1'd0))) begin
            sf_fu_172 <= sf_1_fu_952_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_172 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_2148_pp0_iter1_reg == 1'd0))) begin
        accu_V_1_fu_180 <= accu_V_fu_1108_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln289_reg_2200_pp0_iter2_reg == 1'd1) & (icmp_ln248_reg_2148_pp0_iter2_reg == 1'd0))) begin
        add_ln886_14_reg_2529 <= add_ln886_14_fu_1852_p2;
        add_ln886_30_reg_2534 <= add_ln886_30_fu_1998_p2;
        add_ln886_7_reg_2524 <= add_ln886_7_fu_1786_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln248_reg_2148_pp0_iter0_reg == 1'd0))) begin
        add_ln886_reg_2209 <= add_ln886_fu_1055_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln248_reg_2148 <= icmp_ln248_fu_731_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln248_reg_2148_pp0_iter1_reg <= icmp_ln248_reg_2148;
        icmp_ln271_reg_2185_pp0_iter1_reg <= icmp_ln271_reg_2185;
        icmp_ln289_reg_2200_pp0_iter1_reg <= icmp_ln289_reg_2200;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln248_reg_2148_pp0_iter2_reg <= icmp_ln248_reg_2148_pp0_iter1_reg;
        icmp_ln289_reg_2200_pp0_iter2_reg <= icmp_ln289_reg_2200_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln289_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln248_reg_2148_pp0_iter1_reg == 1'd0))) begin
        icmp_ln1085_10_reg_2419 <= icmp_ln1085_10_fu_1218_p2;
        icmp_ln1085_11_reg_2424 <= icmp_ln1085_11_fu_1228_p2;
        icmp_ln1085_12_reg_2429 <= icmp_ln1085_12_fu_1238_p2;
        icmp_ln1085_13_reg_2434 <= icmp_ln1085_13_fu_1248_p2;
        icmp_ln1085_14_reg_2439 <= icmp_ln1085_14_fu_1258_p2;
        icmp_ln1085_15_reg_2444 <= icmp_ln1085_15_fu_1268_p2;
        icmp_ln1085_16_reg_2449 <= icmp_ln1085_16_fu_1278_p2;
        icmp_ln1085_17_reg_2454 <= icmp_ln1085_17_fu_1292_p2;
        icmp_ln1085_18_reg_2459 <= icmp_ln1085_18_fu_1302_p2;
        icmp_ln1085_19_reg_2464 <= icmp_ln1085_19_fu_1312_p2;
        icmp_ln1085_1_reg_2374 <= icmp_ln1085_1_fu_1128_p2;
        icmp_ln1085_20_reg_2469 <= icmp_ln1085_20_fu_1322_p2;
        icmp_ln1085_21_reg_2474 <= icmp_ln1085_21_fu_1336_p2;
        icmp_ln1085_22_reg_2479 <= icmp_ln1085_22_fu_1350_p2;
        icmp_ln1085_23_reg_2484 <= icmp_ln1085_23_fu_1360_p2;
        icmp_ln1085_24_reg_2489 <= icmp_ln1085_24_fu_1370_p2;
        icmp_ln1085_25_reg_2494 <= icmp_ln1085_25_fu_1380_p2;
        icmp_ln1085_26_reg_2499 <= icmp_ln1085_26_fu_1394_p2;
        icmp_ln1085_27_reg_2504 <= icmp_ln1085_27_fu_1408_p2;
        icmp_ln1085_28_reg_2509 <= icmp_ln1085_28_fu_1422_p2;
        icmp_ln1085_29_reg_2514 <= icmp_ln1085_29_fu_1436_p2;
        icmp_ln1085_2_reg_2379 <= icmp_ln1085_2_fu_1138_p2;
        icmp_ln1085_30_reg_2519 <= icmp_ln1085_30_fu_1446_p2;
        icmp_ln1085_3_reg_2384 <= icmp_ln1085_3_fu_1148_p2;
        icmp_ln1085_4_reg_2389 <= icmp_ln1085_4_fu_1158_p2;
        icmp_ln1085_5_reg_2394 <= icmp_ln1085_5_fu_1168_p2;
        icmp_ln1085_6_reg_2399 <= icmp_ln1085_6_fu_1178_p2;
        icmp_ln1085_7_reg_2404 <= icmp_ln1085_7_fu_1188_p2;
        icmp_ln1085_8_reg_2409 <= icmp_ln1085_8_fu_1198_p2;
        icmp_ln1085_9_reg_2414 <= icmp_ln1085_9_fu_1208_p2;
        icmp_ln1085_reg_2369 <= icmp_ln1085_fu_1118_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln248_reg_2148_pp0_iter3_reg <= icmp_ln248_reg_2148_pp0_iter2_reg;
        icmp_ln289_reg_2200_pp0_iter3_reg <= icmp_ln289_reg_2200_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0))) begin
        icmp_ln271_reg_2185 <= icmp_ln271_fu_932_p2;
        icmp_ln289_reg_2200 <= icmp_ln289_fu_958_p2;
        local_temp_V_1_reg_2195 <= {{weights_V_TDATA[9:5]}};
        local_temp_V_reg_2190 <= local_temp_V_fu_938_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd10))) begin
        inputBuf_V_10_fu_224 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd11))) begin
        inputBuf_V_11_fu_228 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd12))) begin
        inputBuf_V_12_fu_232 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd13))) begin
        inputBuf_V_13_fu_236 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd14))) begin
        inputBuf_V_14_fu_240 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd15))) begin
        inputBuf_V_15_fu_244 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd1))) begin
        inputBuf_V_1_fu_188 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd2))) begin
        inputBuf_V_2_fu_192 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd3))) begin
        inputBuf_V_3_fu_196 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd4))) begin
        inputBuf_V_4_fu_200 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd5))) begin
        inputBuf_V_5_fu_204 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd6))) begin
        inputBuf_V_6_fu_208 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd7))) begin
        inputBuf_V_7_fu_212 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd8))) begin
        inputBuf_V_8_fu_216 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd9))) begin
        inputBuf_V_9_fu_220 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (icmp_ln252_fu_746_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (trunc_ln256_fu_845_p1 == 4'd0))) begin
        inputBuf_V_fu_184 <= tmp_2_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (icmp_ln289_fu_958_p2 == 1'd1))) begin
        nf_1_load_reg_2204 <= ap_sig_allocacmp_nf_1_load;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_i_1 = 19'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_176;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_1_load = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load = nf_1_fu_248;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_1_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load_1 = nf_1_fu_248;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_load = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load = sf_fu_172;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load_1 = sf_fu_172;
    end
end

always @ (*) begin
    if (((ap_predicate_op64_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (ap_predicate_op64_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op422_write_state5 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op422_write_state5 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_15_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_16_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_17_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_18_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_19_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_20_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_21_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_22_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_23_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_24_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_25_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_26_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_27_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_28_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_29_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_30_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_731_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))) & (icmp_ln248_reg_2148_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign accu_V_fu_1108_p2 = ($signed(sext_ln886_1_fu_1105_p1) + $signed(select_ln271_fu_1098_p3));

assign add_ln886_10_fu_1812_p2 = (zext_ln886_6_fu_1808_p1 + zext_ln886_5_fu_1798_p1);

assign add_ln886_11_fu_1822_p2 = (zext_ln218_10_fu_1565_p1 + zext_ln218_11_fu_1574_p1);

assign add_ln886_12_fu_1832_p2 = (zext_ln218_12_fu_1583_p1 + zext_ln218_13_fu_1592_p1);

assign add_ln886_13_fu_1842_p2 = (zext_ln886_9_fu_1838_p1 + zext_ln886_8_fu_1828_p1);

assign add_ln886_14_fu_1852_p2 = (zext_ln886_10_fu_1848_p1 + zext_ln886_7_fu_1818_p1);

assign add_ln886_15_fu_2007_p2 = (zext_ln886_11_fu_2004_p1 + add_ln886_7_reg_2524);

assign add_ln886_16_fu_1858_p2 = (zext_ln218_14_fu_1601_p1 + zext_ln218_15_fu_1610_p1);

assign add_ln886_17_fu_1868_p2 = (zext_ln218_16_fu_1619_p1 + zext_ln218_17_fu_1628_p1);

assign add_ln886_18_fu_1878_p2 = (zext_ln886_13_fu_1874_p1 + zext_ln886_12_fu_1864_p1);

assign add_ln886_19_fu_1888_p2 = (zext_ln218_18_fu_1637_p1 + zext_ln218_19_fu_1646_p1);

assign add_ln886_20_fu_1898_p2 = (zext_ln218_20_fu_1655_p1 + zext_ln218_21_fu_1664_p1);

assign add_ln886_21_fu_1908_p2 = (zext_ln886_16_fu_1904_p1 + zext_ln886_15_fu_1894_p1);

assign add_ln886_22_fu_1918_p2 = (zext_ln886_17_fu_1914_p1 + zext_ln886_14_fu_1884_p1);

assign add_ln886_23_fu_1928_p2 = (zext_ln218_22_fu_1673_p1 + zext_ln218_23_fu_1682_p1);

assign add_ln886_24_fu_1938_p2 = (zext_ln218_24_fu_1691_p1 + zext_ln218_25_fu_1700_p1);

assign add_ln886_25_fu_1948_p2 = (zext_ln886_20_fu_1944_p1 + zext_ln886_19_fu_1934_p1);

assign add_ln886_26_fu_1958_p2 = (zext_ln218_26_fu_1709_p1 + zext_ln218_27_fu_1718_p1);

assign add_ln886_27_fu_1968_p2 = (zext_ln218_28_fu_1727_p1 + zext_ln886_fu_1736_p1);

assign add_ln886_28_fu_1978_p2 = (zext_ln886_23_fu_1974_p1 + zext_ln886_22_fu_1964_p1);

assign add_ln886_29_fu_1988_p2 = (zext_ln886_24_fu_1984_p1 + zext_ln886_21_fu_1954_p1);

assign add_ln886_2_fu_1740_p2 = (zext_ln218_fu_1475_p1 + zext_ln218_1_fu_1484_p1);

assign add_ln886_30_fu_1998_p2 = (zext_ln886_25_fu_1994_p1 + zext_ln886_18_fu_1924_p1);

assign add_ln886_3_fu_1750_p2 = (zext_ln886_1_fu_1746_p1 + result_V_fu_1462_p3);

assign add_ln886_4_fu_1756_p2 = (zext_ln218_2_fu_1493_p1 + zext_ln218_3_fu_1502_p1);

assign add_ln886_5_fu_1766_p2 = (zext_ln218_4_fu_1511_p1 + zext_ln218_5_fu_1520_p1);

assign add_ln886_6_fu_1776_p2 = (zext_ln886_3_fu_1772_p1 + zext_ln886_2_fu_1762_p1);

assign add_ln886_7_fu_1786_p2 = (zext_ln886_4_fu_1782_p1 + add_ln886_3_fu_1750_p2);

assign add_ln886_8_fu_1792_p2 = (zext_ln218_6_fu_1529_p1 + zext_ln218_7_fu_1538_p1);

assign add_ln886_9_fu_1802_p2 = (zext_ln218_8_fu_1547_p1 + zext_ln218_9_fu_1556_p1);

assign add_ln886_fu_1055_p2 = ($signed(sext_ln674_fu_1024_p1) + $signed(sext_ln886_fu_1051_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_1686 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_731_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op422_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_674 = 'bx;

always @ (*) begin
    ap_predicate_op422_write_state5 = ((icmp_ln289_reg_2200_pp0_iter3_reg == 1'd1) & (icmp_ln248_reg_2148_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op64_read_state1 = ((icmp_ln252_fu_746_p2 == 1'd1) & (icmp_ln248_fu_731_p2 == 1'd0));
end

assign i_2_fu_737_p2 = (ap_sig_allocacmp_i_1 + 19'd1);

assign icmp_ln1085_10_fu_1218_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_10_fu_1214_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_11_fu_1228_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_11_fu_1224_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_12_fu_1238_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_12_fu_1234_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_13_fu_1248_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_13_fu_1244_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_14_fu_1258_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_14_fu_1254_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_15_fu_1268_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_15_fu_1264_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_16_fu_1278_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_fu_1274_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_17_fu_1292_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_1_fu_1288_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_18_fu_1302_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_2_fu_1298_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_19_fu_1312_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_3_fu_1308_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_1128_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_1_fu_1124_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_20_fu_1322_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_4_fu_1318_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_21_fu_1336_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_5_fu_1332_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_22_fu_1350_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_6_fu_1346_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_23_fu_1360_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_7_fu_1356_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_24_fu_1370_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_8_fu_1366_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_25_fu_1380_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_9_fu_1376_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_26_fu_1394_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_10_fu_1390_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_27_fu_1408_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_11_fu_1404_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_28_fu_1422_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_12_fu_1418_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_29_fu_1436_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_13_fu_1432_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_1138_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_2_fu_1134_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_30_fu_1446_p2 = (($signed(accu_V_fu_1108_p2) < $signed(zext_ln1085_14_fu_1442_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_1148_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_3_fu_1144_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_1158_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_4_fu_1154_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_1168_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_5_fu_1164_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_1178_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_6_fu_1174_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_7_fu_1188_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_7_fu_1184_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_8_fu_1198_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_8_fu_1194_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_9_fu_1208_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_9_fu_1204_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_1118_p2 = (($signed(accu_V_fu_1108_p2) < $signed(sext_ln1085_fu_1114_p1)) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_731_p2 = ((ap_sig_allocacmp_i_1 == 19'd262144) ? 1'b1 : 1'b0);

assign icmp_ln248_reg_2148_pp0_iter0_reg = icmp_ln248_reg_2148;

assign icmp_ln252_fu_746_p2 = ((ap_sig_allocacmp_nf_1_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_932_p2 = ((ap_sig_allocacmp_sf_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_958_p2 = ((sf_1_fu_952_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_978_p2 = ((nf_fu_972_p2 == 32'd64) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1061_p1 = nf_1_load_reg_2204;

assign local_temp_V_fu_938_p1 = weights_V_TDATA[4:0];

assign nf_2_fu_984_p3 = ((icmp_ln301_fu_978_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_972_p2);

assign nf_fu_972_p2 = (ap_sig_allocacmp_nf_1_load + 32'd1);

assign out_V_TDATA = result_V_2_fu_2012_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_15_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_16_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_17_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_18_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_19_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_20_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_21_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_22_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_23_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_24_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_25_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_26_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_27_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_28_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_29_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_30_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1061_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1061_p1;

assign r_V_1_fu_1028_p4 = {{ap_phi_reg_pp0_iter1_inElem_reg_674[9:5]}};

assign r_V_fu_1007_p1 = ap_phi_reg_pp0_iter1_inElem_reg_674[4:0];

assign result_V_2_fu_2012_p2 = (add_ln886_30_reg_2534 + add_ln886_15_fu_2007_p2);

assign result_V_fu_1462_p3 = {{4'd8}, {xor_ln1085_fu_1457_p2}};

assign ret_V_1_fu_1045_p0 = ret_V_1_fu_1045_p00;

assign ret_V_1_fu_1045_p00 = r_V_1_fu_1028_p4;

assign ret_V_fu_1018_p0 = ret_V_fu_1018_p00;

assign ret_V_fu_1018_p00 = r_V_fu_1007_p1;

assign select_ln271_fu_1098_p3 = ((icmp_ln271_reg_2185_pp0_iter1_reg[0:0] == 1'b1) ? 15'd0 : accu_V_1_fu_180);

assign sext_ln1085_10_fu_1214_p1 = $signed(p_ZL7threshs_10_q0);

assign sext_ln1085_11_fu_1224_p1 = $signed(p_ZL7threshs_11_q0);

assign sext_ln1085_12_fu_1234_p1 = $signed(p_ZL7threshs_12_q0);

assign sext_ln1085_13_fu_1244_p1 = $signed(p_ZL7threshs_13_q0);

assign sext_ln1085_14_fu_1254_p1 = $signed(p_ZL7threshs_14_q0);

assign sext_ln1085_15_fu_1264_p1 = $signed(p_ZL7threshs_15_q0);

assign sext_ln1085_16_fu_1284_p1 = $signed(p_ZL7threshs_17_q0);

assign sext_ln1085_17_fu_1328_p1 = $signed(p_ZL7threshs_21_q0);

assign sext_ln1085_18_fu_1342_p1 = $signed(p_ZL7threshs_22_q0);

assign sext_ln1085_19_fu_1386_p1 = $signed(p_ZL7threshs_26_q0);

assign sext_ln1085_1_fu_1124_p1 = $signed(p_ZL7threshs_1_q0);

assign sext_ln1085_20_fu_1400_p1 = $signed(p_ZL7threshs_27_q0);

assign sext_ln1085_21_fu_1414_p1 = $signed(p_ZL7threshs_28_q0);

assign sext_ln1085_22_fu_1428_p1 = $signed(p_ZL7threshs_29_q0);

assign sext_ln1085_2_fu_1134_p1 = $signed(p_ZL7threshs_2_q0);

assign sext_ln1085_3_fu_1144_p1 = $signed(p_ZL7threshs_3_q0);

assign sext_ln1085_4_fu_1154_p1 = $signed(p_ZL7threshs_4_q0);

assign sext_ln1085_5_fu_1164_p1 = $signed(p_ZL7threshs_5_q0);

assign sext_ln1085_6_fu_1174_p1 = $signed(p_ZL7threshs_6_q0);

assign sext_ln1085_7_fu_1184_p1 = $signed(p_ZL7threshs_7_q0);

assign sext_ln1085_8_fu_1194_p1 = $signed(p_ZL7threshs_8_q0);

assign sext_ln1085_9_fu_1204_p1 = $signed(p_ZL7threshs_9_q0);

assign sext_ln1085_fu_1114_p1 = $signed(p_ZL7threshs_0_q0);

assign sext_ln674_fu_1024_p1 = ret_V_fu_1018_p2;

assign sext_ln886_1_fu_1105_p1 = $signed(add_ln886_reg_2209);

assign sext_ln886_fu_1051_p1 = ret_V_1_fu_1045_p2;

assign sf_1_fu_952_p2 = (ap_sig_allocacmp_sf_load_1 + 32'd1);

assign tmp_2_fu_841_p1 = in0_V_TDATA[9:0];

assign trunc_ln256_fu_845_p1 = ap_sig_allocacmp_sf_load[3:0];

assign xor_ln1085_10_fu_1551_p2 = (icmp_ln1085_10_reg_2419 ^ 1'd1);

assign xor_ln1085_11_fu_1560_p2 = (icmp_ln1085_11_reg_2424 ^ 1'd1);

assign xor_ln1085_12_fu_1569_p2 = (icmp_ln1085_12_reg_2429 ^ 1'd1);

assign xor_ln1085_13_fu_1578_p2 = (icmp_ln1085_13_reg_2434 ^ 1'd1);

assign xor_ln1085_14_fu_1587_p2 = (icmp_ln1085_14_reg_2439 ^ 1'd1);

assign xor_ln1085_15_fu_1596_p2 = (icmp_ln1085_15_reg_2444 ^ 1'd1);

assign xor_ln1085_16_fu_1605_p2 = (icmp_ln1085_16_reg_2449 ^ 1'd1);

assign xor_ln1085_17_fu_1614_p2 = (icmp_ln1085_17_reg_2454 ^ 1'd1);

assign xor_ln1085_18_fu_1623_p2 = (icmp_ln1085_18_reg_2459 ^ 1'd1);

assign xor_ln1085_19_fu_1632_p2 = (icmp_ln1085_19_reg_2464 ^ 1'd1);

assign xor_ln1085_1_fu_1470_p2 = (icmp_ln1085_1_reg_2374 ^ 1'd1);

assign xor_ln1085_20_fu_1641_p2 = (icmp_ln1085_20_reg_2469 ^ 1'd1);

assign xor_ln1085_21_fu_1650_p2 = (icmp_ln1085_21_reg_2474 ^ 1'd1);

assign xor_ln1085_22_fu_1659_p2 = (icmp_ln1085_22_reg_2479 ^ 1'd1);

assign xor_ln1085_23_fu_1668_p2 = (icmp_ln1085_23_reg_2484 ^ 1'd1);

assign xor_ln1085_24_fu_1677_p2 = (icmp_ln1085_24_reg_2489 ^ 1'd1);

assign xor_ln1085_25_fu_1686_p2 = (icmp_ln1085_25_reg_2494 ^ 1'd1);

assign xor_ln1085_26_fu_1695_p2 = (icmp_ln1085_26_reg_2499 ^ 1'd1);

assign xor_ln1085_27_fu_1704_p2 = (icmp_ln1085_27_reg_2504 ^ 1'd1);

assign xor_ln1085_28_fu_1713_p2 = (icmp_ln1085_28_reg_2509 ^ 1'd1);

assign xor_ln1085_29_fu_1722_p2 = (icmp_ln1085_29_reg_2514 ^ 1'd1);

assign xor_ln1085_2_fu_1479_p2 = (icmp_ln1085_2_reg_2379 ^ 1'd1);

assign xor_ln1085_30_fu_1731_p2 = (icmp_ln1085_30_reg_2519 ^ 1'd1);

assign xor_ln1085_3_fu_1488_p2 = (icmp_ln1085_3_reg_2384 ^ 1'd1);

assign xor_ln1085_4_fu_1497_p2 = (icmp_ln1085_4_reg_2389 ^ 1'd1);

assign xor_ln1085_5_fu_1506_p2 = (icmp_ln1085_5_reg_2394 ^ 1'd1);

assign xor_ln1085_6_fu_1515_p2 = (icmp_ln1085_6_reg_2399 ^ 1'd1);

assign xor_ln1085_7_fu_1524_p2 = (icmp_ln1085_7_reg_2404 ^ 1'd1);

assign xor_ln1085_8_fu_1533_p2 = (icmp_ln1085_8_reg_2409 ^ 1'd1);

assign xor_ln1085_9_fu_1542_p2 = (icmp_ln1085_9_reg_2414 ^ 1'd1);

assign xor_ln1085_fu_1457_p2 = (icmp_ln1085_reg_2369 ^ 1'd1);

assign zext_ln1085_10_fu_1390_p1 = $unsigned(sext_ln1085_19_fu_1386_p1);

assign zext_ln1085_11_fu_1404_p1 = $unsigned(sext_ln1085_20_fu_1400_p1);

assign zext_ln1085_12_fu_1418_p1 = $unsigned(sext_ln1085_21_fu_1414_p1);

assign zext_ln1085_13_fu_1432_p1 = $unsigned(sext_ln1085_22_fu_1428_p1);

assign zext_ln1085_14_fu_1442_p1 = p_ZL7threshs_30_q0;

assign zext_ln1085_1_fu_1288_p1 = $unsigned(sext_ln1085_16_fu_1284_p1);

assign zext_ln1085_2_fu_1298_p1 = p_ZL7threshs_18_q0;

assign zext_ln1085_3_fu_1308_p1 = p_ZL7threshs_19_q0;

assign zext_ln1085_4_fu_1318_p1 = p_ZL7threshs_20_q0;

assign zext_ln1085_5_fu_1332_p1 = $unsigned(sext_ln1085_17_fu_1328_p1);

assign zext_ln1085_6_fu_1346_p1 = $unsigned(sext_ln1085_18_fu_1342_p1);

assign zext_ln1085_7_fu_1356_p1 = p_ZL7threshs_23_q0;

assign zext_ln1085_8_fu_1366_p1 = p_ZL7threshs_24_q0;

assign zext_ln1085_9_fu_1376_p1 = p_ZL7threshs_25_q0;

assign zext_ln1085_fu_1274_p1 = p_ZL7threshs_16_q0;

assign zext_ln218_10_fu_1565_p1 = xor_ln1085_11_fu_1560_p2;

assign zext_ln218_11_fu_1574_p1 = xor_ln1085_12_fu_1569_p2;

assign zext_ln218_12_fu_1583_p1 = xor_ln1085_13_fu_1578_p2;

assign zext_ln218_13_fu_1592_p1 = xor_ln1085_14_fu_1587_p2;

assign zext_ln218_14_fu_1601_p1 = xor_ln1085_15_fu_1596_p2;

assign zext_ln218_15_fu_1610_p1 = xor_ln1085_16_fu_1605_p2;

assign zext_ln218_16_fu_1619_p1 = xor_ln1085_17_fu_1614_p2;

assign zext_ln218_17_fu_1628_p1 = xor_ln1085_18_fu_1623_p2;

assign zext_ln218_18_fu_1637_p1 = xor_ln1085_19_fu_1632_p2;

assign zext_ln218_19_fu_1646_p1 = xor_ln1085_20_fu_1641_p2;

assign zext_ln218_1_fu_1484_p1 = xor_ln1085_2_fu_1479_p2;

assign zext_ln218_20_fu_1655_p1 = xor_ln1085_21_fu_1650_p2;

assign zext_ln218_21_fu_1664_p1 = xor_ln1085_22_fu_1659_p2;

assign zext_ln218_22_fu_1673_p1 = xor_ln1085_23_fu_1668_p2;

assign zext_ln218_23_fu_1682_p1 = xor_ln1085_24_fu_1677_p2;

assign zext_ln218_24_fu_1691_p1 = xor_ln1085_25_fu_1686_p2;

assign zext_ln218_25_fu_1700_p1 = xor_ln1085_26_fu_1695_p2;

assign zext_ln218_26_fu_1709_p1 = xor_ln1085_27_fu_1704_p2;

assign zext_ln218_27_fu_1718_p1 = xor_ln1085_28_fu_1713_p2;

assign zext_ln218_28_fu_1727_p1 = xor_ln1085_29_fu_1722_p2;

assign zext_ln218_2_fu_1493_p1 = xor_ln1085_3_fu_1488_p2;

assign zext_ln218_3_fu_1502_p1 = xor_ln1085_4_fu_1497_p2;

assign zext_ln218_4_fu_1511_p1 = xor_ln1085_5_fu_1506_p2;

assign zext_ln218_5_fu_1520_p1 = xor_ln1085_6_fu_1515_p2;

assign zext_ln218_6_fu_1529_p1 = xor_ln1085_7_fu_1524_p2;

assign zext_ln218_7_fu_1538_p1 = xor_ln1085_8_fu_1533_p2;

assign zext_ln218_8_fu_1547_p1 = xor_ln1085_9_fu_1542_p2;

assign zext_ln218_9_fu_1556_p1 = xor_ln1085_10_fu_1551_p2;

assign zext_ln218_fu_1475_p1 = xor_ln1085_1_fu_1470_p2;

assign zext_ln886_10_fu_1848_p1 = add_ln886_13_fu_1842_p2;

assign zext_ln886_11_fu_2004_p1 = add_ln886_14_reg_2529;

assign zext_ln886_12_fu_1864_p1 = add_ln886_16_fu_1858_p2;

assign zext_ln886_13_fu_1874_p1 = add_ln886_17_fu_1868_p2;

assign zext_ln886_14_fu_1884_p1 = add_ln886_18_fu_1878_p2;

assign zext_ln886_15_fu_1894_p1 = add_ln886_19_fu_1888_p2;

assign zext_ln886_16_fu_1904_p1 = add_ln886_20_fu_1898_p2;

assign zext_ln886_17_fu_1914_p1 = add_ln886_21_fu_1908_p2;

assign zext_ln886_18_fu_1924_p1 = add_ln886_22_fu_1918_p2;

assign zext_ln886_19_fu_1934_p1 = add_ln886_23_fu_1928_p2;

assign zext_ln886_1_fu_1746_p1 = add_ln886_2_fu_1740_p2;

assign zext_ln886_20_fu_1944_p1 = add_ln886_24_fu_1938_p2;

assign zext_ln886_21_fu_1954_p1 = add_ln886_25_fu_1948_p2;

assign zext_ln886_22_fu_1964_p1 = add_ln886_26_fu_1958_p2;

assign zext_ln886_23_fu_1974_p1 = add_ln886_27_fu_1968_p2;

assign zext_ln886_24_fu_1984_p1 = add_ln886_28_fu_1978_p2;

assign zext_ln886_25_fu_1994_p1 = add_ln886_29_fu_1988_p2;

assign zext_ln886_2_fu_1762_p1 = add_ln886_4_fu_1756_p2;

assign zext_ln886_3_fu_1772_p1 = add_ln886_5_fu_1766_p2;

assign zext_ln886_4_fu_1782_p1 = add_ln886_6_fu_1776_p2;

assign zext_ln886_5_fu_1798_p1 = add_ln886_8_fu_1792_p2;

assign zext_ln886_6_fu_1808_p1 = add_ln886_9_fu_1802_p2;

assign zext_ln886_7_fu_1818_p1 = add_ln886_10_fu_1812_p2;

assign zext_ln886_8_fu_1828_p1 = add_ln886_11_fu_1822_p2;

assign zext_ln886_9_fu_1838_p1 = add_ln886_12_fu_1832_p2;

assign zext_ln886_fu_1736_p1 = xor_ln1085_30_fu_1731_p2;

endmodule //StreamingDataflowPartition_1_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch
