// Seed: 1923261878
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input tri id_2
);
  assign id_1 = id_2 == id_2;
  wire id_4;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4,
    input tri id_5,
    output tri0 id_6,
    output tri id_7,
    output uwire id_8,
    output logic id_9,
    input uwire id_10,
    output wor id_11,
    input logic id_12,
    output uwire id_13,
    output wor id_14
);
  always_ff @(posedge 1) begin : LABEL_0
    id_9 <= id_12;
  end
  supply0 id_16 = {1};
  module_0 modCall_1 (
      id_6,
      id_14,
      id_2
  );
  wire id_17 = id_3;
endmodule
