<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_E_U_U_628bfc7c</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_E_U_U_628bfc7c'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_E_U_U_628bfc7c')">rsnoc_z_H_R_O_E_U_U_628bfc7c</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.25</td>
<td class="s9 cl rt"><a href="mod2984.html#Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod2984.html#Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod2984.html#Toggle" > 68.75</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2984.html#Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2984.html#inst_tag_261993"  onclick="showContent('inst_tag_261993')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod2984.html#inst_tag_261993_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2984.html#inst_tag_261993_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2984.html#inst_tag_261993_Toggle" >  1.32</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261993_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2984.html#inst_tag_261992"  onclick="showContent('inst_tag_261992')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></td>
<td class="s6 cl rt"> 65.93</td>
<td class="s9 cl rt"><a href="mod2984.html#inst_tag_261992_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261992_Cond" > 66.67</a></td>
<td class="s1 cl rt"><a href="mod2984.html#inst_tag_261992_Toggle" > 15.46</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2984.html#inst_tag_261992_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2984.html#inst_tag_261994"  onclick="showContent('inst_tag_261994')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></td>
<td class="s7 cl rt"> 77.73</td>
<td class="s9 cl rt"><a href="mod2984.html#inst_tag_261994_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261994_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261994_Toggle" > 62.66</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2984.html#inst_tag_261994_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2984.html#inst_tag_261991"  onclick="showContent('inst_tag_261991')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></td>
<td class="s7 cl rt"> 78.60</td>
<td class="s9 cl rt"><a href="mod2984.html#inst_tag_261991_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261991_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261991_Toggle" > 66.12</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2984.html#inst_tag_261991_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_261993'>
<hr>
<a name="inst_tag_261993"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy35.html#tag_urg_inst_261993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod2984.html#inst_tag_261993_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2984.html#inst_tag_261993_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2984.html#inst_tag_261993_Toggle" >  1.32</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261993_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.01</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.62</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2124.html#inst_tag_183786" >ddr_axi_s1_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85442" id="tag_urg_inst_85442">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2032.html#inst_tag_177505" id="tag_urg_inst_177505">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_2.html#inst_tag_238675" id="tag_urg_inst_238675">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_3.html#inst_tag_259766" id="tag_urg_inst_259766">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_261992'>
<hr>
<a name="inst_tag_261992"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy32.html#tag_urg_inst_261992" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.93</td>
<td class="s9 cl rt"><a href="mod2984.html#inst_tag_261992_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261992_Cond" > 66.67</a></td>
<td class="s1 cl rt"><a href="mod2984.html#inst_tag_261992_Toggle" > 15.46</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2984.html#inst_tag_261992_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.17</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s0 cl rt">  7.76</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod962.html#inst_tag_69053" >ddr_axi_s2_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85436" id="tag_urg_inst_85436">FsmCurState</a></td>
<td class="s2 cl rt"> 25.37</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2032.html#inst_tag_177503" id="tag_urg_inst_177503">ups</a></td>
<td class="s0 cl rt">  0.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238531" id="tag_urg_inst_238531">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_1.html#inst_tag_259612" id="tag_urg_inst_259612">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_261994'>
<hr>
<a name="inst_tag_261994"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy43.html#tag_urg_inst_261994" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.73</td>
<td class="s9 cl rt"><a href="mod2984.html#inst_tag_261994_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261994_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261994_Toggle" > 62.66</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2984.html#inst_tag_261994_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 83.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 75.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2880.html#inst_tag_259101" >ddr_axi_s0_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85452" id="tag_urg_inst_85452">FsmCurState</a></td>
<td class="s2 cl rt"> 25.37</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2032.html#inst_tag_177507" id="tag_urg_inst_177507">ups</a></td>
<td class="s9 cl rt"> 99.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_4.html#inst_tag_238838" id="tag_urg_inst_238838">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259923" id="tag_urg_inst_259923">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_261991'>
<hr>
<a name="inst_tag_261991"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_261991" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.60</td>
<td class="s9 cl rt"><a href="mod2984.html#inst_tag_261991_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261991_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod2984.html#inst_tag_261991_Toggle" > 66.12</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2984.html#inst_tag_261991_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.83</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 84.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod147.html#inst_tag_12897" >ddr_axi_s3_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85432" id="tag_urg_inst_85432">FsmCurState</a></td>
<td class="s5 cl rt"> 51.72</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2032.html#inst_tag_177501" id="tag_urg_inst_177501">ups</a></td>
<td class="s9 cl rt"> 99.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238495" id="tag_urg_inst_238495">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259546" id="tag_urg_inst_259546">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_E_U_U_628bfc7c'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2984.html" >rsnoc_z_H_R_O_E_U_U_628bfc7c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148037</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148103</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148118</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148146</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148151</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
148036                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148037     1/1          		if ( ! Sys_Clk_RstN )
148038     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
148039     1/1          		else if ( HdrCe_0 )
148040     1/1          			u_a43 &lt;= #1.0 ( u_e072 );
                        MISSING_ELSE
148041                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
148042                  		.Clk( Sys_Clk )
148043                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148044                  	,	.Clk_En( Sys_Clk_En )
148045                  	,	.Clk_EnS( Sys_Clk_EnS )
148046                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148047                  	,	.Clk_RstN( Sys_Clk_RstN )
148048                  	,	.Clk_Tm( Sys_Clk_Tm )
148049                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
148050                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
148051                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
148052                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
148053                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
148054                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
148055                  	,	.CurState( u_bdb6 )
148056                  	,	.NextState( u_b9ec )
148057                  	);
148058                  	assign CurState = u_bdb6;
148059                  	assign Sm_IDLE = CurState == 2'b00;
148060                  	assign Sm_ERR = CurState == 2'b10;
148061                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
148062                  	assign HdrSel_0 = SampleHdr;
148063                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
148064                  	assign HdrReg1_RouteId = u_7c15;
148065                  	assign HdrReg_RouteId = HdrReg1_RouteId;
148066                  	assign HdrReg1_Opc = u_ad40;
148067                  	assign HdrReg_Opc = HdrReg1_Opc;
148068                  	assign HdrReg1_Len1 = u_c280;
148069                  	assign HdrReg_Len1 = HdrReg1_Len1;
148070                  	assign HdrReg1_Addr = u_5057;
148071                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
148072                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
148073                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
148074                  	assign PreDataCe_0 = FirstDataCy;
148075                  	assign PreDataFld = PreDataWord_0;
148076                  	assign u_3795 = PreDataFld;
148077                  	assign u_828c = u_3795 [127:96];
148078                  	assign upreStrm_AddrLsb = u_828c [18:12];
148079                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
148080                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
148081                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
148082                  	assign RxPld = Rx_Data [145:0];
148083                  	assign u_324d = RxPld [143:0];
148084                  	assign u_2393 = u_324d;
148085                  	assign u_e423 = u_2393 [142:139];
148086                  	assign u_b175 = u_e423;
148087                  	assign IsStrmFld = u_b175 == 4'b1101;
148088                  	assign u_606e = Rx_Data [201:198];
148089                  	assign u_5878 = Rx_Data [195:189];
148090                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
148091                  	assign HdrReg_Addr =
148092                  		ObsStrm ?
148093                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
148094                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
148095                  	assign HdrReg1_User = u_9d98;
148096                  	assign HdrReg_User = HdrReg1_User;
148097                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
148098                  	assign Sm_HDR = CurState == 2'b01;
148099                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
148100                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
148101                  	assign ObsTx_Data = { ObsLcl_Data };
148102                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148103     1/1          		if ( ! Sys_Clk_RstN )
148104     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
148105     1/1          		else if ( HdrCe_0 )
148106     1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );
                        MISSING_ELSE
148107                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148108     1/1          		if ( ! Sys_Clk_RstN )
148109     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
148110     1/1          		else if ( HdrCe_0 )
148111     1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );
                        MISSING_ELSE
148112                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148113     1/1          		if ( ! Sys_Clk_RstN )
148114     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
148115     1/1          		else if ( HdrCe_0 )
148116     1/1          			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );
                        MISSING_ELSE
148117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148118     1/1          		if ( ! Sys_Clk_RstN )
148119     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
148120     1/1          		else if ( HdrCe_0 )
148121     1/1          			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );
                        MISSING_ELSE
148122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148123     1/1          		if ( ! Sys_Clk_RstN )
148124     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
148125     1/1          		else if ( PreDataCe_0 )
148126     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
148127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148128     1/1          		if ( ! Sys_Clk_RstN )
148129     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
148130     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148131     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
148132                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
148133                  		.Clk( Sys_Clk )
148134                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148135                  	,	.Clk_En( Sys_Clk_En )
148136                  	,	.Clk_EnS( Sys_Clk_EnS )
148137                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148138                  	,	.Clk_RstN( Sys_Clk_RstN )
148139                  	,	.Clk_Tm( Sys_Clk_Tm )
148140                  	,	.En( Rx_Vld &amp; Rx_Rdy )
148141                  	,	.O( OnGoingStrm )
148142                  	,	.Reset( CurIsUnLock )
148143                  	,	.Set( CurIsStrm )
148144                  	);
148145                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148146     1/1          		if ( ! Sys_Clk_RstN )
148147     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
148148     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148149     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
148150                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148151     1/1          		if ( ! Sys_Clk_RstN )
148152     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
148153     1/1          		else if ( HdrCe_0 )
148154     1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2984.html" >rsnoc_z_H_R_O_E_U_U_628bfc7c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148011
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2984.html" >rsnoc_z_H_R_O_E_U_U_628bfc7c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">836</td>
<td class="rt">68.75 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">425</td>
<td class="rt">69.90 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">411</td>
<td class="rt">67.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">836</td>
<td class="rt">68.75 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">425</td>
<td class="rt">69.90 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">411</td>
<td class="rt">67.60 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[143:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[148:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[158:149]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[164:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[187:165]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[194:188]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[195]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[197:196]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[199:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[200]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[201]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[206:202]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[208:207]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[211:209]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[212]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[214]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[218:215]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[219]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[143:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[148:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[158:149]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[164:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[187:165]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[194:188]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[195]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[197:196]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[199:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[200]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[201]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[206:202]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[208:207]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[211:209]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[212]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[214]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[218:215]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2984.html" >rsnoc_z_H_R_O_E_U_U_628bfc7c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">148011</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">148091</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148037</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148103</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148113</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148118</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148128</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148146</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148151</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148011     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148091     	assign HdrReg_Addr =
           	                    
148092     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
148093     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
148094     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148037     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148038     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
148039     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148040     			u_a43 <= #1.0 ( u_e072 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148103     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148104     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
148105     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148106     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148108     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148109     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
148110     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148111     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148113     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148114     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148115     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148116     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148119     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
148120     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148121     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148124     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
148125     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
148126     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148129     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148130     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148131     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148146     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148147     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
148148     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148149     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148151     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148152     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
148153     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148154     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_261993'>
<a name="inst_tag_261993_Line"></a>
<b>Line Coverage for Instance : <a href="mod2984.html#inst_tag_261993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148037</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148103</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148108</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148113</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148146</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148151</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
148036                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148037     1/1          		if ( ! Sys_Clk_RstN )
148038     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
148039     1/1          		else if ( HdrCe_0 )
148040     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_e072 );</font>
                        MISSING_ELSE
148041                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
148042                  		.Clk( Sys_Clk )
148043                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148044                  	,	.Clk_En( Sys_Clk_En )
148045                  	,	.Clk_EnS( Sys_Clk_EnS )
148046                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148047                  	,	.Clk_RstN( Sys_Clk_RstN )
148048                  	,	.Clk_Tm( Sys_Clk_Tm )
148049                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
148050                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
148051                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
148052                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
148053                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
148054                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
148055                  	,	.CurState( u_bdb6 )
148056                  	,	.NextState( u_b9ec )
148057                  	);
148058                  	assign CurState = u_bdb6;
148059                  	assign Sm_IDLE = CurState == 2'b00;
148060                  	assign Sm_ERR = CurState == 2'b10;
148061                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
148062                  	assign HdrSel_0 = SampleHdr;
148063                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
148064                  	assign HdrReg1_RouteId = u_7c15;
148065                  	assign HdrReg_RouteId = HdrReg1_RouteId;
148066                  	assign HdrReg1_Opc = u_ad40;
148067                  	assign HdrReg_Opc = HdrReg1_Opc;
148068                  	assign HdrReg1_Len1 = u_c280;
148069                  	assign HdrReg_Len1 = HdrReg1_Len1;
148070                  	assign HdrReg1_Addr = u_5057;
148071                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
148072                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
148073                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
148074                  	assign PreDataCe_0 = FirstDataCy;
148075                  	assign PreDataFld = PreDataWord_0;
148076                  	assign u_3795 = PreDataFld;
148077                  	assign u_828c = u_3795 [127:96];
148078                  	assign upreStrm_AddrLsb = u_828c [18:12];
148079                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
148080                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
148081                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
148082                  	assign RxPld = Rx_Data [145:0];
148083                  	assign u_324d = RxPld [143:0];
148084                  	assign u_2393 = u_324d;
148085                  	assign u_e423 = u_2393 [142:139];
148086                  	assign u_b175 = u_e423;
148087                  	assign IsStrmFld = u_b175 == 4'b1101;
148088                  	assign u_606e = Rx_Data [201:198];
148089                  	assign u_5878 = Rx_Data [195:189];
148090                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
148091                  	assign HdrReg_Addr =
148092                  		ObsStrm ?
148093                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
148094                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
148095                  	assign HdrReg1_User = u_9d98;
148096                  	assign HdrReg_User = HdrReg1_User;
148097                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
148098                  	assign Sm_HDR = CurState == 2'b01;
148099                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
148100                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
148101                  	assign ObsTx_Data = { ObsLcl_Data };
148102                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148103     1/1          		if ( ! Sys_Clk_RstN )
148104     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
148105     1/1          		else if ( HdrCe_0 )
148106     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );</font>
                        MISSING_ELSE
148107                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148108     1/1          		if ( ! Sys_Clk_RstN )
148109     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
148110     1/1          		else if ( HdrCe_0 )
148111     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );</font>
                        MISSING_ELSE
148112                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148113     1/1          		if ( ! Sys_Clk_RstN )
148114     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
148115     1/1          		else if ( HdrCe_0 )
148116     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );</font>
                        MISSING_ELSE
148117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148118     1/1          		if ( ! Sys_Clk_RstN )
148119     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
148120     1/1          		else if ( HdrCe_0 )
148121     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );</font>
                        MISSING_ELSE
148122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148123     1/1          		if ( ! Sys_Clk_RstN )
148124     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
148125     1/1          		else if ( PreDataCe_0 )
148126     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
148127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148128     1/1          		if ( ! Sys_Clk_RstN )
148129     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
148130     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148131     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
148132                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
148133                  		.Clk( Sys_Clk )
148134                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148135                  	,	.Clk_En( Sys_Clk_En )
148136                  	,	.Clk_EnS( Sys_Clk_EnS )
148137                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148138                  	,	.Clk_RstN( Sys_Clk_RstN )
148139                  	,	.Clk_Tm( Sys_Clk_Tm )
148140                  	,	.En( Rx_Vld &amp; Rx_Rdy )
148141                  	,	.O( OnGoingStrm )
148142                  	,	.Reset( CurIsUnLock )
148143                  	,	.Set( CurIsStrm )
148144                  	);
148145                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148146     1/1          		if ( ! Sys_Clk_RstN )
148147     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
148148     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148149     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
148150                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148151     1/1          		if ( ! Sys_Clk_RstN )
148152     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
148153     1/1          		else if ( HdrCe_0 )
148154     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_261993_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2984.html#inst_tag_261993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148011
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_261993_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2984.html#inst_tag_261993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">8</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">16</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">8</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">16</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_261993_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2984.html#inst_tag_261993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">148011</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">148091</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148037</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148103</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148108</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148113</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148128</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148146</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148151</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148011     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148091     	assign HdrReg_Addr =
           	                    
148092     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
148093     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
148094     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148037     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148038     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
148039     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
148040     			u_a43 <= #1.0 ( u_e072 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148103     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148104     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
148105     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
148106     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148108     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148109     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
148110     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
148111     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148113     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148114     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148115     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
148116     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148119     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
148120     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
148121     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148124     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
148125     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
148126     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148129     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148130     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148131     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148146     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148147     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
148148     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148149     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148151     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148152     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
148153     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
148154     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_261992'>
<a name="inst_tag_261992_Line"></a>
<b>Line Coverage for Instance : <a href="mod2984.html#inst_tag_261992" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148037</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148103</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148118</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148146</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148151</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
148036                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148037     1/1          		if ( ! Sys_Clk_RstN )
148038     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
148039     1/1          		else if ( HdrCe_0 )
148040     1/1          			u_a43 &lt;= #1.0 ( u_e072 );
                        MISSING_ELSE
148041                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
148042                  		.Clk( Sys_Clk )
148043                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148044                  	,	.Clk_En( Sys_Clk_En )
148045                  	,	.Clk_EnS( Sys_Clk_EnS )
148046                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148047                  	,	.Clk_RstN( Sys_Clk_RstN )
148048                  	,	.Clk_Tm( Sys_Clk_Tm )
148049                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
148050                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
148051                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
148052                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
148053                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
148054                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
148055                  	,	.CurState( u_bdb6 )
148056                  	,	.NextState( u_b9ec )
148057                  	);
148058                  	assign CurState = u_bdb6;
148059                  	assign Sm_IDLE = CurState == 2'b00;
148060                  	assign Sm_ERR = CurState == 2'b10;
148061                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
148062                  	assign HdrSel_0 = SampleHdr;
148063                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
148064                  	assign HdrReg1_RouteId = u_7c15;
148065                  	assign HdrReg_RouteId = HdrReg1_RouteId;
148066                  	assign HdrReg1_Opc = u_ad40;
148067                  	assign HdrReg_Opc = HdrReg1_Opc;
148068                  	assign HdrReg1_Len1 = u_c280;
148069                  	assign HdrReg_Len1 = HdrReg1_Len1;
148070                  	assign HdrReg1_Addr = u_5057;
148071                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
148072                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
148073                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
148074                  	assign PreDataCe_0 = FirstDataCy;
148075                  	assign PreDataFld = PreDataWord_0;
148076                  	assign u_3795 = PreDataFld;
148077                  	assign u_828c = u_3795 [127:96];
148078                  	assign upreStrm_AddrLsb = u_828c [18:12];
148079                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
148080                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
148081                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
148082                  	assign RxPld = Rx_Data [145:0];
148083                  	assign u_324d = RxPld [143:0];
148084                  	assign u_2393 = u_324d;
148085                  	assign u_e423 = u_2393 [142:139];
148086                  	assign u_b175 = u_e423;
148087                  	assign IsStrmFld = u_b175 == 4'b1101;
148088                  	assign u_606e = Rx_Data [201:198];
148089                  	assign u_5878 = Rx_Data [195:189];
148090                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
148091                  	assign HdrReg_Addr =
148092                  		ObsStrm ?
148093                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
148094                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
148095                  	assign HdrReg1_User = u_9d98;
148096                  	assign HdrReg_User = HdrReg1_User;
148097                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
148098                  	assign Sm_HDR = CurState == 2'b01;
148099                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
148100                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
148101                  	assign ObsTx_Data = { ObsLcl_Data };
148102                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148103     1/1          		if ( ! Sys_Clk_RstN )
148104     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
148105     1/1          		else if ( HdrCe_0 )
148106     1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );
                        MISSING_ELSE
148107                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148108     1/1          		if ( ! Sys_Clk_RstN )
148109     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
148110     1/1          		else if ( HdrCe_0 )
148111     1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );
                        MISSING_ELSE
148112                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148113     1/1          		if ( ! Sys_Clk_RstN )
148114     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
148115     1/1          		else if ( HdrCe_0 )
148116     1/1          			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );
                        MISSING_ELSE
148117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148118     1/1          		if ( ! Sys_Clk_RstN )
148119     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
148120     1/1          		else if ( HdrCe_0 )
148121     1/1          			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );
                        MISSING_ELSE
148122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148123     1/1          		if ( ! Sys_Clk_RstN )
148124     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
148125     1/1          		else if ( PreDataCe_0 )
148126     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
148127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148128     1/1          		if ( ! Sys_Clk_RstN )
148129     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
148130     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148131     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
148132                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
148133                  		.Clk( Sys_Clk )
148134                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148135                  	,	.Clk_En( Sys_Clk_En )
148136                  	,	.Clk_EnS( Sys_Clk_EnS )
148137                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148138                  	,	.Clk_RstN( Sys_Clk_RstN )
148139                  	,	.Clk_Tm( Sys_Clk_Tm )
148140                  	,	.En( Rx_Vld &amp; Rx_Rdy )
148141                  	,	.O( OnGoingStrm )
148142                  	,	.Reset( CurIsUnLock )
148143                  	,	.Set( CurIsStrm )
148144                  	);
148145                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148146     1/1          		if ( ! Sys_Clk_RstN )
148147     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
148148     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148149     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
148150                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148151     1/1          		if ( ! Sys_Clk_RstN )
148152     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
148153     1/1          		else if ( HdrCe_0 )
148154     1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_261992_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2984.html#inst_tag_261992" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148011
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_261992_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2984.html#inst_tag_261992" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">188</td>
<td class="rt">15.46 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">106</td>
<td class="rt">17.43 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">82</td>
<td class="rt">13.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">188</td>
<td class="rt">15.46 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">106</td>
<td class="rt">17.43 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">82</td>
<td class="rt">13.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[16:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:59]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[144:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[148:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[158:149]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[164:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[187:165]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[190:188]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[196:191]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[197]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[199:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[200]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[201]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[206:202]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[208:207]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[209]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[210]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[211]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[212]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[215:214]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[217:216]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[219:218]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[144:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[148:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[158:149]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[164:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[187:165]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[190:188]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[196:191]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[197]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[199:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[200]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[201]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[206:202]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[208:207]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[209]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[210]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[211]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[212]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[215:214]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[217:216]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:218]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_261992_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2984.html#inst_tag_261992" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">148011</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">148091</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148037</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148103</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148113</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148118</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148128</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148146</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148151</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148011     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148091     	assign HdrReg_Addr =
           	                    
148092     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
148093     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
148094     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148037     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148038     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
148039     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148040     			u_a43 <= #1.0 ( u_e072 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148103     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148104     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
148105     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148106     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148108     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148109     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
148110     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148111     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148113     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148114     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148115     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148116     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148119     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
148120     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148121     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148124     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
148125     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
148126     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148129     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148130     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148131     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148146     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148147     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
148148     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148149     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148151     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148152     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
148153     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148154     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_261994'>
<a name="inst_tag_261994_Line"></a>
<b>Line Coverage for Instance : <a href="mod2984.html#inst_tag_261994" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148037</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148103</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148118</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148146</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148151</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
148036                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148037     1/1          		if ( ! Sys_Clk_RstN )
148038     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
148039     1/1          		else if ( HdrCe_0 )
148040     1/1          			u_a43 &lt;= #1.0 ( u_e072 );
                        MISSING_ELSE
148041                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
148042                  		.Clk( Sys_Clk )
148043                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148044                  	,	.Clk_En( Sys_Clk_En )
148045                  	,	.Clk_EnS( Sys_Clk_EnS )
148046                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148047                  	,	.Clk_RstN( Sys_Clk_RstN )
148048                  	,	.Clk_Tm( Sys_Clk_Tm )
148049                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
148050                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
148051                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
148052                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
148053                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
148054                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
148055                  	,	.CurState( u_bdb6 )
148056                  	,	.NextState( u_b9ec )
148057                  	);
148058                  	assign CurState = u_bdb6;
148059                  	assign Sm_IDLE = CurState == 2'b00;
148060                  	assign Sm_ERR = CurState == 2'b10;
148061                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
148062                  	assign HdrSel_0 = SampleHdr;
148063                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
148064                  	assign HdrReg1_RouteId = u_7c15;
148065                  	assign HdrReg_RouteId = HdrReg1_RouteId;
148066                  	assign HdrReg1_Opc = u_ad40;
148067                  	assign HdrReg_Opc = HdrReg1_Opc;
148068                  	assign HdrReg1_Len1 = u_c280;
148069                  	assign HdrReg_Len1 = HdrReg1_Len1;
148070                  	assign HdrReg1_Addr = u_5057;
148071                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
148072                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
148073                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
148074                  	assign PreDataCe_0 = FirstDataCy;
148075                  	assign PreDataFld = PreDataWord_0;
148076                  	assign u_3795 = PreDataFld;
148077                  	assign u_828c = u_3795 [127:96];
148078                  	assign upreStrm_AddrLsb = u_828c [18:12];
148079                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
148080                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
148081                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
148082                  	assign RxPld = Rx_Data [145:0];
148083                  	assign u_324d = RxPld [143:0];
148084                  	assign u_2393 = u_324d;
148085                  	assign u_e423 = u_2393 [142:139];
148086                  	assign u_b175 = u_e423;
148087                  	assign IsStrmFld = u_b175 == 4'b1101;
148088                  	assign u_606e = Rx_Data [201:198];
148089                  	assign u_5878 = Rx_Data [195:189];
148090                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
148091                  	assign HdrReg_Addr =
148092                  		ObsStrm ?
148093                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
148094                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
148095                  	assign HdrReg1_User = u_9d98;
148096                  	assign HdrReg_User = HdrReg1_User;
148097                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
148098                  	assign Sm_HDR = CurState == 2'b01;
148099                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
148100                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
148101                  	assign ObsTx_Data = { ObsLcl_Data };
148102                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148103     1/1          		if ( ! Sys_Clk_RstN )
148104     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
148105     1/1          		else if ( HdrCe_0 )
148106     1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );
                        MISSING_ELSE
148107                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148108     1/1          		if ( ! Sys_Clk_RstN )
148109     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
148110     1/1          		else if ( HdrCe_0 )
148111     1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );
                        MISSING_ELSE
148112                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148113     1/1          		if ( ! Sys_Clk_RstN )
148114     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
148115     1/1          		else if ( HdrCe_0 )
148116     1/1          			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );
                        MISSING_ELSE
148117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148118     1/1          		if ( ! Sys_Clk_RstN )
148119     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
148120     1/1          		else if ( HdrCe_0 )
148121     1/1          			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );
                        MISSING_ELSE
148122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148123     1/1          		if ( ! Sys_Clk_RstN )
148124     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
148125     1/1          		else if ( PreDataCe_0 )
148126     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
148127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148128     1/1          		if ( ! Sys_Clk_RstN )
148129     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
148130     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148131     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
148132                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
148133                  		.Clk( Sys_Clk )
148134                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148135                  	,	.Clk_En( Sys_Clk_En )
148136                  	,	.Clk_EnS( Sys_Clk_EnS )
148137                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148138                  	,	.Clk_RstN( Sys_Clk_RstN )
148139                  	,	.Clk_Tm( Sys_Clk_Tm )
148140                  	,	.En( Rx_Vld &amp; Rx_Rdy )
148141                  	,	.O( OnGoingStrm )
148142                  	,	.Reset( CurIsUnLock )
148143                  	,	.Set( CurIsStrm )
148144                  	);
148145                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148146     1/1          		if ( ! Sys_Clk_RstN )
148147     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
148148     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148149     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
148150                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148151     1/1          		if ( ! Sys_Clk_RstN )
148152     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
148153     1/1          		else if ( HdrCe_0 )
148154     1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_261994_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2984.html#inst_tag_261994" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148011
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_261994_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2984.html#inst_tag_261994" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">762</td>
<td class="rt">62.66 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">386</td>
<td class="rt">63.49 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">376</td>
<td class="rt">61.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">762</td>
<td class="rt">62.66 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">386</td>
<td class="rt">63.49 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">376</td>
<td class="rt">61.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[143:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[148:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[158:149]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[164:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[187:165]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[191:188]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[196:192]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[197]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[199:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[200]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[201]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[206:202]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[208:207]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[209]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[212:210]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[219:214]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[143:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[148:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[158:149]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[164:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[187:165]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[191:188]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[196:192]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[197]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[199:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[200]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[201]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[206:202]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[208:207]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[209]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[212:210]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:214]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_261994_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2984.html#inst_tag_261994" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">148011</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">148091</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148037</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148103</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148113</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148118</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148128</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148146</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148151</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148011     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148091     	assign HdrReg_Addr =
           	                    
148092     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
148093     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
148094     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148037     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148038     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
148039     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148040     			u_a43 <= #1.0 ( u_e072 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148103     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148104     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
148105     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148106     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148108     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148109     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
148110     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148111     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148113     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148114     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148115     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148116     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148119     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
148120     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148121     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148124     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
148125     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
148126     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148129     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148130     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148131     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148146     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148147     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
148148     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148149     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148151     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148152     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
148153     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148154     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_261991'>
<a name="inst_tag_261991_Line"></a>
<b>Line Coverage for Instance : <a href="mod2984.html#inst_tag_261991" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148037</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148103</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148118</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148146</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148151</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
148036                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148037     1/1          		if ( ! Sys_Clk_RstN )
148038     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
148039     1/1          		else if ( HdrCe_0 )
148040     1/1          			u_a43 &lt;= #1.0 ( u_e072 );
                        MISSING_ELSE
148041                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
148042                  		.Clk( Sys_Clk )
148043                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148044                  	,	.Clk_En( Sys_Clk_En )
148045                  	,	.Clk_EnS( Sys_Clk_EnS )
148046                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148047                  	,	.Clk_RstN( Sys_Clk_RstN )
148048                  	,	.Clk_Tm( Sys_Clk_Tm )
148049                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
148050                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
148051                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
148052                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
148053                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
148054                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
148055                  	,	.CurState( u_bdb6 )
148056                  	,	.NextState( u_b9ec )
148057                  	);
148058                  	assign CurState = u_bdb6;
148059                  	assign Sm_IDLE = CurState == 2'b00;
148060                  	assign Sm_ERR = CurState == 2'b10;
148061                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
148062                  	assign HdrSel_0 = SampleHdr;
148063                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
148064                  	assign HdrReg1_RouteId = u_7c15;
148065                  	assign HdrReg_RouteId = HdrReg1_RouteId;
148066                  	assign HdrReg1_Opc = u_ad40;
148067                  	assign HdrReg_Opc = HdrReg1_Opc;
148068                  	assign HdrReg1_Len1 = u_c280;
148069                  	assign HdrReg_Len1 = HdrReg1_Len1;
148070                  	assign HdrReg1_Addr = u_5057;
148071                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
148072                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
148073                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
148074                  	assign PreDataCe_0 = FirstDataCy;
148075                  	assign PreDataFld = PreDataWord_0;
148076                  	assign u_3795 = PreDataFld;
148077                  	assign u_828c = u_3795 [127:96];
148078                  	assign upreStrm_AddrLsb = u_828c [18:12];
148079                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
148080                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
148081                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
148082                  	assign RxPld = Rx_Data [145:0];
148083                  	assign u_324d = RxPld [143:0];
148084                  	assign u_2393 = u_324d;
148085                  	assign u_e423 = u_2393 [142:139];
148086                  	assign u_b175 = u_e423;
148087                  	assign IsStrmFld = u_b175 == 4'b1101;
148088                  	assign u_606e = Rx_Data [201:198];
148089                  	assign u_5878 = Rx_Data [195:189];
148090                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
148091                  	assign HdrReg_Addr =
148092                  		ObsStrm ?
148093                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
148094                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
148095                  	assign HdrReg1_User = u_9d98;
148096                  	assign HdrReg_User = HdrReg1_User;
148097                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
148098                  	assign Sm_HDR = CurState == 2'b01;
148099                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
148100                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
148101                  	assign ObsTx_Data = { ObsLcl_Data };
148102                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148103     1/1          		if ( ! Sys_Clk_RstN )
148104     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
148105     1/1          		else if ( HdrCe_0 )
148106     1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );
                        MISSING_ELSE
148107                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148108     1/1          		if ( ! Sys_Clk_RstN )
148109     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
148110     1/1          		else if ( HdrCe_0 )
148111     1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );
                        MISSING_ELSE
148112                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148113     1/1          		if ( ! Sys_Clk_RstN )
148114     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
148115     1/1          		else if ( HdrCe_0 )
148116     1/1          			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );
                        MISSING_ELSE
148117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148118     1/1          		if ( ! Sys_Clk_RstN )
148119     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
148120     1/1          		else if ( HdrCe_0 )
148121     1/1          			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );
                        MISSING_ELSE
148122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148123     1/1          		if ( ! Sys_Clk_RstN )
148124     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
148125     1/1          		else if ( PreDataCe_0 )
148126     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
148127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148128     1/1          		if ( ! Sys_Clk_RstN )
148129     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
148130     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148131     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
148132                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
148133                  		.Clk( Sys_Clk )
148134                  	,	.Clk_ClkS( Sys_Clk_ClkS )
148135                  	,	.Clk_En( Sys_Clk_En )
148136                  	,	.Clk_EnS( Sys_Clk_EnS )
148137                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
148138                  	,	.Clk_RstN( Sys_Clk_RstN )
148139                  	,	.Clk_Tm( Sys_Clk_Tm )
148140                  	,	.En( Rx_Vld &amp; Rx_Rdy )
148141                  	,	.O( OnGoingStrm )
148142                  	,	.Reset( CurIsUnLock )
148143                  	,	.Set( CurIsStrm )
148144                  	);
148145                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148146     1/1          		if ( ! Sys_Clk_RstN )
148147     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
148148     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
148149     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
148150                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
148151     1/1          		if ( ! Sys_Clk_RstN )
148152     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
148153     1/1          		else if ( HdrCe_0 )
148154     1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_261991_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2984.html#inst_tag_261991" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148011
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148091
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_261991_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2984.html#inst_tag_261991" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">804</td>
<td class="rt">66.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">409</td>
<td class="rt">67.27 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">395</td>
<td class="rt">64.97 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">804</td>
<td class="rt">66.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">409</td>
<td class="rt">67.27 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">395</td>
<td class="rt">64.97 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[143:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[148:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[158:149]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[164:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[187:165]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[194:188]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[195]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[197:196]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[199:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[200]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[201]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[202]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[208:203]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[211:209]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[212]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[214]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[218:215]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[219]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[143:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[148:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[158:149]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[164:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[187:165]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[194:188]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[195]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[197:196]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[199:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[200]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[201]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[202]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[208:203]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[211:209]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[212]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[214]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[218:215]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_261991_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2984.html#inst_tag_261991" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">148011</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">148091</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148037</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148103</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148113</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148118</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148128</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148146</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148151</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148011     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148091     	assign HdrReg_Addr =
           	                    
148092     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
148093     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
148094     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148037     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148038     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
148039     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148040     			u_a43 <= #1.0 ( u_e072 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148103     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148104     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
148105     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148106     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148108     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148109     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
148110     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148111     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148113     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148114     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148115     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148116     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148119     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
148120     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148121     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148124     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
148125     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
148126     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148129     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
148130     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148131     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148146     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148147     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
148148     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
148149     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148151     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
148152     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
148153     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
148154     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_261991">
    <li>
      <a href="#inst_tag_261991_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_261991_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_261991_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_261991_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_261992">
    <li>
      <a href="#inst_tag_261992_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_261992_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_261992_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_261992_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_261993">
    <li>
      <a href="#inst_tag_261993_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_261993_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_261993_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_261993_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_261994">
    <li>
      <a href="#inst_tag_261994_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_261994_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_261994_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_261994_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_E_U_U_628bfc7c">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
