`timescale 1ns / 1ps


//5bit left to right shift register
module LR_5bit_Shift(so,clk,rst,si);
input si,clk,rst;
output so;
reg [4:0]sr;
always@(posedge clk,negedge rst)
    if(!rst)
        sr<=5'd0;
    else
        sr<={sr[3:0],si};
    assign so=sr[4];
endmodule
