

================================================================
== Synthesis Summary Report of 'srcnn'
================================================================
+ General Information: 
    * Date:           Sun Sep 28 13:51:37 2025
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        srcnn_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+------------+-----------+----------+------------+------+----------+---------------+---------+------------+-----------+-----+
    |         Modules         | Issue|      |  Latency   |  Latency  | Iteration|            | Trip |          |               |         |            |           |     |
    |         & Loops         | Type | Slack|  (cycles)  |    (ns)   |  Latency |  Interval  | Count| Pipelined|     BRAM      |   DSP   |     FF     |    LUT    | URAM|
    +-------------------------+------+------+------------+-----------+----------+------------+------+----------+---------------+---------+------------+-----------+-----+
    |+ srcnn                  |     -|  0.28|  4831846568|  4.832e+10|         -|  4831846569|     -|        no|  11064 (3841%)|  5 (~0%)|  1680 (~0%)|  2903 (2%)|    -|
    | + conv1                 |     -|  0.28|  3117071233|  3.117e+10|         -|  3117071233|     -|        no|              -|        -|   386 (~0%)|  632 (~0%)|    -|
    |  o VITIS_LOOP_11_1      |     -|  7.30|  3117071232|  3.117e+10|  48704238|           -|    64|        no|              -|        -|           -|          -|    -|
    |   o VITIS_LOOP_12_2     |     -|  7.30|    48704235|  4.870e+08|    190997|           -|   255|        no|              -|        -|           -|          -|    -|
    |    o VITIS_LOOP_13_3    |     -|  7.30|      190995|  1.910e+06|       749|           -|   255|        no|              -|        -|           -|          -|    -|
    |     o VITIS_LOOP_18_5   |     -|  7.30|         747|  7.470e+03|        83|           -|     9|        no|              -|        -|           -|          -|    -|
    |      o VITIS_LOOP_29_6  |     -|  7.30|          81|    810.000|         9|           -|     9|        no|              -|        -|           -|          -|    -|
    | + conv2                 |     -|  0.28|  1202718817|  1.203e+10|         -|  1202718817|     -|        no|              -|        -|   311 (~0%)|  436 (~0%)|    -|
    |  o VITIS_LOOP_10_1      |     -|  7.30|  1202718816|  1.203e+10|  37584963|           -|    32|        no|              -|        -|           -|          -|    -|
    |   o VITIS_LOOP_11_2     |     -|  7.30|    37584960|  3.758e+08|    147392|           -|   255|        no|              -|        -|           -|          -|    -|
    |    o VITIS_LOOP_12_3    |     -|  7.30|      147390|  1.474e+06|       578|           -|   255|        no|              -|        -|           -|          -|    -|
    |     o VITIS_LOOP_15_4   |     -|  7.30|         576|  5.760e+03|         9|           -|    64|        no|              -|        -|           -|          -|    -|
    | + conv3                 |     -|  0.28|   493280161|  4.933e+09|         -|   493280161|     -|        no|              -|        -|   366 (~0%)|  605 (~0%)|    -|
    |  o VITIS_LOOP_13_2      |     -|  7.30|   493280160|  4.933e+09|   1934432|           -|   255|        no|              -|        -|           -|          -|    -|
    |   o VITIS_LOOP_14_3     |     -|  7.30|     1934430|  1.934e+07|      7586|           -|   255|        no|              -|        -|           -|          -|    -|
    |    o VITIS_LOOP_18_4    |     -|  7.30|        7584|  7.584e+04|       237|           -|    32|        no|              -|        -|           -|          -|    -|
    |     o VITIS_LOOP_19_5   |     -|  7.30|         235|  2.350e+03|        47|           -|     5|        no|              -|        -|           -|          -|    -|
    |      o VITIS_LOOP_30_6  |     -|  7.30|          45|    450.000|         9|           -|     5|        no|              -|        -|           -|          -|    -|
    | o VITIS_LOOP_18_1       |     -|  7.30|    12517568|  1.252e+08|    195587|           -|    64|        no|              -|        -|           -|          -|    -|
    |  o VITIS_LOOP_19_2      |     -|  7.30|      195585|  1.956e+06|       767|           -|   255|        no|              -|        -|           -|          -|    -|
    |   o VITIS_LOOP_20_3     |     -|  7.30|         765|  7.650e+03|         3|           -|   255|        no|              -|        -|           -|          -|    -|
    | o VITIS_LOOP_30_4       |     -|  7.30|     6258784|  6.259e+07|    195587|           -|    32|        no|              -|        -|           -|          -|    -|
    |  o VITIS_LOOP_31_5      |     -|  7.30|      195585|  1.956e+06|       767|           -|   255|        no|              -|        -|           -|          -|    -|
    |   o VITIS_LOOP_32_6     |     -|  7.30|         765|  7.650e+03|         3|           -|   255|        no|              -|        -|           -|          -|    -|
    +-------------------------+------+------+------------+-----------+----------+------------+------+----------+---------------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------+-----------+----------+
| Port                   | Direction | Bitwidth |
+------------------------+-----------+----------+
| conv1_biases_address0  | out       | 6        |
| conv1_biases_q0        | in        | 32       |
| conv1_weights_address0 | out       | 13       |
| conv1_weights_q0       | in        | 32       |
| conv2_biases_address0  | out       | 5        |
| conv2_biases_q0        | in        | 32       |
| conv2_weights_address0 | out       | 11       |
| conv2_weights_q0       | in        | 32       |
| conv3_weights_address0 | out       | 10       |
| conv3_weights_q0       | in        | 32       |
| input_ftmap_address0   | out       | 16       |
| input_ftmap_q0         | in        | 32       |
| output_ftmap_address0  | out       | 16       |
| output_ftmap_d0        | out       | 32       |
+------------------------+-----------+----------+

* Other Ports
+--------------+---------+-----------+----------+
| Port         | Mode    | Direction | Bitwidth |
+--------------+---------+-----------+----------+
| conv3_biases | ap_none | in        | 32       |
+--------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| input_ftmap   | in        | float*   |
| conv1_weights | in        | float*   |
| conv1_biases  | in        | float*   |
| conv2_weights | in        | float*   |
| conv2_biases  | in        | float*   |
| conv3_weights | in        | float*   |
| conv3_biases  | in        | float*   |
| output_ftmap  | out       | float*   |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+------------------------+---------+----------+
| Argument      | HW Interface           | HW Type | HW Usage |
+---------------+------------------------+---------+----------+
| input_ftmap   | input_ftmap_address0   | port    | offset   |
| input_ftmap   | input_ftmap_ce0        | port    |          |
| input_ftmap   | input_ftmap_q0         | port    |          |
| conv1_weights | conv1_weights_address0 | port    | offset   |
| conv1_weights | conv1_weights_ce0      | port    |          |
| conv1_weights | conv1_weights_q0       | port    |          |
| conv1_biases  | conv1_biases_address0  | port    | offset   |
| conv1_biases  | conv1_biases_ce0       | port    |          |
| conv1_biases  | conv1_biases_q0        | port    |          |
| conv2_weights | conv2_weights_address0 | port    | offset   |
| conv2_weights | conv2_weights_ce0      | port    |          |
| conv2_weights | conv2_weights_q0       | port    |          |
| conv2_biases  | conv2_biases_address0  | port    | offset   |
| conv2_biases  | conv2_biases_ce0       | port    |          |
| conv2_biases  | conv2_biases_q0        | port    |          |
| conv3_weights | conv3_weights_address0 | port    | offset   |
| conv3_weights | conv3_weights_ce0      | port    |          |
| conv3_weights | conv3_weights_q0       | port    |          |
| conv3_biases  | conv3_biases           | port    |          |
| output_ftmap  | output_ftmap_address0  | port    | offset   |
| output_ftmap  | output_ftmap_ce0       | port    |          |
| output_ftmap  | output_ftmap_we0       | port    |          |
| output_ftmap  | output_ftmap_d0        | port    |          |
+---------------+------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------+-----+--------+------------+-----+--------+---------+
| + srcnn                 | 5   |        |            |     |        |         |
|   sub_ln21_fu_260_p2    | -   |        | sub_ln21   | sub | fabric | 0       |
|   add_ln18_fu_276_p2    | -   |        | add_ln18   | add | fabric | 0       |
|   add_ln21_fu_291_p2    | -   |        | add_ln21   | add | fabric | 0       |
|   sub_ln21_1_fu_312_p2  | -   |        | sub_ln21_1 | sub | fabric | 0       |
|   add_ln19_fu_324_p2    | -   |        | add_ln19   | add | fabric | 0       |
|   add_ln21_1_fu_338_p2  | -   |        | add_ln21_1 | add | fabric | 0       |
|   add_ln20_fu_354_p2    | -   |        | add_ln20   | add | fabric | 0       |
|   sub_ln33_fu_419_p2    | -   |        | sub_ln33   | sub | fabric | 0       |
|   add_ln30_fu_435_p2    | -   |        | add_ln30   | add | fabric | 0       |
|   add_ln33_fu_450_p2    | -   |        | add_ln33   | add | fabric | 0       |
|   sub_ln33_1_fu_471_p2  | -   |        | sub_ln33_1 | sub | fabric | 0       |
|   add_ln31_fu_483_p2    | -   |        | add_ln31   | add | fabric | 0       |
|   add_ln33_1_fu_497_p2  | -   |        | add_ln33_1 | add | fabric | 0       |
|   add_ln32_fu_513_p2    | -   |        | add_ln32   | add | fabric | 0       |
|  + conv1                | 0   |        |            |     |        |         |
|    sub_ln46_fu_249_p2   | -   |        | sub_ln46   | sub | fabric | 0       |
|    add_ln40_fu_271_p2   | -   |        | add_ln40   | add | fabric | 0       |
|    add_ln11_fu_283_p2   | -   |        | add_ln11   | add | fabric | 0       |
|    add_ln46_fu_297_p2   | -   |        | add_ln46   | add | fabric | 0       |
|    sub_ln46_1_fu_318_p2 | -   |        | sub_ln46_1 | sub | fabric | 0       |
|    add_ln12_fu_334_p2   | -   |        | add_ln12   | add | fabric | 0       |
|    add_ln46_1_fu_348_p2 | -   |        | add_ln46_1 | add | fabric | 0       |
|    add_ln13_fu_368_p2   | -   |        | add_ln13   | add | fabric | 0       |
|    add_ln40_1_fu_378_p2 | -   |        | add_ln40_1 | add | fabric | 0       |
|    add_ln40_2_fu_399_p2 | -   |        | add_ln40_2 | add | fabric | 0       |
|    add_ln18_fu_411_p2   | -   |        | add_ln18   | add | fabric | 0       |
|    add_ln19_fu_417_p2   | -   |        | add_ln19   | add | fabric | 0       |
|    add_ln19_1_fu_427_p2 | -   |        | add_ln19_1 | add | fabric | 0       |
|    add_ln23_fu_450_p2   | -   |        | add_ln23   | add | fabric | 0       |
|    sub_ln40_fu_490_p2   | -   |        | sub_ln40   | sub | fabric | 0       |
|    add_ln40_3_fu_500_p2 | -   |        | add_ln40_3 | add | fabric | 0       |
|    add_ln29_fu_516_p2   | -   |        | add_ln29   | add | fabric | 0       |
|    add_ln30_fu_522_p2   | -   |        | add_ln30   | add | fabric | 0       |
|    add_ln30_1_fu_532_p2 | -   |        | add_ln30_1 | add | fabric | 0       |
|    add_ln40_4_fu_585_p2 | -   |        | add_ln40_4 | add | fabric | 0       |
|  + conv2                | 0   |        |            |     |        |         |
|    sub_ln20_fu_209_p2   | -   |        | sub_ln20   | sub | fabric | 0       |
|    add_ln10_fu_233_p2   | -   |        | add_ln10   | add | fabric | 0       |
|    add_ln20_fu_251_p2   | -   |        | add_ln20   | add | fabric | 0       |
|    sub_ln20_1_fu_272_p2 | -   |        | sub_ln20_1 | sub | fabric | 0       |
|    add_ln11_fu_284_p2   | -   |        | add_ln11   | add | fabric | 0       |
|    add_ln20_2_fu_302_p2 | -   |        | add_ln20_2 | add | fabric | 0       |
|    add_ln12_fu_318_p2   | -   |        | add_ln12   | add | fabric | 0       |
|    sub_ln17_fu_344_p2   | -   |        | sub_ln17   | sub | fabric | 0       |
|    add_ln17_fu_354_p2   | -   |        | add_ln17   | add | fabric | 0       |
|    add_ln17_2_fu_391_p2 | -   |        | add_ln17_2 | add | fabric | 0       |
|    add_ln15_fu_407_p2   | -   |        | add_ln15   | add | fabric | 0       |
|  + conv3                | 0   |        |            |     |        |         |
|    sub_ln46_fu_239_p2   | -   |        | sub_ln46   | sub | fabric | 0       |
|    add_ln13_fu_255_p2   | -   |        | add_ln13   | add | fabric | 0       |
|    add_ln46_fu_265_p2   | -   |        | add_ln46   | add | fabric | 0       |
|    add_ln14_fu_285_p2   | -   |        | add_ln14   | add | fabric | 0       |
|    sub_ln41_fu_315_p2   | -   |        | sub_ln41   | sub | fabric | 0       |
|    add_ln41_fu_337_p2   | -   |        | add_ln41   | add | fabric | 0       |
|    add_ln18_fu_349_p2   | -   |        | add_ln18   | add | fabric | 0       |
|    add_ln41_1_fu_364_p2 | -   |        | add_ln41_1 | add | fabric | 0       |
|    add_ln41_2_fu_385_p2 | -   |        | add_ln41_2 | add | fabric | 0       |
|    add_ln19_fu_397_p2   | -   |        | add_ln19   | add | fabric | 0       |
|    add_ln20_fu_403_p2   | -   |        | add_ln20   | add | fabric | 0       |
|    add_ln20_1_fu_413_p2 | -   |        | add_ln20_1 | add | fabric | 0       |
|    add_ln41_3_fu_466_p2 | -   |        | add_ln41_3 | add | fabric | 0       |
|    sub_ln41_1_fu_487_p2 | -   |        | sub_ln41_1 | sub | fabric | 0       |
|    add_ln41_4_fu_497_p2 | -   |        | add_ln41_4 | add | fabric | 0       |
|    add_ln30_fu_513_p2   | -   |        | add_ln30   | add | fabric | 0       |
|    add_ln31_fu_519_p2   | -   |        | add_ln31   | add | fabric | 0       |
|    add_ln31_1_fu_529_p2 | -   |        | add_ln31_1 | add | fabric | 0       |
|    add_ln41_5_fu_582_p2 | -   |        | add_ln41_5 | add | fabric | 0       |
+-------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+-------+------+--------+----------+---------+------+---------+
| Name      | BRAM  | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+-------+------+--------+----------+---------+------+---------+
| + srcnn   | 11064 | 0    |        |          |         |      |         |
|   feat1_U | 7374  | -    |        | feat1    | ram_1p  | auto | 1       |
|   feat2_U | 3690  | -    |        | feat2    | ram_1p  | auto | 1       |
+-----------+-------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------+
| Type     | Options | Location                  |
+----------+---------+---------------------------+
| pipeline | off     | src/conv1.cpp:9 in conv1  |
| pipeline | off     | src/conv2.cpp:9 in conv2  |
| pipeline | off     | src/conv3.cpp:9 in conv3  |
| pipeline | off     | src/srcnn.cpp:12 in srcnn |
+----------+---------+---------------------------+


