

================================================================
== Vivado HLS Report for 'xtea'
================================================================
* Date:           Wed Oct  2 21:43:12 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        xtea_cpp_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.656|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 2  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1478|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    128|    -|
|Register         |        -|      -|     628|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     628|   1606|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln55_1_fu_362_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln55_fu_352_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln57_1_fu_378_p2     |     +    |      0|  0|  17|          12|          13|
    |add_ln67_1_fu_505_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln67_2_fu_500_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln67_fu_494_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln85_1_fu_644_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln85_fu_634_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln87_1_fu_660_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln97_1_fu_769_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln97_2_fu_764_p2     |     +    |      0|  0|  32|          31|          32|
    |add_ln97_fu_758_p2       |     +    |      0|  0|  39|          32|          32|
    |i_2_fu_260_p2            |     +    |      0|  0|  15|           6|           1|
    |i_fu_528_p2              |     +    |      0|  0|  15|           6|           1|
    |sum_2_fu_372_p2          |     +    |      0|  0|  44|          32|          37|
    |sum_fu_654_p2            |     +    |      0|  0|  45|          33|          38|
    |v0_fu_462_p2             |     +    |      0|  0|  39|          32|          32|
    |v1_2_fu_516_p2           |     +    |      0|  0|  39|          32|          32|
    |v0_2_fu_780_p2           |     -    |      0|  0|  39|          32|          32|
    |v1_fu_726_p2             |     -    |      0|  0|  39|          32|          32|
    |and_ln49_fu_294_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln61_fu_426_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln79_fu_576_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln91_fu_690_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln44_fu_254_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln47_fu_270_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln49_fu_276_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln51_fu_282_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln59_fu_402_p2      |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln61_fu_408_p2      |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln63_fu_414_p2      |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln75_fu_522_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln77_fu_552_p2      |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln79_fu_558_p2      |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln81_fu_564_p2      |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln89_fu_666_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln91_fu_672_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln93_fu_678_p2      |   icmp   |      0|  0|   9|           2|           3|
    |or_ln49_fu_306_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln61_fu_438_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln79_fu_588_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln91_fu_702_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln49_1_fu_312_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln49_2_fu_318_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln49_fu_300_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln61_1_fu_444_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln61_2_fu_450_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln61_fu_432_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln79_1_fu_594_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln79_2_fu_600_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln79_fu_582_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln91_1_fu_708_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln91_2_fu_714_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln91_fu_696_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln47_fu_288_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln55_1_fu_458_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln55_fu_346_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln59_fu_420_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln67_1_fu_510_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln67_fu_488_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln77_fu_570_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln85_1_fu_722_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln85_fu_628_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln89_fu_684_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln97_1_fu_774_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln97_fu_752_p2       |    xor   |      0|  0|  32|          32|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|1478|         920|        1274|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  38|          7|    1|          7|
    |i_0_reg_157    |   9|          2|    6|         12|
    |i_1_reg_199    |   9|          2|    6|         12|
    |sum_0_reg_146  |   9|          2|   37|         74|
    |sum_1_reg_188  |   9|          2|   38|         76|
    |v0_0_reg_168   |   9|          2|   32|         64|
    |v0_1_reg_210   |   9|          2|   32|         64|
    |v0_3_reg_230   |   9|          2|   32|         64|
    |v1_0_reg_178   |   9|          2|   32|         64|
    |v1_1_reg_220   |   9|          2|   32|         64|
    |v1_3_reg_242   |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 128|         27|  280|        565|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln55_1_reg_851     |  32|   0|   32|          0|
    |add_ln55_reg_841       |  32|   0|   32|          0|
    |add_ln85_1_reg_894     |  32|   0|   32|          0|
    |add_ln85_reg_884       |  32|   0|   32|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |i_0_reg_157            |   6|   0|    6|          0|
    |i_1_reg_199            |   6|   0|    6|          0|
    |i_2_reg_836            |   6|   0|    6|          0|
    |i_reg_879              |   6|   0|    6|          0|
    |select_ln61_2_reg_861  |  32|   0|   32|          0|
    |select_ln91_2_reg_904  |  32|   0|   32|          0|
    |sum_0_reg_146          |  37|   0|   37|          0|
    |sum_1_reg_188          |  38|   0|   38|          0|
    |sum_2_reg_856          |  37|   0|   37|          0|
    |sum_reg_899            |  38|   0|   38|          0|
    |trunc_ln55_reg_846     |  32|   0|   32|          0|
    |trunc_ln85_reg_889     |  32|   0|   32|          0|
    |v0_0_reg_168           |  32|   0|   32|          0|
    |v0_1_reg_210           |  32|   0|   32|          0|
    |v0_3_reg_230           |  32|   0|   32|          0|
    |v1_0_reg_178           |  32|   0|   32|          0|
    |v1_1_reg_220           |  32|   0|   32|          0|
    |v1_3_reg_242           |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 628|   0|  628|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     xtea     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     xtea     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     xtea     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     xtea     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     xtea     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     xtea     | return value |
|word0           |  in |   32|   ap_none  |     word0    |    scalar    |
|word1           |  in |   32|   ap_none  |     word1    |    scalar    |
|key0            |  in |   32|   ap_none  |     key0     |    scalar    |
|key1            |  in |   32|   ap_none  |     key1     |    scalar    |
|key2            |  in |   32|   ap_none  |     key2     |    scalar    |
|key3            |  in |   32|   ap_none  |     key3     |    scalar    |
|mode            |  in |    1|   ap_none  |     mode     |    scalar    |
|result0         | out |   32|   ap_vld   |    result0   |    pointer   |
|result0_ap_vld  | out |    1|   ap_vld   |    result0   |    pointer   |
|result1         | out |   32|   ap_vld   |    result1   |    pointer   |
|result1_ap_vld  | out |    1|   ap_vld   |    result1   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 6 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %word0) nounwind, !map !26"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %word1) nounwind, !map !32"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %key0) nounwind, !map !36"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %key1) nounwind, !map !40"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %key2) nounwind, !map !44"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %key3) nounwind, !map !48"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode) nounwind, !map !52"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %result0) nounwind, !map !56"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %result1) nounwind, !map !60"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @xtea_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mode_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %mode) nounwind" [xtea.cpp:28]   --->   Operation 17 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%key3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key3) nounwind" [xtea.cpp:28]   --->   Operation 18 'read' 'key3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%key2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key2) nounwind" [xtea.cpp:28]   --->   Operation 19 'read' 'key2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%key1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key1) nounwind" [xtea.cpp:28]   --->   Operation 20 'read' 'key1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%key0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key0) nounwind" [xtea.cpp:28]   --->   Operation 21 'read' 'key0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%word1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %word1) nounwind" [xtea.cpp:28]   --->   Operation 22 'read' 'word1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%word0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %word0) nounwind" [xtea.cpp:28]   --->   Operation 23 'read' 'word0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %mode_read, label %.preheader.preheader, label %.preheader1.preheader" [xtea.cpp:41]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader1" [xtea.cpp:44]   --->   Operation 25 'br' <Predicate = (!mode_read)> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [xtea.cpp:75]   --->   Operation 26 'br' <Predicate = (mode_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.73>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sum_0 = phi i37 [ %sum_2, %_ifconv ], [ 0, %.preheader1.preheader ]"   --->   Operation 27 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i_2, %_ifconv ], [ 0, %.preheader1.preheader ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%v0_0 = phi i32 [ %v0, %_ifconv ], [ %word0_read, %.preheader1.preheader ]"   --->   Operation 29 'phi' 'v0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%v1_0 = phi i32 [ %v1_2, %_ifconv ], [ %word1_read, %.preheader1.preheader ]"   --->   Operation 30 'phi' 'v1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "%icmp_ln44 = icmp eq i6 %i_0, -32" [xtea.cpp:44]   --->   Operation 31 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i_0, 1" [xtea.cpp:44]   --->   Operation 33 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %.loopexit.loopexit16, label %_ifconv" [xtea.cpp:44]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i37 %sum_0 to i2" [xtea.cpp:44]   --->   Operation 35 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.95ns)   --->   "%icmp_ln47 = icmp eq i2 %trunc_ln44, 0" [xtea.cpp:47]   --->   Operation 36 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.95ns)   --->   "%icmp_ln49 = icmp eq i2 %trunc_ln44, 1" [xtea.cpp:49]   --->   Operation 37 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.95ns)   --->   "%icmp_ln51 = icmp eq i2 %trunc_ln44, -2" [xtea.cpp:51]   --->   Operation 38 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln44)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%xor_ln47 = xor i1 %icmp_ln47, true" [xtea.cpp:47]   --->   Operation 39 'xor' 'xor_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %icmp_ln49, %xor_ln47" [xtea.cpp:49]   --->   Operation 40 'and' 'and_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%select_ln49 = select i1 %and_ln49, i32 %key1_read, i32 %key0_read" [xtea.cpp:49]   --->   Operation 41 'select' 'select_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%or_ln49 = or i1 %and_ln49, %icmp_ln47" [xtea.cpp:49]   --->   Operation 42 'or' 'or_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln49_1 = select i1 %icmp_ln51, i32 %key2_read, i32 %key3_read" [xtea.cpp:49]   --->   Operation 43 'select' 'select_ln49_1' <Predicate = (!icmp_ln44)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln49_2 = select i1 %or_ln49, i32 %select_ln49, i32 %select_ln49_1" [xtea.cpp:49]   --->   Operation 44 'select' 'select_ln49_2' <Predicate = (!icmp_ln44)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln55)   --->   "%shl_ln55 = shl i32 %v1_0, 4" [xtea.cpp:55]   --->   Operation 45 'shl' 'shl_ln55' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln55)   --->   "%lshr_ln2 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %v1_0, i32 5, i32 31)" [xtea.cpp:55]   --->   Operation 46 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln55)   --->   "%zext_ln55 = zext i27 %lshr_ln2 to i32" [xtea.cpp:55]   --->   Operation 47 'zext' 'zext_ln55' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln55)   --->   "%xor_ln55 = xor i32 %shl_ln55, %zext_ln55" [xtea.cpp:55]   --->   Operation 48 'xor' 'xor_ln55' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln55 = add i32 %xor_ln55, %v1_0" [xtea.cpp:55]   --->   Operation 49 'add' 'add_ln55' <Predicate = (!icmp_ln44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i37 %sum_0 to i32" [xtea.cpp:55]   --->   Operation 50 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln55_1 = add i32 %select_ln49_2, %trunc_ln55" [xtea.cpp:55]   --->   Operation 51 'add' 'add_ln55_1' <Predicate = (!icmp_ln44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i37 %sum_0 to i13" [xtea.cpp:57]   --->   Operation 52 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.75ns)   --->   "%sum_2 = add i37 2654435769, %sum_0" [xtea.cpp:57]   --->   Operation 53 'add' 'sum_2' <Predicate = (!icmp_ln44)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.67ns)   --->   "%add_ln57_1 = add i13 -1607, %trunc_ln57" [xtea.cpp:57]   --->   Operation 54 'add' 'add_ln57_1' <Predicate = (!icmp_ln44)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %add_ln57_1, i32 11, i32 12)" [xtea.cpp:59]   --->   Operation 55 'partselect' 'tmp_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%and_ln1 = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp_4, i11 0)" [xtea.cpp:59]   --->   Operation 56 'bitconcatenate' 'and_ln1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.09ns)   --->   "%icmp_ln59 = icmp eq i13 %and_ln1, 0" [xtea.cpp:59]   --->   Operation 57 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln44)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.09ns)   --->   "%icmp_ln61 = icmp eq i13 %and_ln1, 2048" [xtea.cpp:61]   --->   Operation 58 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln44)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.09ns)   --->   "%icmp_ln63 = icmp eq i13 %and_ln1, -4096" [xtea.cpp:63]   --->   Operation 59 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln44)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%xor_ln59 = xor i1 %icmp_ln59, true" [xtea.cpp:59]   --->   Operation 60 'xor' 'xor_ln59' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %icmp_ln61, %xor_ln59" [xtea.cpp:61]   --->   Operation 61 'and' 'and_ln61' <Predicate = (!icmp_ln44)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_2)   --->   "%select_ln61 = select i1 %and_ln61, i32 %key1_read, i32 %key0_read" [xtea.cpp:61]   --->   Operation 62 'select' 'select_ln61' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_2)   --->   "%or_ln61 = or i1 %and_ln61, %icmp_ln59" [xtea.cpp:61]   --->   Operation 63 'or' 'or_ln61' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln61_1 = select i1 %icmp_ln63, i32 %key2_read, i32 %key3_read" [xtea.cpp:61]   --->   Operation 64 'select' 'select_ln61_1' <Predicate = (!icmp_ln44)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln61_2 = select i1 %or_ln61, i32 %select_ln61, i32 %select_ln61_1" [xtea.cpp:61]   --->   Operation 65 'select' 'select_ln61_2' <Predicate = (!icmp_ln44)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 66 'br' <Predicate = (icmp_ln44)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.65>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node v0)   --->   "%xor_ln55_1 = xor i32 %add_ln55_1, %add_ln55" [xtea.cpp:55]   --->   Operation 67 'xor' 'xor_ln55_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.55ns) (out node of the LUT)   --->   "%v0 = add i32 %xor_ln55_1, %v0_0" [xtea.cpp:55]   --->   Operation 68 'add' 'v0' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%shl_ln67 = shl i32 %v0, 4" [xtea.cpp:67]   --->   Operation 69 'shl' 'shl_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%lshr_ln3 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %v0, i32 5, i32 31)" [xtea.cpp:67]   --->   Operation 70 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%zext_ln67 = zext i27 %lshr_ln3 to i32" [xtea.cpp:67]   --->   Operation 71 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%xor_ln67 = xor i32 %shl_ln67, %zext_ln67" [xtea.cpp:67]   --->   Operation 72 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln67 = add i32 %v0, %xor_ln67" [xtea.cpp:67]   --->   Operation 73 'add' 'add_ln67' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_2 = add i32 -1640531527, %select_ln61_2" [xtea.cpp:67]   --->   Operation 74 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln67_1 = add i32 %add_ln67_2, %trunc_ln55" [xtea.cpp:67]   --->   Operation 75 'add' 'add_ln67_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node v1_2)   --->   "%xor_ln67_1 = xor i32 %add_ln67_1, %add_ln67" [xtea.cpp:67]   --->   Operation 76 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (2.55ns) (out node of the LUT)   --->   "%v1_2 = add i32 %xor_ln67_1, %v1_0" [xtea.cpp:67]   --->   Operation 77 'add' 'v1_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader1" [xtea.cpp:44]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 6.60>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sum_1 = phi i38 [ %sum, %_ifconv8 ], [ 3337565984, %.preheader.preheader ]"   --->   Operation 79 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ %i, %_ifconv8 ], [ 0, %.preheader.preheader ]"   --->   Operation 80 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%v0_1 = phi i32 [ %v0_2, %_ifconv8 ], [ %word0_read, %.preheader.preheader ]"   --->   Operation 81 'phi' 'v0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%v1_1 = phi i32 [ %v1, %_ifconv8 ], [ %word1_read, %.preheader.preheader ]"   --->   Operation 82 'phi' 'v1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.42ns)   --->   "%icmp_ln75 = icmp eq i6 %i_1, -32" [xtea.cpp:75]   --->   Operation 83 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.82ns)   --->   "%i = add i6 %i_1, 1" [xtea.cpp:75]   --->   Operation 85 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.loopexit.loopexit, label %_ifconv8" [xtea.cpp:75]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i38.i32.i32(i38 %sum_1, i32 11, i32 12)" [xtea.cpp:77]   --->   Operation 87 'partselect' 'tmp' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp, i11 0)" [xtea.cpp:77]   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.09ns)   --->   "%icmp_ln77 = icmp eq i13 %and_ln, 0" [xtea.cpp:77]   --->   Operation 89 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (2.09ns)   --->   "%icmp_ln79 = icmp eq i13 %and_ln, 2048" [xtea.cpp:79]   --->   Operation 90 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln75)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.09ns)   --->   "%icmp_ln81 = icmp eq i13 %and_ln, -4096" [xtea.cpp:81]   --->   Operation 91 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln75)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln77 = xor i1 %icmp_ln77, true" [xtea.cpp:77]   --->   Operation 92 'xor' 'xor_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %icmp_ln79, %xor_ln77" [xtea.cpp:79]   --->   Operation 93 'and' 'and_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_2)   --->   "%select_ln79 = select i1 %and_ln79, i32 %key1_read, i32 %key0_read" [xtea.cpp:79]   --->   Operation 94 'select' 'select_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_2)   --->   "%or_ln79 = or i1 %and_ln79, %icmp_ln77" [xtea.cpp:79]   --->   Operation 95 'or' 'or_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_1 = select i1 %icmp_ln81, i32 %key2_read, i32 %key3_read" [xtea.cpp:79]   --->   Operation 96 'select' 'select_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln79_2 = select i1 %or_ln79, i32 %select_ln79, i32 %select_ln79_1" [xtea.cpp:79]   --->   Operation 97 'select' 'select_ln79_2' <Predicate = (!icmp_ln75)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%shl_ln85 = shl i32 %v0_1, 4" [xtea.cpp:85]   --->   Operation 98 'shl' 'shl_ln85' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%lshr_ln = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %v0_1, i32 5, i32 31)" [xtea.cpp:85]   --->   Operation 99 'partselect' 'lshr_ln' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%zext_ln85 = zext i27 %lshr_ln to i32" [xtea.cpp:85]   --->   Operation 100 'zext' 'zext_ln85' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%xor_ln85 = xor i32 %shl_ln85, %zext_ln85" [xtea.cpp:85]   --->   Operation 101 'xor' 'xor_ln85' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln85 = add i32 %xor_ln85, %v0_1" [xtea.cpp:85]   --->   Operation 102 'add' 'add_ln85' <Predicate = (!icmp_ln75)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i38 %sum_1 to i32" [xtea.cpp:85]   --->   Operation 103 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln85_1 = add i32 %select_ln79_2, %trunc_ln85" [xtea.cpp:85]   --->   Operation 104 'add' 'add_ln85_1' <Predicate = (!icmp_ln75)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i38 %sum_1 to i2" [xtea.cpp:87]   --->   Operation 105 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.79ns)   --->   "%sum = add i38 -2654435769, %sum_1" [xtea.cpp:87]   --->   Operation 106 'add' 'sum' <Predicate = (!icmp_ln75)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.56ns)   --->   "%add_ln87_1 = add i2 -1, %trunc_ln87" [xtea.cpp:87]   --->   Operation 107 'add' 'add_ln87_1' <Predicate = (!icmp_ln75)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.95ns)   --->   "%icmp_ln89 = icmp eq i2 %add_ln87_1, 0" [xtea.cpp:89]   --->   Operation 108 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln75)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.95ns)   --->   "%icmp_ln91 = icmp eq i2 %add_ln87_1, 1" [xtea.cpp:91]   --->   Operation 109 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln75)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.95ns)   --->   "%icmp_ln93 = icmp eq i2 %add_ln87_1, -2" [xtea.cpp:93]   --->   Operation 110 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln75)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%xor_ln89 = xor i1 %icmp_ln89, true" [xtea.cpp:89]   --->   Operation 111 'xor' 'xor_ln89' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln91 = and i1 %icmp_ln91, %xor_ln89" [xtea.cpp:91]   --->   Operation 112 'and' 'and_ln91' <Predicate = (!icmp_ln75)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_2)   --->   "%select_ln91 = select i1 %and_ln91, i32 %key1_read, i32 %key0_read" [xtea.cpp:91]   --->   Operation 113 'select' 'select_ln91' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_2)   --->   "%or_ln91 = or i1 %and_ln91, %icmp_ln89" [xtea.cpp:91]   --->   Operation 114 'or' 'or_ln91' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln91_1 = select i1 %icmp_ln93, i32 %key2_read, i32 %key3_read" [xtea.cpp:91]   --->   Operation 115 'select' 'select_ln91_1' <Predicate = (!icmp_ln75)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln91_2 = select i1 %or_ln91, i32 %select_ln91, i32 %select_ln91_1" [xtea.cpp:91]   --->   Operation 116 'select' 'select_ln91_2' <Predicate = (!icmp_ln75)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 117 'br' <Predicate = (icmp_ln75)> <Delay = 1.76>

State 5 <SV = 2> <Delay = 7.65>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node v1)   --->   "%xor_ln85_1 = xor i32 %add_ln85_1, %add_ln85" [xtea.cpp:85]   --->   Operation 118 'xor' 'xor_ln85_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (2.55ns) (out node of the LUT)   --->   "%v1 = sub i32 %v1_1, %xor_ln85_1" [xtea.cpp:85]   --->   Operation 119 'sub' 'v1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%shl_ln97 = shl i32 %v1, 4" [xtea.cpp:97]   --->   Operation 120 'shl' 'shl_ln97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%lshr_ln1 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %v1, i32 5, i32 31)" [xtea.cpp:97]   --->   Operation 121 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%zext_ln97 = zext i27 %lshr_ln1 to i32" [xtea.cpp:97]   --->   Operation 122 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%xor_ln97 = xor i32 %shl_ln97, %zext_ln97" [xtea.cpp:97]   --->   Operation 123 'xor' 'xor_ln97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln97 = add i32 %v1, %xor_ln97" [xtea.cpp:97]   --->   Operation 124 'add' 'add_ln97' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_2 = add i32 1640531527, %select_ln91_2" [xtea.cpp:97]   --->   Operation 125 'add' 'add_ln97_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln97_1 = add i32 %add_ln97_2, %trunc_ln85" [xtea.cpp:97]   --->   Operation 126 'add' 'add_ln97_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node v0_2)   --->   "%xor_ln97_1 = xor i32 %add_ln97_1, %add_ln97" [xtea.cpp:97]   --->   Operation 127 'xor' 'xor_ln97_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (2.55ns) (out node of the LUT)   --->   "%v0_2 = sub i32 %v0_1, %xor_ln97_1" [xtea.cpp:97]   --->   Operation 128 'sub' 'v0_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader" [xtea.cpp:75]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%v0_3 = phi i32 [ %v0_1, %.loopexit.loopexit ], [ %v0_0, %.loopexit.loopexit16 ]" [xtea.cpp:97]   --->   Operation 130 'phi' 'v0_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%v1_3 = phi i32 [ %v1_1, %.loopexit.loopexit ], [ %v1_0, %.loopexit.loopexit16 ]" [xtea.cpp:85]   --->   Operation 131 'phi' 'v1_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %result0, i32 %v0_3) nounwind" [xtea.cpp:101]   --->   Operation 132 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %result1, i32 %v1_3) nounwind" [xtea.cpp:102]   --->   Operation 133 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [xtea.cpp:103]   --->   Operation 134 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ word0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ word1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ result1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
mode_read         (read             ) [ 0100000]
key3_read         (read             ) [ 0011110]
key2_read         (read             ) [ 0011110]
key1_read         (read             ) [ 0011110]
key0_read         (read             ) [ 0011110]
word1_read        (read             ) [ 0111110]
word0_read        (read             ) [ 0111110]
br_ln41           (br               ) [ 0000000]
br_ln44           (br               ) [ 0111000]
br_ln75           (br               ) [ 0100110]
sum_0             (phi              ) [ 0010000]
i_0               (phi              ) [ 0010000]
v0_0              (phi              ) [ 0011111]
v1_0              (phi              ) [ 0011111]
icmp_ln44         (icmp             ) [ 0011000]
empty             (speclooptripcount) [ 0000000]
i_2               (add              ) [ 0111000]
br_ln44           (br               ) [ 0000000]
trunc_ln44        (trunc            ) [ 0000000]
icmp_ln47         (icmp             ) [ 0000000]
icmp_ln49         (icmp             ) [ 0000000]
icmp_ln51         (icmp             ) [ 0000000]
xor_ln47          (xor              ) [ 0000000]
and_ln49          (and              ) [ 0000000]
select_ln49       (select           ) [ 0000000]
or_ln49           (or               ) [ 0000000]
select_ln49_1     (select           ) [ 0000000]
select_ln49_2     (select           ) [ 0000000]
shl_ln55          (shl              ) [ 0000000]
lshr_ln2          (partselect       ) [ 0000000]
zext_ln55         (zext             ) [ 0000000]
xor_ln55          (xor              ) [ 0000000]
add_ln55          (add              ) [ 0001000]
trunc_ln55        (trunc            ) [ 0001000]
add_ln55_1        (add              ) [ 0001000]
trunc_ln57        (trunc            ) [ 0000000]
sum_2             (add              ) [ 0111000]
add_ln57_1        (add              ) [ 0000000]
tmp_4             (partselect       ) [ 0000000]
and_ln1           (bitconcatenate   ) [ 0000000]
icmp_ln59         (icmp             ) [ 0000000]
icmp_ln61         (icmp             ) [ 0000000]
icmp_ln63         (icmp             ) [ 0000000]
xor_ln59          (xor              ) [ 0000000]
and_ln61          (and              ) [ 0000000]
select_ln61       (select           ) [ 0000000]
or_ln61           (or               ) [ 0000000]
select_ln61_1     (select           ) [ 0000000]
select_ln61_2     (select           ) [ 0001000]
br_ln0            (br               ) [ 0011101]
xor_ln55_1        (xor              ) [ 0000000]
v0                (add              ) [ 0111000]
shl_ln67          (shl              ) [ 0000000]
lshr_ln3          (partselect       ) [ 0000000]
zext_ln67         (zext             ) [ 0000000]
xor_ln67          (xor              ) [ 0000000]
add_ln67          (add              ) [ 0000000]
add_ln67_2        (add              ) [ 0000000]
add_ln67_1        (add              ) [ 0000000]
xor_ln67_1        (xor              ) [ 0000000]
v1_2              (add              ) [ 0111000]
br_ln44           (br               ) [ 0111000]
sum_1             (phi              ) [ 0000100]
i_1               (phi              ) [ 0000100]
v0_1              (phi              ) [ 0011111]
v1_1              (phi              ) [ 0011111]
icmp_ln75         (icmp             ) [ 0000110]
empty_8           (speclooptripcount) [ 0000000]
i                 (add              ) [ 0100110]
br_ln75           (br               ) [ 0000000]
tmp               (partselect       ) [ 0000000]
and_ln            (bitconcatenate   ) [ 0000000]
icmp_ln77         (icmp             ) [ 0000000]
icmp_ln79         (icmp             ) [ 0000000]
icmp_ln81         (icmp             ) [ 0000000]
xor_ln77          (xor              ) [ 0000000]
and_ln79          (and              ) [ 0000000]
select_ln79       (select           ) [ 0000000]
or_ln79           (or               ) [ 0000000]
select_ln79_1     (select           ) [ 0000000]
select_ln79_2     (select           ) [ 0000000]
shl_ln85          (shl              ) [ 0000000]
lshr_ln           (partselect       ) [ 0000000]
zext_ln85         (zext             ) [ 0000000]
xor_ln85          (xor              ) [ 0000000]
add_ln85          (add              ) [ 0000010]
trunc_ln85        (trunc            ) [ 0000010]
add_ln85_1        (add              ) [ 0000010]
trunc_ln87        (trunc            ) [ 0000000]
sum               (add              ) [ 0100110]
add_ln87_1        (add              ) [ 0000000]
icmp_ln89         (icmp             ) [ 0000000]
icmp_ln91         (icmp             ) [ 0000000]
icmp_ln93         (icmp             ) [ 0000000]
xor_ln89          (xor              ) [ 0000000]
and_ln91          (and              ) [ 0000000]
select_ln91       (select           ) [ 0000000]
or_ln91           (or               ) [ 0000000]
select_ln91_1     (select           ) [ 0000000]
select_ln91_2     (select           ) [ 0000010]
br_ln0            (br               ) [ 0010111]
xor_ln85_1        (xor              ) [ 0000000]
v1                (sub              ) [ 0100110]
shl_ln97          (shl              ) [ 0000000]
lshr_ln1          (partselect       ) [ 0000000]
zext_ln97         (zext             ) [ 0000000]
xor_ln97          (xor              ) [ 0000000]
add_ln97          (add              ) [ 0000000]
add_ln97_2        (add              ) [ 0000000]
add_ln97_1        (add              ) [ 0000000]
xor_ln97_1        (xor              ) [ 0000000]
v0_2              (sub              ) [ 0100110]
br_ln75           (br               ) [ 0100110]
v0_3              (phi              ) [ 0000001]
v1_3              (phi              ) [ 0000001]
write_ln101       (write            ) [ 0000000]
write_ln102       (write            ) [ 0000000]
ret_ln103         (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="word0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="word1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="key2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="key3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mode">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="result1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xtea_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i2.i11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="mode_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="key3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key3_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="key2_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key2_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="key1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="key0_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key0_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="word1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="word0_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word0_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln101_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln101/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln102_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/6 "/>
</bind>
</comp>

<comp id="146" class="1005" name="sum_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="37" slack="1"/>
<pin id="148" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="sum_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="37" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="1"/>
<pin id="159" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="v0_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="v0_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="32" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v0_0/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="v1_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="v1_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_0/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="sum_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="38" slack="1"/>
<pin id="190" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="sum_1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="38" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="33" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="1"/>
<pin id="201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="v0_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0_1 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="v0_1_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v0_1/4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="v1_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="v1_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_1/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="v0_3_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v0_3 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="v0_3_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v0_3/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="v1_3_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_3 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="v1_3_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_3/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln44_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln44_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="37" slack="0"/>
<pin id="268" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln47_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln49_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="2" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln51_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln47_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln49_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln49_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="0" index="2" bw="32" slack="1"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln49_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln49_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="0" index="2" bw="32" slack="1"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln49_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln55_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln55/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="lshr_ln2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="27" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="0" index="3" bw="6" slack="0"/>
<pin id="337" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln55_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="27" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln55_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln55_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln55_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="37" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln55_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln57_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="37" slack="0"/>
<pin id="370" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sum_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="33" slack="0"/>
<pin id="374" dir="0" index="1" bw="37" slack="0"/>
<pin id="375" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln57_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="0" index="1" bw="13" slack="0"/>
<pin id="381" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="13" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="0" index="3" bw="5" slack="0"/>
<pin id="389" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="and_ln1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="13" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln59_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="13" slack="0"/>
<pin id="404" dir="0" index="1" bw="13" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln61_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="0"/>
<pin id="410" dir="0" index="1" bw="13" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln63_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="0"/>
<pin id="416" dir="0" index="1" bw="13" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="xor_ln59_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="and_ln61_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln61_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="0" index="2" bw="32" slack="1"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln61_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln61_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="0" index="2" bw="32" slack="1"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln61_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="32" slack="0"/>
<pin id="454" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_2/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xor_ln55_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55_1/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="v0_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v0/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="shl_ln67_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="lshr_ln3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="27" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="4" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln67_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="27" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln67_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln67_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln67_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln67_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="1"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln67_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_1/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="v1_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v1_2/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln75_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="0" index="1" bw="6" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="i_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="38" slack="0"/>
<pin id="537" dir="0" index="2" bw="5" slack="0"/>
<pin id="538" dir="0" index="3" bw="5" slack="0"/>
<pin id="539" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="13" slack="0"/>
<pin id="546" dir="0" index="1" bw="2" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln77_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="0"/>
<pin id="554" dir="0" index="1" bw="13" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln79_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="0"/>
<pin id="560" dir="0" index="1" bw="13" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln81_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="13" slack="0"/>
<pin id="566" dir="0" index="1" bw="13" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln77_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln79_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln79_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="0" index="2" bw="32" slack="1"/>
<pin id="586" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln79_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln79_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="0" index="2" bw="32" slack="1"/>
<pin id="598" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln79_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="shl_ln85_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="4" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln85/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="lshr_ln_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="27" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="4" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln85_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="27" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln85_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln85_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln85_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="38" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln85_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln87_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="38" slack="0"/>
<pin id="652" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sum_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="33" slack="0"/>
<pin id="656" dir="0" index="1" bw="38" slack="0"/>
<pin id="657" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln87_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="2" slack="0"/>
<pin id="663" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln89_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="0" index="1" bw="2" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln91_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="2" slack="0"/>
<pin id="674" dir="0" index="1" bw="2" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln93_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="0"/>
<pin id="680" dir="0" index="1" bw="2" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="xor_ln89_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="and_ln91_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln91_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="1"/>
<pin id="699" dir="0" index="2" bw="32" slack="1"/>
<pin id="700" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln91_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="select_ln91_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="1"/>
<pin id="711" dir="0" index="2" bw="32" slack="1"/>
<pin id="712" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_1/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="select_ln91_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="0" index="2" bw="32" slack="0"/>
<pin id="718" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_2/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="xor_ln85_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="0" index="1" bw="32" slack="1"/>
<pin id="725" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85_1/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="v1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v1/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="shl_ln97_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="4" slack="0"/>
<pin id="735" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln97/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="lshr_ln1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="27" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="0" index="2" bw="4" slack="0"/>
<pin id="742" dir="0" index="3" bw="6" slack="0"/>
<pin id="743" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln97_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="27" slack="0"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="xor_ln97_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln97_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln97_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="1"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_2/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln97_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="1"/>
<pin id="772" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="xor_ln97_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="0" index="1" bw="32" slack="0"/>
<pin id="777" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97_1/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="v0_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v0_2/5 "/>
</bind>
</comp>

<comp id="789" class="1005" name="key3_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="key3_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="key2_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="key2_read "/>
</bind>
</comp>

<comp id="805" class="1005" name="key1_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="key1_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="key0_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="key0_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="word1_read_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="word1_read "/>
</bind>
</comp>

<comp id="827" class="1005" name="word0_read_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="word0_read "/>
</bind>
</comp>

<comp id="836" class="1005" name="i_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="6" slack="0"/>
<pin id="838" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="add_ln55_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="846" class="1005" name="trunc_ln55_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="851" class="1005" name="add_ln55_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="sum_2_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="37" slack="0"/>
<pin id="858" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="861" class="1005" name="select_ln61_2_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61_2 "/>
</bind>
</comp>

<comp id="866" class="1005" name="v0_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0 "/>
</bind>
</comp>

<comp id="871" class="1005" name="v1_2_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_2 "/>
</bind>
</comp>

<comp id="879" class="1005" name="i_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="6" slack="0"/>
<pin id="881" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="884" class="1005" name="add_ln85_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="889" class="1005" name="trunc_ln85_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="894" class="1005" name="add_ln85_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln85_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="sum_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="38" slack="0"/>
<pin id="901" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="904" class="1005" name="select_ln91_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln91_2 "/>
</bind>
</comp>

<comp id="909" class="1005" name="v1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="v0_2_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="88" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="88" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="177"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="187"><net_src comp="181" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="219"><net_src comp="213" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="229"><net_src comp="223" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="239"><net_src comp="210" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="168" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="4"/><net_sink comp="132" pin=2"/></net>

<net id="251"><net_src comp="220" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="178" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="258"><net_src comp="161" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="161" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="150" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="266" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="266" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="270" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="276" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="294" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="270" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="282" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="306" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="300" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="312" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="181" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="181" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="332" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="326" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="181" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="150" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="318" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="150" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="150" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="58" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="368" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="384" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="394" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="394" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="402" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="408" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="426" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="402" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="414" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="438" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="432" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="444" pin="3"/><net_sink comp="450" pin=2"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="168" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="48" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="50" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="462" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="52" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="54" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="487"><net_src comp="474" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="468" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="462" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="494" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="178" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="203" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="32" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="203" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="38" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="80" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="192" pin="4"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="62" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="64" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="549"><net_src comp="66" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="534" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="70" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="544" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="72" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="544" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="74" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="552" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="46" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="558" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="576" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="552" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="564" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="605"><net_src comp="588" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="582" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="594" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="213" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="48" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="50" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="213" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="52" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="54" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="627"><net_src comp="614" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="608" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="213" pin="4"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="192" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="600" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="192" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="82" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="192" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="84" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="650" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="40" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="660" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="42" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="660" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="44" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="666" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="46" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="672" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="706"><net_src comp="690" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="666" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="678" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="719"><net_src comp="702" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="696" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="708" pin="3"/><net_sink comp="714" pin=2"/></net>

<net id="730"><net_src comp="220" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="722" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="48" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="744"><net_src comp="50" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="726" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="52" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="54" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="751"><net_src comp="738" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="732" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="726" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="86" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="758" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="210" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="774" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="792"><net_src comp="96" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="800"><net_src comp="102" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="808"><net_src comp="108" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="816"><net_src comp="114" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="824"><net_src comp="120" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="830"><net_src comp="126" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="839"><net_src comp="260" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="844"><net_src comp="352" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="849"><net_src comp="358" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="854"><net_src comp="362" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="859"><net_src comp="372" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="864"><net_src comp="450" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="869"><net_src comp="462" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="874"><net_src comp="516" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="882"><net_src comp="528" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="887"><net_src comp="634" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="892"><net_src comp="640" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="897"><net_src comp="644" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="902"><net_src comp="654" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="907"><net_src comp="714" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="912"><net_src comp="726" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="917"><net_src comp="780" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result0 | {6 }
	Port: result1 | {6 }
 - Input state : 
	Port: xtea : word0 | {1 }
	Port: xtea : word1 | {1 }
	Port: xtea : key0 | {1 }
	Port: xtea : key1 | {1 }
	Port: xtea : key2 | {1 }
	Port: xtea : key3 | {1 }
	Port: xtea : mode | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln44 : 1
		i_2 : 1
		br_ln44 : 2
		trunc_ln44 : 1
		icmp_ln47 : 2
		icmp_ln49 : 2
		icmp_ln51 : 2
		xor_ln47 : 3
		and_ln49 : 3
		select_ln49 : 3
		or_ln49 : 3
		select_ln49_1 : 3
		select_ln49_2 : 3
		shl_ln55 : 1
		lshr_ln2 : 1
		zext_ln55 : 2
		xor_ln55 : 3
		add_ln55 : 3
		trunc_ln55 : 1
		add_ln55_1 : 4
		trunc_ln57 : 1
		sum_2 : 1
		add_ln57_1 : 2
		tmp_4 : 3
		and_ln1 : 4
		icmp_ln59 : 5
		icmp_ln61 : 5
		icmp_ln63 : 5
		xor_ln59 : 6
		and_ln61 : 6
		select_ln61 : 6
		or_ln61 : 6
		select_ln61_1 : 6
		select_ln61_2 : 6
	State 3
		shl_ln67 : 1
		lshr_ln3 : 1
		zext_ln67 : 2
		xor_ln67 : 3
		add_ln67 : 3
		add_ln67_1 : 1
		xor_ln67_1 : 4
		v1_2 : 4
	State 4
		icmp_ln75 : 1
		i : 1
		br_ln75 : 2
		tmp : 1
		and_ln : 2
		icmp_ln77 : 3
		icmp_ln79 : 3
		icmp_ln81 : 3
		xor_ln77 : 4
		and_ln79 : 4
		select_ln79 : 4
		or_ln79 : 4
		select_ln79_1 : 4
		select_ln79_2 : 4
		shl_ln85 : 1
		lshr_ln : 1
		zext_ln85 : 2
		xor_ln85 : 3
		add_ln85 : 3
		trunc_ln85 : 1
		add_ln85_1 : 5
		trunc_ln87 : 1
		sum : 1
		add_ln87_1 : 2
		icmp_ln89 : 3
		icmp_ln91 : 3
		icmp_ln93 : 3
		xor_ln89 : 4
		and_ln91 : 4
		select_ln91 : 4
		or_ln91 : 4
		select_ln91_1 : 4
		select_ln91_2 : 4
	State 5
		shl_ln97 : 1
		lshr_ln1 : 1
		zext_ln97 : 2
		xor_ln97 : 3
		add_ln97 : 3
		add_ln97_1 : 1
		xor_ln97_1 : 4
		v0_2 : 4
	State 6
		write_ln101 : 1
		write_ln102 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        i_2_fu_260        |    0    |    15   |
|          |      add_ln55_fu_352     |    0    |    39   |
|          |     add_ln55_1_fu_362    |    0    |    39   |
|          |       sum_2_fu_372       |    0    |    44   |
|          |     add_ln57_1_fu_378    |    0    |    17   |
|          |         v0_fu_462        |    0    |    39   |
|          |      add_ln67_fu_494     |    0    |    39   |
|          |     add_ln67_2_fu_500    |    0    |    32   |
|    add   |     add_ln67_1_fu_505    |    0    |    32   |
|          |        v1_2_fu_516       |    0    |    39   |
|          |         i_fu_528         |    0    |    15   |
|          |      add_ln85_fu_634     |    0    |    39   |
|          |     add_ln85_1_fu_644    |    0    |    39   |
|          |        sum_fu_654        |    0    |    45   |
|          |     add_ln87_1_fu_660    |    0    |    10   |
|          |      add_ln97_fu_758     |    0    |    39   |
|          |     add_ln97_2_fu_764    |    0    |    32   |
|          |     add_ln97_1_fu_769    |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |    select_ln49_fu_300    |    0    |    32   |
|          |   select_ln49_1_fu_312   |    0    |    32   |
|          |   select_ln49_2_fu_318   |    0    |    32   |
|          |    select_ln61_fu_432    |    0    |    32   |
|          |   select_ln61_1_fu_444   |    0    |    32   |
|  select  |   select_ln61_2_fu_450   |    0    |    32   |
|          |    select_ln79_fu_582    |    0    |    32   |
|          |   select_ln79_1_fu_594   |    0    |    32   |
|          |   select_ln79_2_fu_600   |    0    |    32   |
|          |    select_ln91_fu_696    |    0    |    32   |
|          |   select_ln91_1_fu_708   |    0    |    32   |
|          |   select_ln91_2_fu_714   |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |      xor_ln47_fu_288     |    0    |    2    |
|          |      xor_ln55_fu_346     |    0    |    32   |
|          |      xor_ln59_fu_420     |    0    |    2    |
|          |     xor_ln55_1_fu_458    |    0    |    32   |
|          |      xor_ln67_fu_488     |    0    |    32   |
|    xor   |     xor_ln67_1_fu_510    |    0    |    32   |
|          |      xor_ln77_fu_570     |    0    |    2    |
|          |      xor_ln85_fu_628     |    0    |    32   |
|          |      xor_ln89_fu_684     |    0    |    2    |
|          |     xor_ln85_1_fu_722    |    0    |    32   |
|          |      xor_ln97_fu_752     |    0    |    32   |
|          |     xor_ln97_1_fu_774    |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln44_fu_254     |    0    |    11   |
|          |     icmp_ln47_fu_270     |    0    |    8    |
|          |     icmp_ln49_fu_276     |    0    |    8    |
|          |     icmp_ln51_fu_282     |    0    |    8    |
|          |     icmp_ln59_fu_402     |    0    |    13   |
|          |     icmp_ln61_fu_408     |    0    |    13   |
|   icmp   |     icmp_ln63_fu_414     |    0    |    13   |
|          |     icmp_ln75_fu_522     |    0    |    11   |
|          |     icmp_ln77_fu_552     |    0    |    13   |
|          |     icmp_ln79_fu_558     |    0    |    13   |
|          |     icmp_ln81_fu_564     |    0    |    13   |
|          |     icmp_ln89_fu_666     |    0    |    8    |
|          |     icmp_ln91_fu_672     |    0    |    8    |
|          |     icmp_ln93_fu_678     |    0    |    8    |
|----------|--------------------------|---------|---------|
|    sub   |         v1_fu_726        |    0    |    39   |
|          |        v0_2_fu_780       |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |      and_ln49_fu_294     |    0    |    2    |
|    and   |      and_ln61_fu_426     |    0    |    2    |
|          |      and_ln79_fu_576     |    0    |    2    |
|          |      and_ln91_fu_690     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |      or_ln49_fu_306      |    0    |    2    |
|    or    |      or_ln61_fu_438      |    0    |    2    |
|          |      or_ln79_fu_588      |    0    |    2    |
|          |      or_ln91_fu_702      |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |   mode_read_read_fu_90   |    0    |    0    |
|          |   key3_read_read_fu_96   |    0    |    0    |
|          |   key2_read_read_fu_102  |    0    |    0    |
|   read   |   key1_read_read_fu_108  |    0    |    0    |
|          |   key0_read_read_fu_114  |    0    |    0    |
|          |  word1_read_read_fu_120  |    0    |    0    |
|          |  word0_read_read_fu_126  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln101_write_fu_132 |    0    |    0    |
|          | write_ln102_write_fu_139 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     trunc_ln44_fu_266    |    0    |    0    |
|          |     trunc_ln55_fu_358    |    0    |    0    |
|   trunc  |     trunc_ln57_fu_368    |    0    |    0    |
|          |     trunc_ln85_fu_640    |    0    |    0    |
|          |     trunc_ln87_fu_650    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      shl_ln55_fu_326     |    0    |    0    |
|    shl   |      shl_ln67_fu_468     |    0    |    0    |
|          |      shl_ln85_fu_608     |    0    |    0    |
|          |      shl_ln97_fu_732     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      lshr_ln2_fu_332     |    0    |    0    |
|          |       tmp_4_fu_384       |    0    |    0    |
|partselect|      lshr_ln3_fu_474     |    0    |    0    |
|          |        tmp_fu_534        |    0    |    0    |
|          |      lshr_ln_fu_614      |    0    |    0    |
|          |      lshr_ln1_fu_738     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln55_fu_342     |    0    |    0    |
|   zext   |     zext_ln67_fu_484     |    0    |    0    |
|          |     zext_ln85_fu_624     |    0    |    0    |
|          |     zext_ln97_fu_748     |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|      and_ln1_fu_394      |    0    |    0    |
|          |       and_ln_fu_544      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   1476  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln55_1_reg_851 |   32   |
|   add_ln55_reg_841  |   32   |
|  add_ln85_1_reg_894 |   32   |
|   add_ln85_reg_884  |   32   |
|     i_0_reg_157     |    6   |
|     i_1_reg_199     |    6   |
|     i_2_reg_836     |    6   |
|      i_reg_879      |    6   |
|  key0_read_reg_813  |   32   |
|  key1_read_reg_805  |   32   |
|  key2_read_reg_797  |   32   |
|  key3_read_reg_789  |   32   |
|select_ln61_2_reg_861|   32   |
|select_ln91_2_reg_904|   32   |
|    sum_0_reg_146    |   37   |
|    sum_1_reg_188    |   38   |
|    sum_2_reg_856    |   37   |
|     sum_reg_899     |   38   |
|  trunc_ln55_reg_846 |   32   |
|  trunc_ln85_reg_889 |   32   |
|     v0_0_reg_168    |   32   |
|     v0_1_reg_210    |   32   |
|     v0_2_reg_914    |   32   |
|     v0_3_reg_230    |   32   |
|      v0_reg_866     |   32   |
|     v1_0_reg_178    |   32   |
|     v1_1_reg_220    |   32   |
|     v1_2_reg_871    |   32   |
|     v1_3_reg_242    |   32   |
|      v1_reg_909     |   32   |
|  word0_read_reg_827 |   32   |
|  word1_read_reg_821 |   32   |
+---------------------+--------+
|        Total        |   942  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1476  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   942  |    -   |
+-----------+--------+--------+
|   Total   |   942  |  1476  |
+-----------+--------+--------+
