 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 shorted_flyover_wires.xml	  raygentop.v	  common	  37.01	  vpr	  82.84 MiB	  	  0.71	  31536	  -1	  -1	  3	  1.30	  -1	  -1	  40516	  -1	  -1	  112	  214	  0	  8	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  84824	  214	  305	  2963	  2869	  1	  1445	  639	  19	  19	  361	  io clb	  auto	  45.2 MiB	  3.80	  11543	  82.8 MiB	  2.00	  0.02	  4.58499	  -2577.89	  -4.58499	  4.58499	  1.25	  0.00763078	  0.0069919	  0.80328	  0.735405	  74	  26958	  42	  1.65001e+07	  9.20413e+06	  1.25887e+06	  3487.18	  20.91	  4.12701	  3.77291	  24566	  17	  6126	  13667	  5281736	  1340994	  5.0922	  5.0922	  -3033.1	  -5.0922	  0	  0	  1.58087e+06	  4379.14	  0.38	  1.09	  0.230127	  0.217469	 
 buffered_flyover_wires.xml	  raygentop.v	  common	  32.80	  vpr	  82.64 MiB	  	  0.75	  31612	  -1	  -1	  3	  1.50	  -1	  -1	  40464	  -1	  -1	  112	  214	  0	  8	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  84624	  214	  305	  2963	  2869	  1	  1445	  639	  19	  19	  361	  io clb	  auto	  45.0 MiB	  3.51	  10989	  82.6 MiB	  2.00	  0.02	  4.41857	  -2530.39	  -4.41857	  4.41857	  0.97	  0.00442869	  0.0040668	  0.764993	  0.695964	  74	  24764	  29	  1.65001e+07	  9.20413e+06	  1.30347e+06	  3610.72	  17.14	  3.52084	  3.22334	  22144	  17	  6080	  12940	  4117333	  1091550	  4.82748	  4.82748	  -3028.94	  -4.82748	  0	  0	  1.64001e+06	  4542.95	  0.40	  0.94	  0.267511	  0.253696	 
