============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Aug 12 10:11:10 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.008543s wall, 2.932819s user + 0.124801s system = 3.057620s CPU (101.6%)

RUN-1004 : used memory is 235 MB, reserved memory is 215 MB, peak memory is 235 MB
RUN-1002 : start command "set_param place effort high"
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.264070s wall, 2.995219s user + 0.062400s system = 3.057620s CPU (93.7%)

RUN-1004 : used memory is 265 MB, reserved memory is 244 MB, peak memory is 265 MB
RUN-1002 : start command "set_param place effort high"
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s) with high effort.
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2080 instances
RUN-1001 : 989 mslices, 989 lslices, 97 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5656 nets
RUN-1001 : 2884 nets have 2 pins
RUN-1001 : 2076 nets have [3 - 5] pins
RUN-1001 : 492 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 134 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2078 instances, 1978 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 24486, tnet num: 5654, tinst num: 2078, tnode num: 29823, tedge num: 41074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.173744s wall, 1.216808s user + 0.046800s system = 1.263608s CPU (107.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 905518
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 88%, beta_incr = 0.470179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 546278, overlap = 168
PHY-3002 : Step(2): len = 378653, overlap = 243.5
PHY-3002 : Step(3): len = 293237, overlap = 270.5
PHY-3002 : Step(4): len = 233024, overlap = 292
PHY-3002 : Step(5): len = 190461, overlap = 307.25
PHY-3002 : Step(6): len = 155371, overlap = 323
PHY-3002 : Step(7): len = 123207, overlap = 342.25
PHY-3002 : Step(8): len = 107356, overlap = 350
PHY-3002 : Step(9): len = 86982.6, overlap = 360
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17468e-06
PHY-3002 : Step(10): len = 84612.6, overlap = 359.5
PHY-3002 : Step(11): len = 92526.8, overlap = 340.5
PHY-3002 : Step(12): len = 107624, overlap = 313.25
PHY-3002 : Step(13): len = 100092, overlap = 315
PHY-3002 : Step(14): len = 94299.9, overlap = 316.5
PHY-3002 : Step(15): len = 93890.3, overlap = 316.25
PHY-3002 : Step(16): len = 97713.7, overlap = 315.25
PHY-3002 : Step(17): len = 95261.5, overlap = 316.75
PHY-3002 : Step(18): len = 95318.7, overlap = 315.25
PHY-3002 : Step(19): len = 95205.7, overlap = 313.75
PHY-3002 : Step(20): len = 96229.7, overlap = 310
PHY-3002 : Step(21): len = 98806.9, overlap = 308
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.34935e-06
PHY-3002 : Step(22): len = 97827.8, overlap = 305.25
PHY-3002 : Step(23): len = 102589, overlap = 290.25
PHY-3002 : Step(24): len = 110726, overlap = 268.75
PHY-3002 : Step(25): len = 108340, overlap = 265
PHY-3002 : Step(26): len = 108021, overlap = 266
PHY-3002 : Step(27): len = 109403, overlap = 264.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.69871e-06
PHY-3002 : Step(28): len = 111473, overlap = 258.5
PHY-3002 : Step(29): len = 117331, overlap = 244.25
PHY-3002 : Step(30): len = 117641, overlap = 237.5
PHY-3002 : Step(31): len = 118790, overlap = 228.75
PHY-3002 : Step(32): len = 122541, overlap = 220
PHY-3002 : Step(33): len = 122749, overlap = 214
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.39742e-06
PHY-3002 : Step(34): len = 125235, overlap = 213
PHY-3002 : Step(35): len = 129630, overlap = 205.25
PHY-3002 : Step(36): len = 129839, overlap = 201.5
PHY-3002 : Step(37): len = 132011, overlap = 198.75
PHY-3002 : Step(38): len = 134229, overlap = 197.75
PHY-3002 : Step(39): len = 135334, overlap = 185.75
PHY-3002 : Step(40): len = 136835, overlap = 177.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.87948e-05
PHY-3002 : Step(41): len = 138894, overlap = 173
PHY-3002 : Step(42): len = 142021, overlap = 176.75
PHY-3002 : Step(43): len = 145048, overlap = 178
PHY-3002 : Step(44): len = 149328, overlap = 168.75
PHY-3002 : Step(45): len = 151371, overlap = 168.25
PHY-3002 : Step(46): len = 151270, overlap = 166.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.75897e-05
PHY-3002 : Step(47): len = 156858, overlap = 156.25
PHY-3002 : Step(48): len = 160372, overlap = 151.25
PHY-3002 : Step(49): len = 158494, overlap = 147.25
PHY-3002 : Step(50): len = 157421, overlap = 144
PHY-3002 : Step(51): len = 156686, overlap = 142.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007372s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (423.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.470179
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.039223s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (114.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.645436s wall, 0.686404s user + 0.015600s system = 0.702005s CPU (108.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.68402e-06
PHY-3002 : Step(52): len = 157882, overlap = 148.75
PHY-3002 : Step(53): len = 157676, overlap = 150.75
PHY-3002 : Step(54): len = 156504, overlap = 157
PHY-3002 : Step(55): len = 154344, overlap = 160.75
PHY-3002 : Step(56): len = 150858, overlap = 165.25
PHY-3002 : Step(57): len = 146940, overlap = 169.25
PHY-3002 : Step(58): len = 142875, overlap = 172.5
PHY-3002 : Step(59): len = 139404, overlap = 180.5
PHY-3002 : Step(60): len = 137176, overlap = 182.25
PHY-3002 : Step(61): len = 136039, overlap = 180
PHY-3002 : Step(62): len = 135819, overlap = 175.25
PHY-3002 : Step(63): len = 135425, overlap = 170.75
PHY-3002 : Step(64): len = 135619, overlap = 167
PHY-3002 : Step(65): len = 135980, overlap = 161.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.9368e-05
PHY-3002 : Step(66): len = 138753, overlap = 154.5
PHY-3002 : Step(67): len = 146364, overlap = 144
PHY-3002 : Step(68): len = 146284, overlap = 142.25
PHY-3002 : Step(69): len = 146632, overlap = 141.75
PHY-3002 : Step(70): len = 147301, overlap = 143
PHY-3002 : Step(71): len = 147897, overlap = 146
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.87361e-05
PHY-3002 : Step(72): len = 151272, overlap = 140
PHY-3002 : Step(73): len = 159280, overlap = 129.25
PHY-3002 : Step(74): len = 158816, overlap = 129.25
PHY-3002 : Step(75): len = 158709, overlap = 122.5
PHY-3002 : Step(76): len = 158900, overlap = 118.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.39053e-05
PHY-3002 : Step(77): len = 164522, overlap = 117.5
PHY-3002 : Step(78): len = 168985, overlap = 115.75
PHY-3002 : Step(79): len = 169489, overlap = 109
PHY-3002 : Step(80): len = 169475, overlap = 103.25
PHY-3002 : Step(81): len = 169326, overlap = 102
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.470179
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.003705s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.667117s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.37272e-05
PHY-3002 : Step(82): len = 177800, overlap = 204.25
PHY-3002 : Step(83): len = 180731, overlap = 189.25
PHY-3002 : Step(84): len = 180983, overlap = 173
PHY-3002 : Step(85): len = 177694, overlap = 174.25
PHY-3002 : Step(86): len = 171606, overlap = 182.5
PHY-3002 : Step(87): len = 166311, overlap = 200.25
PHY-3002 : Step(88): len = 163281, overlap = 206
PHY-3002 : Step(89): len = 160121, overlap = 204.5
PHY-3002 : Step(90): len = 157529, overlap = 211
PHY-3002 : Step(91): len = 155251, overlap = 212.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107454
PHY-3002 : Step(92): len = 162277, overlap = 197.5
PHY-3002 : Step(93): len = 167302, overlap = 186.5
PHY-3002 : Step(94): len = 170005, overlap = 181
PHY-3002 : Step(95): len = 169945, overlap = 181.5
PHY-3002 : Step(96): len = 169718, overlap = 180.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214909
PHY-3002 : Step(97): len = 176829, overlap = 168.5
PHY-3002 : Step(98): len = 180701, overlap = 164
PHY-3002 : Step(99): len = 183438, overlap = 155.75
PHY-3002 : Step(100): len = 184865, overlap = 149.25
PHY-3002 : Step(101): len = 185289, overlap = 147.75
PHY-3002 : Step(102): len = 185529, overlap = 150
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000408467
PHY-3002 : Step(103): len = 190889, overlap = 143.25
PHY-3002 : Step(104): len = 193723, overlap = 143.5
PHY-3002 : Step(105): len = 197898, overlap = 139.5
PHY-3002 : Step(106): len = 198691, overlap = 138.75
PHY-3002 : Step(107): len = 197933, overlap = 140.5
PHY-3002 : Step(108): len = 197743, overlap = 141
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000765621
PHY-3002 : Step(109): len = 201693, overlap = 134.5
PHY-3002 : Step(110): len = 203154, overlap = 134.5
PHY-3002 : Step(111): len = 204576, overlap = 130
PHY-3002 : Step(112): len = 205648, overlap = 130.25
PHY-3002 : Step(113): len = 206045, overlap = 131.75
PHY-3002 : Step(114): len = 206650, overlap = 131.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00135297
PHY-3002 : Step(115): len = 208278, overlap = 133.5
PHY-3002 : Step(116): len = 209229, overlap = 133.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00209091
PHY-3002 : Step(117): len = 210202, overlap = 133.75
PHY-3002 : Step(118): len = 211267, overlap = 131.25
PHY-3002 : Step(119): len = 212083, overlap = 130
PHY-3002 : Step(120): len = 212640, overlap = 129.5
PHY-3002 : Step(121): len = 213311, overlap = 130
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.253737s wall, 0.124801s user + 0.093601s system = 0.218401s CPU (86.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.470179
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.959669s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.675395s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000276261
PHY-3002 : Step(122): len = 212051, overlap = 99
PHY-3002 : Step(123): len = 208710, overlap = 101.75
PHY-3002 : Step(124): len = 204933, overlap = 117
PHY-3002 : Step(125): len = 203433, overlap = 119.25
PHY-3002 : Step(126): len = 201990, overlap = 124.5
PHY-3002 : Step(127): len = 201010, overlap = 129.25
PHY-3002 : Step(128): len = 200586, overlap = 133.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000552522
PHY-3002 : Step(129): len = 204550, overlap = 125.75
PHY-3002 : Step(130): len = 205380, overlap = 121.75
PHY-3002 : Step(131): len = 206925, overlap = 117.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103437
PHY-3002 : Step(132): len = 209193, overlap = 116
PHY-3002 : Step(133): len = 209815, overlap = 117.5
PHY-3002 : Step(134): len = 211301, overlap = 114.5
PHY-3002 : Step(135): len = 211661, overlap = 112.75
PHY-3002 : Step(136): len = 211990, overlap = 110.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176926
PHY-3002 : Step(137): len = 213729, overlap = 112.25
PHY-3002 : Step(138): len = 214311, overlap = 113.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00239322
PHY-3002 : Step(139): len = 215196, overlap = 111.75
PHY-3002 : Step(140): len = 215988, overlap = 112.25
PHY-3002 : Step(141): len = 216594, overlap = 114
PHY-3002 : Step(142): len = 217037, overlap = 113.25
PHY-3002 : Step(143): len = 217484, overlap = 113.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020586s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (75.8%)

PHY-3001 : Legalized: Len = 225132, Over = 0
PHY-3001 : Final: Len = 225132, Over = 0
PHY-3001 : Improving timing with driver duplication.
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start placement optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.535381s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (104.9%)

OPT-1001 : Start: WNS 4444 TNS 0 NUM_FEPS 0
OPT-1001 : End placement optimization;  0.535559s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (104.9%)

OPT-1001 : End physical optimization;  0.539731s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (104.1%)

RUN-1003 : finish command "place" in  17.242085s wall, 21.871340s user + 1.216808s system = 23.088148s CPU (133.9%)

RUN-1004 : used memory is 369 MB, reserved memory is 347 MB, peak memory is 372 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2859 to 2206
PHY-1001 : Pin misalignment score is improved from 2206 to 2175
PHY-1001 : Pin misalignment score is improved from 2175 to 2172
PHY-1001 : Pin misalignment score is improved from 2172 to 2170
PHY-1001 : Pin misalignment score is improved from 2170 to 2170
PHY-1001 : Pin local connectivity score is improved from 257 to 0
PHY-1001 : Pin misalignment score is improved from 2281 to 2209
PHY-1001 : Pin misalignment score is improved from 2209 to 2205
PHY-1001 : Pin misalignment score is improved from 2205 to 2205
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  2.921043s wall, 2.854818s user + 0.031200s system = 2.886019s CPU (98.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2080 instances
RUN-1001 : 989 mslices, 989 lslices, 97 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5656 nets
RUN-1001 : 2884 nets have 2 pins
RUN-1001 : 2076 nets have [3 - 5] pins
RUN-1001 : 492 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 134 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 287000, over cnt = 1561(19%), over = 2943, worst = 11
PHY-1002 : len = 293616, over cnt = 1297(16%), over = 1974, worst = 5
PHY-1002 : len = 299472, over cnt = 1227(15%), over = 1600, worst = 4
PHY-1002 : len = 319928, over cnt = 741(9%), over = 767, worst = 3
PHY-1002 : len = 332408, over cnt = 498(6%), over = 500, worst = 2
PHY-1002 : len = 342728, over cnt = 400(4%), over = 400, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 24486, tnet num: 5654, tinst num: 2078, tnode num: 29823, tedge num: 41074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 163 out of 5656 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  4.784744s wall, 4.960832s user + 0.062400s system = 5.023232s CPU (105.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.112706s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (96.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 52448, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.667785s wall, 0.655204s user + 0.000000s system = 0.655204s CPU (98.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.022938s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (68.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.006490s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (480.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.007805s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.007710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 52336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.007016s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (444.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 631880, over cnt = 1583(0%), over = 1649, worst = 3
PHY-1001 : End Routed; 21.008076s wall, 24.757359s user + 0.109201s system = 24.866559s CPU (118.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 581176, over cnt = 807(0%), over = 814, worst = 2
PHY-1001 : End DR Iter 1; 15.286418s wall, 16.083703s user + 0.124801s system = 16.208504s CPU (106.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 569496, over cnt = 302(0%), over = 302, worst = 1
PHY-1001 : End DR Iter 2; 7.789170s wall, 7.784450s user + 0.000000s system = 7.784450s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 569936, over cnt = 117(0%), over = 117, worst = 1
PHY-1001 : End DR Iter 3; 1.006068s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (100.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 572728, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End DR Iter 4; 0.832580s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (103.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 574472, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 5; 0.495719s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (97.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 575288, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 6; 0.920749s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 575664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.805235s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (98.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 575664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 1.979595s wall, 1.950012s user + 0.000000s system = 1.950012s CPU (98.5%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 575664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.002419s wall, 1.996813s user + 0.000000s system = 1.996813s CPU (99.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.030033s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (99.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.039428s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (99.4%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.059608s wall, 2.074813s user + 0.000000s system = 2.074813s CPU (100.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.034936s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (99.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.036594s wall, 2.059213s user + 0.000000s system = 2.059213s CPU (101.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 576000, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.257406s wall, 2.215214s user + 0.000000s system = 2.215214s CPU (98.1%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 576056, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.653210s wall, 3.650423s user + 0.000000s system = 3.650423s CPU (99.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 576208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.068449s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (100.7%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 576224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.535982s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (103.6%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 576280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 576280
PHY-1001 : End DC Iter 5; 0.618483s wall, 0.608404s user + 0.031200s system = 0.639604s CPU (103.4%)

PHY-1001 : 7 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  82.639374s wall, 87.360560s user + 0.374402s system = 87.734962s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  90.487891s wall, 95.347811s user + 0.483603s system = 95.831414s CPU (105.9%)

RUN-1004 : used memory is 490 MB, reserved memory is 467 MB, peak memory is 524 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 3939   out of   4480   87.92%
#reg                 2654   out of   4480   59.24%
#le                  3939
  #lut only          1285   out of   3939   32.62%
  #reg only             0   out of   3939    0.00%
  #lut&reg           2654   out of   3939   67.38%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.299708s wall, 2.199614s user + 0.062400s system = 2.262014s CPU (98.4%)

RUN-1004 : used memory is 491 MB, reserved memory is 467 MB, peak memory is 524 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 24486, tnet num: 5654, tinst num: 2083, tnode num: 29823, tedge num: 41074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.618618s wall, 3.556823s user + 0.031200s system = 3.588023s CPU (99.2%)

RUN-1004 : used memory is 547 MB, reserved memory is 524 MB, peak memory is 547 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2085
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5656, pip num: 53813
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 152137 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.278311s wall, 19.890127s user + 0.000000s system = 19.890127s CPU (193.5%)

RUN-1004 : used memory is 573 MB, reserved memory is 550 MB, peak memory is 581 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
