$date
	Fri Dec 08 04:40:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! data_out [7:0] $end
$var parameter 32 " WIDTH $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ enable $end
$var reg 1 % load_all_ones $end
$scope module dut $end
$var wire 8 & data_in [7:0] $end
$var wire 1 $ enable $end
$var wire 1 % load_all_ones $end
$var parameter 32 ' WIDTH $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b1000 "
$end
#0
$dumpvars
bx (
b10101010 &
0%
0$
b10101010 #
bx !
$end
#10
b11001100 !
b11001100 (
b11001100 #
b11001100 &
1$
#20
b11110000 #
b11110000 &
1%
#40
