<dec f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='381' type='bool'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='649' u='r' c='_ZNK4llvm12ARMSubtarget18hasSlowOddRegisterEv'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='379'>/// If true, a VLDM/VSTM starting with an odd register number is considered to
  /// take more microops than single VLDRS/VSTRS.</doc>
