// Seed: 3157595750
macromodule module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_8(
      id_7
  );
  wire id_9 = 1;
  final @(~1 + 1 or negedge 1) @(posedge 1) $display(id_4);
  wire id_10;
  assign id_8 = id_4;
  xnor primCall (id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  reg  id_11;
  wire id_12;
  final return 1'd0;
  for (id_13 = id_13; id_10; id_11 = id_11) reg id_14, id_15, id_16, id_17, id_18;
  assign id_17 = id_11;
  module_0 modCall_1 ();
  reg id_19, id_20, id_21;
  always if (1) id_19 <= 1;
  assign id_11 = 1;
  assign id_21 = id_15;
endmodule
