Protel Design System Design Rule Check
PCB File : C:\Users\mario\OneDrive\Documents\GitHub\Projet Final TSO\Projet_Final_TSO\Matériel\PCB mallette\MalletteV2_PCB_2L.PcbDoc
Date     : 2025-03-18
Time     : 08:59:57

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad J23-(159.95mm,159.385mm) on Multi-Layer And Polygon Region (319 hole(s)) Top Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Pad J23-(159.95mm,166.885mm) on Multi-Layer And Polygon Region (319 hole(s)) Top Location : [X = 0mm][Y = 0mm]
Rule Violations :2

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=25.4mm) (Preferred=0.152mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.1mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.5mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Waived Violations Of Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Waived Violation between Short-Circuit Constraint: Between Pad J23-(159.95mm,159.385mm) on Multi-Layer And Polygon Region (499 hole(s)) Bottom Location : [X = 0mm][Y = 0mm]Waived by Alexis Létourneau at 2025-03-05 11:07:39Probleme de silkcreen
   Waived Violation between Short-Circuit Constraint: Between Pad J23-(159.95mm,166.885mm) on Multi-Layer And Polygon Region (499 hole(s)) Bottom Location : [X = 0mm][Y = 0mm]Waived by Alexis Létourneau at 2025-03-05 11:07:39Probleme de silkcreen
Waived Violations :2


Violations Detected : 2
Waived Violations : 2
Time Elapsed        : 00:00:01