digraph logic276794F031311EF0 {
graph [label="logic276794F031311EF0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic276794F031311EF0_ARESET [label="ARESET", shape=invhouse, color="#e4f1b2"];
logic276794F031311EF0_allow_new_cmd [label="allow_new_cmd", shape=invhouse, color="#e4f1b2"];
logic276794F031311EF0_M_AXI_AREADY [label="M_AXI_AREADY", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic276794F031311EF0_S_AXI_AREADY_I [label="S_AXI_AREADY_I", shape=house, color="#e4f1b2"];
}
N_1909EF50 [label="N_1909EF50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I ]\n\n#0:1\n", color="#bbebff"];
N_1909EFF0 [label="N_1909EFF0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I0 ]\n\n#0:1\n", color="#bbebff"];
N_1909EFF0 -> N_1909EF50 [label="1", taillabel=<out[S_AXI_AREADY_I0]>, headlabel=<B>, headlabel=<#0:1>];
logic276794F031311EF0_ARESET -> N_1909EFF0 [label="1", taillabel=<ARESET>, headlabel=<in>, headlabel=<#0:1>];
logic276794F031311EF0_allow_new_cmd -> N_1909EF50 [label="1", taillabel=<allow_new_cmd>, headlabel=<P_6086A00>, headlabel=<#0:1>];
logic276794F031311EF0_M_AXI_AREADY -> N_1909EF50 [label="1", taillabel=<M_AXI_AREADY>, headlabel=<A>, headlabel=<#0:1>];
N_1909EF50 -> logic276794F031311EF0_S_AXI_AREADY_I [label="1", taillabel=<out[S_AXI_AREADY_I]>, headlabel=<S_AXI_AREADY_I>, headlabel=<#0:1>];
}
