
*** Running vivado
    with args -log mic_dma_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mic_dma_wrapper.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jun 25 14:36:02 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source mic_dma_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 480.777 ; gain = 208.500
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top mic_dma_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/mic_dma_axi_smc_0.dcp' for cell 'mic_dma_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axis_data_fifo_0_0/mic_dma_axis_data_fifo_0_0.dcp' for cell 'mic_dma_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0.dcp' for cell 'mic_dma_i/dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_mic_sampler_0_0/mic_dma_mic_sampler_0_0.dcp' for cell 'mic_dma_i/mic_sampler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_processing_system7_0_0/mic_dma_processing_system7_0_0.dcp' for cell 'mic_dma_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_rst_ps7_0_100M_0/mic_dma_rst_ps7_0_100M_0.dcp' for cell 'mic_dma_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_system_ila_0_0/mic_dma_system_ila_0_0.dcp' for cell 'mic_dma_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_mem_intercon_imp_auto_pc_0/mic_dma_axi_mem_intercon_imp_auto_pc_0.dcp' for cell 'mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_mem_intercon_1_imp_auto_pc_0/mic_dma_axi_mem_intercon_1_imp_auto_pc_0.dcp' for cell 'mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 913.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 479 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: mic_dma_i/system_ila_0/inst/ila_lib UUID: 2cc1976d-be17-5bfa-8289-d144d959d4c7 
Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_processing_system7_0_0/mic_dma_processing_system7_0_0.xdc] for cell 'mic_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_processing_system7_0_0/mic_dma_processing_system7_0_0.xdc] for cell 'mic_dma_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0.xdc] for cell 'mic_dma_i/dma/U0'
Finished Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0.xdc] for cell 'mic_dma_i/dma/U0'
Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_1/bd_5a83_psr_aclk_0_board.xdc] for cell 'mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_1/bd_5a83_psr_aclk_0_board.xdc] for cell 'mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/smartconnect.xdc] for cell 'mic_dma_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/smartconnect.xdc] for cell 'mic_dma_i/axi_smc/inst'
Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_rst_ps7_0_100M_0/mic_dma_rst_ps7_0_100M_0_board.xdc] for cell 'mic_dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_rst_ps7_0_100M_0/mic_dma_rst_ps7_0_100M_0_board.xdc] for cell 'mic_dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mic_dma_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mic_dma_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mic_dma_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mic_dma_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [C:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0_clocks.xdc] for cell 'mic_dma_i/dma/U0'
Finished Parsing XDC File [c:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0_clocks.xdc] for cell 'mic_dma_i/dma/U0'
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1649.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 146 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 140 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1649.934 ; gain = 1030.730
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1649.934 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c435e45c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.499 . Memory (MB): peak = 1649.934 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 65257210c6cfd128.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2087.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2087.543 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 23be37279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.543 ; gain = 19.957
Phase 1.1 Core Generation And Design Setup | Checksum: 23be37279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.543 ; gain = 19.957

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 23be37279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.543 ; gain = 19.957
Phase 1 Initialization | Checksum: 23be37279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.543 ; gain = 19.957

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 23be37279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.543 ; gain = 19.957

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 23be37279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.543 ; gain = 19.957
Phase 2 Timer Update And Timing Data Collection | Checksum: 23be37279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.543 ; gain = 19.957

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 19 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 42 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14b4d13ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.543 ; gain = 19.957
Retarget | Checksum: 14b4d13ed
INFO: [Opt 31-389] Phase Retarget created 71 cells and removed 177 cells
INFO: [Opt 31-1021] In phase Retarget, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 965df43f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.543 ; gain = 19.957
Constant propagation | Checksum: 965df43f
INFO: [Opt 31-389] Phase Constant propagation created 53 cells and removed 262 cells
INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2087.543 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2087.543 ; gain = 0.000
Phase 5 Sweep | Checksum: bed3df39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2087.543 ; gain = 19.957
Sweep | Checksum: bed3df39
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 604 cells
INFO: [Opt 31-1021] In phase Sweep, 1286 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: bed3df39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2087.543 ; gain = 19.957
BUFG optimization | Checksum: bed3df39
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: bed3df39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2087.543 ; gain = 19.957
Shift Register Optimization | Checksum: bed3df39
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 132f91192

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2087.543 ; gain = 19.957
Post Processing Netlist | Checksum: 132f91192
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 15963236d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2087.543 ; gain = 19.957

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2087.543 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 15963236d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2087.543 ; gain = 19.957
Phase 9 Finalization | Checksum: 15963236d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2087.543 ; gain = 19.957
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              71  |             177  |                                            112  |
|  Constant propagation         |              53  |             262  |                                             94  |
|  Sweep                        |               0  |             604  |                                           1286  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            110  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15963236d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2087.543 ; gain = 19.957

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 107 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 49 newly gated: 1 Total Ports: 214
Ending PowerOpt Patch Enables Task | Checksum: 1379d24e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.413 . Memory (MB): peak = 2360.141 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1379d24e2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2360.141 ; gain = 272.598

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c43e1f46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2360.141 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1c43e1f46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2360.141 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2360.141 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c43e1f46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2360.141 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2360.141 ; gain = 710.207
INFO: [Vivado 12-24828] Executing command : report_drc -file mic_dma_wrapper_drc_opted.rpt -pb mic_dma_wrapper_drc_opted.pb -rpx mic_dma_wrapper_drc_opted.rpx
Command: report_drc -file mic_dma_wrapper_drc_opted.rpt -pb mic_dma_wrapper_drc_opted.pb -rpx mic_dma_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.141 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2360.141 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2360.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2360.141 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eb73a857

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2360.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 178d1e760

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.929 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1efc28a6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1efc28a6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2360.141 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1efc28a6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b549a498

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13365c12d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13365c12d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 16339e74d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: ff86d98f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 441 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 159 nets or LUTs. Breaked 0 LUT, combined 159 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2360.141 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            159  |                   159  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            159  |                   159  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 23a1019ba

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.141 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2b0db7004

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.141 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2b0db7004

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22d5406ce

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2858b1745

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 267a411d4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24bb2f99e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21e136cba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f5aca4b8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1af488c13

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2360.141 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1af488c13

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a3f43aa2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.120 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 266ba1382

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 2360.141 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 186ff896f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2360.141 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a3f43aa2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.120. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17a3d225f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17a3d225f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17a3d225f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17a3d225f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 17a3d225f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2360.141 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14fc10577

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000
Ending Placer Task | Checksum: 83b8f598

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.141 ; gain = 0.000
98 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.141 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file mic_dma_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2360.141 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file mic_dma_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2360.141 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file mic_dma_wrapper_utilization_placed.rpt -pb mic_dma_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.141 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2360.141 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2360.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2360.141 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.120 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.982 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.141 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2360.141 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2360.141 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2360.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b2b1f ConstDB: 0 ShapeSum: 6db45789 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 343b3bb8 | NumContArr: 428d7c95 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1fc1aad87

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1fc1aad87

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2360.141 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1fc1aad87

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2360.141 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 33d8a40f7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2368.766 ; gain = 8.625
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.236  | TNS=0.000  | WHS=-0.340 | THS=-205.390|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 29f255c61

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 2369.410 ; gain = 9.270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.236  | TNS=0.000  | WHS=-0.148 | THS=-1.778 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 25b42a639

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 2377.926 ; gain = 17.785

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 25b42a639

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2412.801 ; gain = 52.660

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9379
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9379
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f82cbf9f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2f82cbf9f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 251ba1d8e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2412.801 ; gain = 52.660
Phase 4 Initial Routing | Checksum: 251ba1d8e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 659
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.442  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c30253fe

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.442  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 20339dee8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.442  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1fb502980

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.801 ; gain = 52.660
Phase 5 Rip-up And Reroute | Checksum: 1fb502980

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1fb502980

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1fb502980

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.801 ; gain = 52.660
Phase 6 Delay and Skew Optimization | Checksum: 1fb502980

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.442  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 248f63554

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2412.801 ; gain = 52.660
Phase 7 Post Hold Fix | Checksum: 248f63554

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.5087 %
  Global Horizontal Routing Utilization  = 2.71028 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 248f63554

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 248f63554

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a50626bb

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a50626bb

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2412.801 ; gain = 52.660

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.442  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2a50626bb

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2412.801 ; gain = 52.660
Total Elapsed time in route_design: 47.573 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: f93776e9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2412.801 ; gain = 52.660
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: f93776e9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2412.801 ; gain = 52.660

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2412.801 ; gain = 52.660
INFO: [Vivado 12-24828] Executing command : report_drc -file mic_dma_wrapper_drc_routed.rpt -pb mic_dma_wrapper_drc_routed.pb -rpx mic_dma_wrapper_drc_routed.rpx
Command: report_drc -file mic_dma_wrapper_drc_routed.rpt -pb mic_dma_wrapper_drc_routed.pb -rpx mic_dma_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file mic_dma_wrapper_methodology_drc_routed.rpt -pb mic_dma_wrapper_methodology_drc_routed.pb -rpx mic_dma_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mic_dma_wrapper_methodology_drc_routed.rpt -pb mic_dma_wrapper_methodology_drc_routed.pb -rpx mic_dma_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2435.629 ; gain = 22.828
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file mic_dma_wrapper_timing_summary_routed.rpt -pb mic_dma_wrapper_timing_summary_routed.pb -rpx mic_dma_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file mic_dma_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file mic_dma_wrapper_route_status.rpt -pb mic_dma_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file mic_dma_wrapper_power_routed.rpt -pb mic_dma_wrapper_power_summary_routed.pb -rpx mic_dma_wrapper_power_routed.rpx
Command: report_power -file mic_dma_wrapper_power_routed.rpt -pb mic_dma_wrapper_power_summary_routed.pb -rpx mic_dma_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file mic_dma_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file mic_dma_wrapper_bus_skew_routed.rpt -pb mic_dma_wrapper_bus_skew_routed.pb -rpx mic_dma_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2445.492 ; gain = 32.691
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2471.137 ; gain = 13.746
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.846 . Memory (MB): peak = 2479.215 ; gain = 21.824
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.215 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2479.215 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2479.215 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2479.215 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2479.215 ; gain = 21.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/dkuflu/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mic_dma_i/dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <mic_dma_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mic_dma_i/dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <mic_dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mic_dma_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force mic_dma_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mic_dma_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2983.270 ; gain = 504.055
INFO: [Common 17-206] Exiting Vivado at Wed Jun 25 14:39:21 2025...
