// Seed: 2405852256
module module_0 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    output uwire id_3,
    output uwire id_4,
    output wire id_5,
    input supply1 id_6
);
  logic id_8;
  assign module_1.id_0 = 0;
  assign id_8 = id_8 ? id_8 : -1;
endmodule
program module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    output supply0 id_3,
    output uwire id_4,
    input wor id_5,
    input supply1 module_1,
    input supply1 id_7,
    output uwire id_8,
    output wor id_9,
    output tri1 id_10,
    input tri1 id_11,
    input tri id_12,
    input uwire id_13,
    input tri0 id_14,
    output wire id_15,
    output wor id_16
);
  or primCall (id_8, id_14, id_13, id_12, id_0, id_7, id_5);
  module_0 modCall_1 (
      id_5,
      id_12,
      id_14,
      id_4,
      id_1,
      id_2,
      id_11
  );
endprogram
