--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab07_egw100.twx Lab07_egw100.ncd -o Lab07_egw100.twr
Lab07_egw100.pcf

Design file:              Lab07_egw100.ncd
Physical constraint file: Lab07_egw100.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2520 paths analyzed, 551 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.317ns.
--------------------------------------------------------------------------------

Paths for end point FSM_LIGHT_SHOW/presentState_FSM_FFd4 (SLICE_X74Y72.D1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT (RAM)
  Destination:          FSM_LIGHT_SHOW/presentState_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.859 - 0.946)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT to FSM_LIGHT_SHOW/presentState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO16 Trcko_DOA             2.454   DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
                                                       DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
    SLICE_X71Y73.B2      net (fanout=5)        1.686   displayWord<16>
    SLICE_X71Y73.B       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In2
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In2
    SLICE_X71Y73.A4      net (fanout=1)        0.433   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In2
    SLICE_X71Y73.A       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In2
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In3
    SLICE_X70Y73.A3      net (fanout=1)        0.520   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In3
    SLICE_X70Y73.A       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In4
    SLICE_X74Y72.D1      net (fanout=1)        1.080   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In4
    SLICE_X74Y72.CLK     Tas                   0.650   FSM_LIGHT_SHOW/presentState_FSM_FFd4
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In5_lut1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In5_cy1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.195ns (3.476ns logic, 3.719ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT (RAM)
  Destination:          FSM_LIGHT_SHOW/presentState_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.192ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.859 - 0.946)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT to FSM_LIGHT_SHOW/presentState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO18 Trcko_DOA             2.454   DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
                                                       DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
    SLICE_X71Y73.B1      net (fanout=5)        1.683   displayWord<18>
    SLICE_X71Y73.B       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In2
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In2
    SLICE_X71Y73.A4      net (fanout=1)        0.433   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In2
    SLICE_X71Y73.A       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In2
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In3
    SLICE_X70Y73.A3      net (fanout=1)        0.520   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In3
    SLICE_X70Y73.A       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In4
    SLICE_X74Y72.D1      net (fanout=1)        1.080   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In4
    SLICE_X74Y72.CLK     Tas                   0.650   FSM_LIGHT_SHOW/presentState_FSM_FFd4
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In5_lut1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In5_cy1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.192ns (3.476ns logic, 3.716ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT (RAM)
  Destination:          FSM_LIGHT_SHOW/presentState_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.859 - 0.946)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT to FSM_LIGHT_SHOW/presentState_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO17 Trcko_DOA             2.454   DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
                                                       DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
    SLICE_X70Y73.B2      net (fanout=5)        1.764   displayWord<17>
    SLICE_X70Y73.BMUX    Tilo                  0.376   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       DP_LIGHT_SHOW/Mram_STATUS_out<1>11
    SLICE_X70Y73.A1      net (fanout=2)        0.700   statusWord<1>
    SLICE_X70Y73.A       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In4
    SLICE_X74Y72.D1      net (fanout=1)        1.080   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In4
    SLICE_X74Y72.CLK     Tas                   0.650   FSM_LIGHT_SHOW/presentState_FSM_FFd4
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In5_lut1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4-In5_cy1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (3.604ns logic, 3.544ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point FSM_LIGHT_SHOW/presentState_FSM_FFd2 (SLICE_X70Y72.A4), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT (RAM)
  Destination:          FSM_LIGHT_SHOW/presentState_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.047ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns (0.774 - 0.946)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT to FSM_LIGHT_SHOW/presentState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO17 Trcko_DOA             2.454   DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
                                                       DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
    SLICE_X70Y73.B2      net (fanout=5)        1.764   displayWord<17>
    SLICE_X70Y73.BMUX    Tilo                  0.376   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       DP_LIGHT_SHOW/Mram_STATUS_out<1>11
    SLICE_X70Y72.B1      net (fanout=2)        0.830   statusWord<1>
    SLICE_X70Y72.B       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd3
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2-In11_SW0
    SLICE_X70Y72.A4      net (fanout=1)        0.452   N2
    SLICE_X70Y72.CLK     Tas                   0.047   FSM_LIGHT_SHOW/presentState_FSM_FFd3
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2-In
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.047ns (3.001ns logic, 3.046ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT (RAM)
  Destination:          FSM_LIGHT_SHOW/presentState_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns (0.774 - 0.946)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT to FSM_LIGHT_SHOW/presentState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO18 Trcko_DOA             2.454   DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
                                                       DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
    SLICE_X70Y73.B1      net (fanout=5)        1.686   displayWord<18>
    SLICE_X70Y73.BMUX    Tilo                  0.376   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       DP_LIGHT_SHOW/Mram_STATUS_out<1>11
    SLICE_X70Y72.B1      net (fanout=2)        0.830   statusWord<1>
    SLICE_X70Y72.B       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd3
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2-In11_SW0
    SLICE_X70Y72.A4      net (fanout=1)        0.452   N2
    SLICE_X70Y72.CLK     Tas                   0.047   FSM_LIGHT_SHOW/presentState_FSM_FFd3
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2-In
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.969ns (3.001ns logic, 2.968ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT (RAM)
  Destination:          FSM_LIGHT_SHOW/presentState_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns (0.774 - 0.946)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT to FSM_LIGHT_SHOW/presentState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO16 Trcko_DOA             2.454   DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
                                                       DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
    SLICE_X70Y73.B4      net (fanout=5)        1.480   displayWord<16>
    SLICE_X70Y73.BMUX    Tilo                  0.374   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       DP_LIGHT_SHOW/Mram_STATUS_out<1>11
    SLICE_X70Y72.B1      net (fanout=2)        0.830   statusWord<1>
    SLICE_X70Y72.B       Tilo                  0.124   FSM_LIGHT_SHOW/presentState_FSM_FFd3
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2-In11_SW0
    SLICE_X70Y72.A4      net (fanout=1)        0.452   N2
    SLICE_X70Y72.CLK     Tas                   0.047   FSM_LIGHT_SHOW/presentState_FSM_FFd3
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2-In
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (2.999ns logic, 2.762ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point FSM_LIGHT_SHOW/presentState_FSM_FFd1 (SLICE_X71Y72.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT (RAM)
  Destination:          FSM_LIGHT_SHOW/presentState_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (0.774 - 0.946)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT to FSM_LIGHT_SHOW/presentState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO17 Trcko_DOA             2.454   DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
                                                       DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
    SLICE_X70Y73.C1      net (fanout=5)        1.781   displayWord<17>
    SLICE_X70Y73.CMUX    Tilo                  0.360   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2-In11_SW2
    SLICE_X71Y72.C2      net (fanout=1)        0.802   N5
    SLICE_X71Y72.CLK     Tas                   0.093   FSM_LIGHT_SHOW/presentState_FSM_FFd1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd1_rstpot
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (2.907ns logic, 2.583ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT (RAM)
  Destination:          FSM_LIGHT_SHOW/presentState_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.380ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (0.774 - 0.946)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT to FSM_LIGHT_SHOW/presentState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO18 Trcko_DOA             2.454   DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
                                                       DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
    SLICE_X70Y73.C2      net (fanout=5)        1.671   displayWord<18>
    SLICE_X70Y73.CMUX    Tilo                  0.360   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2-In11_SW2
    SLICE_X71Y72.C2      net (fanout=1)        0.802   N5
    SLICE_X71Y72.CLK     Tas                   0.093   FSM_LIGHT_SHOW/presentState_FSM_FFd1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd1_rstpot
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.380ns (2.907ns logic, 2.473ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT (RAM)
  Destination:          FSM_LIGHT_SHOW/presentState_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.206ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (0.774 - 0.946)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT to FSM_LIGHT_SHOW/presentState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO19 Trcko_DOA             2.454   DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
                                                       DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT
    SLICE_X70Y73.C3      net (fanout=5)        1.497   displayWord<19>
    SLICE_X70Y73.CMUX    Tilo                  0.360   FSM_LIGHT_SHOW/presentState_FSM_FFd4-In1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd2-In11_SW2
    SLICE_X71Y72.C2      net (fanout=1)        0.802   N5
    SLICE_X71Y72.CLK     Tas                   0.093   FSM_LIGHT_SHOW/presentState_FSM_FFd1
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd1_rstpot
                                                       FSM_LIGHT_SHOW/presentState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.206ns (2.907ns logic, 2.299ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DP_LIGHT_SHOW/CTR_DELAY/Q_6 (SLICE_X72Y70.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DP_LIGHT_SHOW/CTR_DELAY/count_6 (FF)
  Destination:          DP_LIGHT_SHOW/CTR_DELAY/Q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DP_LIGHT_SHOW/CTR_DELAY/count_6 to DP_LIGHT_SHOW/CTR_DELAY/Q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.CQ      Tcko                  0.141   DP_LIGHT_SHOW/CTR_DELAY/count<7>
                                                       DP_LIGHT_SHOW/CTR_DELAY/count_6
    SLICE_X72Y70.CX      net (fanout=2)        0.070   DP_LIGHT_SHOW/CTR_DELAY/count<6>
    SLICE_X72Y70.CLK     Tckdi       (-Th)     0.076   DP_LIGHT_SHOW/CTR_DELAY/count<7>
                                                       DP_LIGHT_SHOW/CTR_DELAY/Q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.065ns logic, 0.070ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point DP_LIGHT_SHOW/CTR_DELAY/Q_10 (SLICE_X72Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DP_LIGHT_SHOW/CTR_DELAY/count_10 (FF)
  Destination:          DP_LIGHT_SHOW/CTR_DELAY/Q_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DP_LIGHT_SHOW/CTR_DELAY/count_10 to DP_LIGHT_SHOW/CTR_DELAY/Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y71.CQ      Tcko                  0.141   DP_LIGHT_SHOW/CTR_DELAY/count<11>
                                                       DP_LIGHT_SHOW/CTR_DELAY/count_10
    SLICE_X72Y71.CX      net (fanout=2)        0.070   DP_LIGHT_SHOW/CTR_DELAY/count<10>
    SLICE_X72Y71.CLK     Tckdi       (-Th)     0.076   DP_LIGHT_SHOW/CTR_DELAY/count<11>
                                                       DP_LIGHT_SHOW/CTR_DELAY/Q_10
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.065ns logic, 0.070ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point DP_LIGHT_SHOW/CTR_DELAY/Q_7 (SLICE_X72Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DP_LIGHT_SHOW/CTR_DELAY/count_7 (FF)
  Destination:          DP_LIGHT_SHOW/CTR_DELAY/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DP_LIGHT_SHOW/CTR_DELAY/count_7 to DP_LIGHT_SHOW/CTR_DELAY/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.DQ      Tcko                  0.141   DP_LIGHT_SHOW/CTR_DELAY/count<7>
                                                       DP_LIGHT_SHOW/CTR_DELAY/count_7
    SLICE_X72Y70.DX      net (fanout=2)        0.073   DP_LIGHT_SHOW/CTR_DELAY/count<7>
    SLICE_X72Y70.CLK     Tckdi       (-Th)     0.078   DP_LIGHT_SHOW/CTR_DELAY/count<7>
                                                       DP_LIGHT_SHOW/CTR_DELAY/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.063ns logic, 0.073ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT/CLKARDCLKL
  Logical resource: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT/CLKARDCLKL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT/CLKARDCLKU
  Logical resource: DP_LIGHT_SHOW_ROM/Mram_ADDRESS[9]_GND_9_o_wide_mux_0_OUT/CLKARDCLKU
  Location pin: RAMB36_X3Y14.CLKARDCLKU
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.317|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2520 paths, 0 nets, and 464 connections

Design statistics:
   Minimum period:   7.317ns{1}   (Maximum frequency: 136.668MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 20 15:28:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



