module top_module(
	output out);

    // Assign output to logic low (0)
    assign out = 0;

endmodule
