

================================================================
== Vitis HLS Report for 'VITIS_LOOP_86_4_proc29'
================================================================
* Date:           Mon Sep  4 23:51:19 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4_fu_54  |VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     389|    518|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     402|    590|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4_fu_54  |VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4  |        0|   2|  389|  518|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                 |        0|   2|  389|  518|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |sub_ln88_fu_84_p2  |         -|   0|  0|  14|           6|           6|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  16|           7|           7|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |block_C_drainer_312_read  |   9|          2|    1|          2|
    |ii_blk_n                  |   9|          2|    1|          2|
    |jj_blk_n                  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  56|         12|    5|         12|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  3|   0|    3|          0|
    |ap_done_reg                                                             |  1|   0|    1|          0|
    |grp_VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4_fu_54_ap_start_reg  |  1|   0|    1|          0|
    |jj_read_reg_98                                                          |  2|   0|    2|          0|
    |sub_ln88_reg_103                                                        |  4|   0|    6|          2|
    |tmp_s_reg_108                                                           |  2|   0|    4|          2|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   | 13|   0|   17|          4|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_86_4_proc29|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_86_4_proc29|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_86_4_proc29|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_86_4_proc29|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_86_4_proc29|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_86_4_proc29|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_86_4_proc29|  return value|
|C_3_address0                        |  out|    6|   ap_memory|                     C_3|         array|
|C_3_ce0                             |  out|    1|   ap_memory|                     C_3|         array|
|C_3_we0                             |  out|    1|   ap_memory|                     C_3|         array|
|C_3_d0                              |  out|   32|   ap_memory|                     C_3|         array|
|C_3_address1                        |  out|    6|   ap_memory|                     C_3|         array|
|C_3_ce1                             |  out|    1|   ap_memory|                     C_3|         array|
|C_3_q1                              |   in|   32|   ap_memory|                     C_3|         array|
|block_C_drainer_312_dout            |   in|   32|     ap_fifo|     block_C_drainer_312|       pointer|
|block_C_drainer_312_num_data_valid  |   in|    2|     ap_fifo|     block_C_drainer_312|       pointer|
|block_C_drainer_312_fifo_cap        |   in|    2|     ap_fifo|     block_C_drainer_312|       pointer|
|block_C_drainer_312_empty_n         |   in|    1|     ap_fifo|     block_C_drainer_312|       pointer|
|block_C_drainer_312_read            |  out|    1|     ap_fifo|     block_C_drainer_312|       pointer|
|jj_dout                             |   in|    2|     ap_fifo|                      jj|       pointer|
|jj_num_data_valid                   |   in|    3|     ap_fifo|                      jj|       pointer|
|jj_fifo_cap                         |   in|    3|     ap_fifo|                      jj|       pointer|
|jj_empty_n                          |   in|    1|     ap_fifo|                      jj|       pointer|
|jj_read                             |  out|    1|     ap_fifo|                      jj|       pointer|
|ii_dout                             |   in|    2|     ap_fifo|                      ii|       pointer|
|ii_num_data_valid                   |   in|    3|     ap_fifo|                      ii|       pointer|
|ii_fifo_cap                         |   in|    3|     ap_fifo|                      ii|       pointer|
|ii_empty_n                          |   in|    1|     ap_fifo|                      ii|       pointer|
|ii_read                             |  out|    1|     ap_fifo|                      ii|       pointer|
+------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.45>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%jj_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %jj"   --->   Operation 4 'read' 'jj_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %ii"   --->   Operation 5 'read' 'ii_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %ii_read, i4 0" [gemm_systolic_array.cpp:88]   --->   Operation 6 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %ii_read, i2 0" [gemm_systolic_array.cpp:88]   --->   Operation 7 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %tmp_20" [gemm_systolic_array.cpp:88]   --->   Operation 8 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.82ns)   --->   "%sub_ln88 = sub i6 %tmp_19, i6 %zext_ln88" [gemm_systolic_array.cpp:88]   --->   Operation 9 'sub' 'sub_ln88' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %jj_read, i2 0"   --->   Operation 10 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (6.81ns)   --->   "%call_ln88 = call void @VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4, i32 %C_3, i32 %block_C_drainer_312, i4 %tmp_s, i6 %sub_ln88" [gemm_systolic_array.cpp:88]   --->   Operation 12 'call' 'call_ln88' <Predicate = true> <Delay = 6.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %jj, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_312, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln88 = call void @VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4, i32 %C_3, i32 %block_C_drainer_312, i4 %tmp_s, i6 %sub_ln88" [gemm_systolic_array.cpp:88]   --->   Operation 16 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_312]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ii]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read           (read          ) [ 0010]
ii_read           (read          ) [ 0000]
tmp_19            (bitconcatenate) [ 0000]
tmp_20            (bitconcatenate) [ 0000]
zext_ln88         (zext          ) [ 0000]
sub_ln88          (sub           ) [ 0011]
tmp_s             (bitconcatenate) [ 0001]
empty             (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln88         (call          ) [ 0000]
ret_ln0           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_C_drainer_312">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_312"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="jj">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ii">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="jj_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="2" slack="0"/>
<pin id="44" dir="0" index="1" bw="2" slack="0"/>
<pin id="45" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="ii_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="2" slack="0"/>
<pin id="50" dir="0" index="1" bw="2" slack="0"/>
<pin id="51" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="0" index="3" bw="4" slack="0"/>
<pin id="59" dir="0" index="4" bw="6" slack="1"/>
<pin id="60" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln88/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_19_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="2" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_20_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln88_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sub_ln88_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln88/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_s_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="1"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="jj_read_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="1"/>
<pin id="100" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="jj_read "/>
</bind>
</comp>

<comp id="103" class="1005" name="sub_ln88_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="1"/>
<pin id="105" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln88 "/>
</bind>
</comp>

<comp id="108" class="1005" name="tmp_s_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="48" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="48" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="64" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="80" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="101"><net_src comp="42" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="84" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="111"><net_src comp="90" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="54" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_3 | {2 3 }
 - Input state : 
	Port: VITIS_LOOP_86_4_proc29 : C_3 | {2 3 }
	Port: VITIS_LOOP_86_4_proc29 : block_C_drainer_312 | {2 3 }
	Port: VITIS_LOOP_86_4_proc29 : jj | {1 }
	Port: VITIS_LOOP_86_4_proc29 : ii | {1 }
  - Chain level:
	State 1
		zext_ln88 : 1
		sub_ln88 : 2
	State 2
		call_ln88 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4_fu_54 |    2    |  3.176  |   343   |   454   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                       sub_ln88_fu_84                      |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     jj_read_read_fu_42                    |    0    |    0    |    0    |    0    |
|          |                     ii_read_read_fu_48                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                        tmp_19_fu_64                       |    0    |    0    |    0    |    0    |
|bitconcatenate|                        tmp_20_fu_72                       |    0    |    0    |    0    |    0    |
|          |                        tmp_s_fu_90                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                      zext_ln88_fu_80                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    2    |  3.176  |   343   |   468   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| jj_read_reg_98 |    2   |
|sub_ln88_reg_103|    6   |
|  tmp_s_reg_108 |    4   |
+----------------+--------+
|      Total     |   12   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_VITIS_LOOP_86_4_proc29_Pipeline_VITIS_LOOP_86_4_fu_54 |  p3  |   2  |   4  |    8   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |    8   ||  1.588  ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    3   |   343  |   468  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   12   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   355  |   477  |
+-----------+--------+--------+--------+--------+
