// Verilog model of circuit of Figure 3.35. IEEE 1364â€“1995 Syntax
module Simple_Circuit (A, B, C, D, E);
input A,B,C;
output      D, E;
wire        w1;
and         G1 (w1, A, B); // Optional gate instance name
not         G2 (E, C);
or          G3 (D, w1, E);
endmodule