--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx_WebPACK\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15040 paths analyzed, 859 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.129ns.
--------------------------------------------------------------------------------
Slack:                  9.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.087ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.087ns (2.891ns logic, 7.196ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  9.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.052ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.052ns (3.102ns logic, 6.950ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  9.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.986ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.986ns (2.724ns logic, 7.262ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  10.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.951ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.951ns (2.935ns logic, 7.016ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  10.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.938ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.BMUX    Topab                 0.532   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.D4      net (fanout=1)        0.517   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[1]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1511
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.938ns (2.967ns logic, 6.971ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  10.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.894ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (2.819ns logic, 7.075ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  10.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.859ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.859ns (3.030ns logic, 6.829ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  10.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.837ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.BMUX    Topab                 0.532   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.D4      net (fanout=1)        0.517   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[1]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1511
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.837ns (2.800ns logic, 7.037ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  10.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.793ns (2.652ns logic, 7.141ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  10.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.758ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.758ns (2.863ns logic, 6.895ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  10.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.745ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.BMUX    Topab                 0.532   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.D4      net (fanout=1)        0.517   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[1]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1511
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (2.895ns logic, 6.850ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  10.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.644ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.BMUX    Topab                 0.532   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.D4      net (fanout=1)        0.517   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[1]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1511
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.644ns (2.728ns logic, 6.916ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.635ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.635ns (2.891ns logic, 6.744ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  10.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.600ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.600ns (3.102ns logic, 6.498ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  10.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.534ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.534ns (2.724ns logic, 6.810ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  10.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.499ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.499ns (2.935ns logic, 6.564ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  10.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.486ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.BMUX    Topab                 0.532   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.D4      net (fanout=1)        0.517   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[1]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1511
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (2.967ns logic, 6.519ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  10.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.442ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.442ns (2.819ns logic, 6.623ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  10.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.427ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.C3      net (fanout=18)       1.352   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.C       Tilo                  0.235   alu/M_alu_b[4]
                                                       alu/Mmux_M_alu_a121
    SLICE_X16Y54.B1      net (fanout=8)        1.185   alu/M_alu_a[4]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.427ns (2.705ns logic, 6.722ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.410ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B6      net (fanout=18)       0.912   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B       Tilo                  0.235   alu/M_alu_a[12]
                                                       alu/Mmux_M_alu_a41
    SLICE_X16Y54.D1      net (fanout=12)       1.576   alu/M_alu_a[12]
    SLICE_X16Y54.CMUX    Topdc                 0.456   alu/alu/boolean/out
                                                       alu/alu/boolean/out2_F
                                                       alu/alu/boolean/out2
    SLICE_X16Y54.A2      net (fanout=3)        0.749   alu/alu/boolean/out2
    SLICE_X16Y54.A       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out3
    SLICE_X16Y53.B4      net (fanout=1)        0.493   alu/alu/boolean/n0012
    SLICE_X16Y53.B       Tilo                  0.254   alu/alu/boolean/N32
                                                       alu/alu/boolean/Mmux_out_4_f7_SW0
    SLICE_X16Y53.D1      net (fanout=2)        0.598   alu/alu/boolean/N32
    SLICE_X16Y53.CMUX    Topdc                 0.456   alu/alu/boolean/N32
                                                       alu/alu/boolean/Mmux_out_4_f7_F
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X16Y49.A3      net (fanout=2)        1.460   alu/alu/Mmux_out_4_f7
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.410ns (2.880ns logic, 6.530ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  10.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.407ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.407ns (3.030ns logic, 6.377ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  10.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.C3      net (fanout=18)       1.352   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.C       Tilo                  0.235   alu/M_alu_b[4]
                                                       alu/Mmux_M_alu_a121
    SLICE_X16Y54.B1      net (fanout=8)        1.185   alu/M_alu_a[4]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.392ns (2.916ns logic, 6.476ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  10.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.385ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y49.D1      net (fanout=3)        1.035   alu/alu/Mmux_out_3_f7
    SLICE_X16Y49.DMUX    Tilo                  0.326   alu/alu/N43
                                                       alu/alu/Mmux_out2111_SW1
    SLICE_X16Y49.A6      net (fanout=1)        0.438   alu/alu/N43
    SLICE_X16Y49.BMUX    Topab                 0.532   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.D4      net (fanout=1)        0.517   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[1]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1511
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.385ns (2.800ns logic, 6.585ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  10.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.375ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B6      net (fanout=18)       0.912   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B       Tilo                  0.235   alu/M_alu_a[12]
                                                       alu/Mmux_M_alu_a41
    SLICE_X16Y54.D1      net (fanout=12)       1.576   alu/M_alu_a[12]
    SLICE_X16Y54.CMUX    Topdc                 0.456   alu/alu/boolean/out
                                                       alu/alu/boolean/out2_F
                                                       alu/alu/boolean/out2
    SLICE_X16Y54.A2      net (fanout=3)        0.749   alu/alu/boolean/out2
    SLICE_X16Y54.A       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out3
    SLICE_X16Y53.B4      net (fanout=1)        0.493   alu/alu/boolean/n0012
    SLICE_X16Y53.B       Tilo                  0.254   alu/alu/boolean/N32
                                                       alu/alu/boolean/Mmux_out_4_f7_SW0
    SLICE_X16Y53.D1      net (fanout=2)        0.598   alu/alu/boolean/N32
    SLICE_X16Y53.CMUX    Topdc                 0.456   alu/alu/boolean/N32
                                                       alu/alu/boolean/Mmux_out_4_f7_F
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X16Y49.A3      net (fanout=2)        1.460   alu/alu/Mmux_out_4_f7
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.375ns (3.091ns logic, 6.284ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  10.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.375ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y55.C5      net (fanout=12)       1.127   alu/M_alu_a[5]
    SLICE_X18Y55.CMUX    Tilo                  0.403   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o1_G
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o1
    SLICE_X18Y55.A2      net (fanout=1)        0.725   alu/alu/boolean/a[15]_reduce_nor_9_o1
    SLICE_X18Y55.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y55.B6      net (fanout=1)        0.143   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y55.B       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y53.C3      net (fanout=1)        0.796   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y53.CMUX    Tilo                  0.430   alu/alu/boolean/N32
                                                       alu/alu/boolean/Mmux_out_4_f7_G
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X16Y49.A3      net (fanout=2)        1.460   alu/alu/Mmux_out_4_f7
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.375ns (2.782ns logic, 6.593ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  10.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.341ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.341ns (2.652ns logic, 6.689ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.340ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y55.C5      net (fanout=12)       1.127   alu/M_alu_a[5]
    SLICE_X18Y55.CMUX    Tilo                  0.403   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o1_G
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o1
    SLICE_X18Y55.A2      net (fanout=1)        0.725   alu/alu/boolean/a[15]_reduce_nor_9_o1
    SLICE_X18Y55.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y55.B6      net (fanout=1)        0.143   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y55.B       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y53.C3      net (fanout=1)        0.796   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y53.CMUX    Tilo                  0.430   alu/alu/boolean/N32
                                                       alu/alu/boolean/Mmux_out_4_f7_G
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X16Y49.A3      net (fanout=2)        1.460   alu/alu/Mmux_out_4_f7
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.340ns (2.993ns logic, 6.347ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  10.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_5 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.322ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_5 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.BQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_5
    SLICE_X20Y51.B1      net (fanout=6)        1.600   alu/M_ram2_read_data[5]
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X16Y54.A5      net (fanout=3)        0.255   alu/alu/boolean/out
    SLICE_X16Y54.A       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out3
    SLICE_X16Y53.B4      net (fanout=1)        0.493   alu/alu/boolean/n0012
    SLICE_X16Y53.B       Tilo                  0.254   alu/alu/boolean/N32
                                                       alu/alu/boolean/Mmux_out_4_f7_SW0
    SLICE_X16Y53.D1      net (fanout=2)        0.598   alu/alu/boolean/N32
    SLICE_X16Y53.CMUX    Topdc                 0.456   alu/alu/boolean/N32
                                                       alu/alu/boolean/Mmux_out_4_f7_F
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X16Y49.A3      net (fanout=2)        1.460   alu/alu/Mmux_out_4_f7
    SLICE_X16Y49.AMUX    Topaa                 0.456   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.B1      net (fanout=1)        0.742   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[0]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1611
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.322ns (2.697ns logic, 6.625ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  10.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.306ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X16Y54.B2      net (fanout=12)       1.477   alu/M_alu_a[5]
    SLICE_X16Y54.B       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X14Y49.D2      net (fanout=3)        1.377   alu/alu/boolean/out
    SLICE_X14Y49.D       Tilo                  0.235   alu/M_autostate_q_FSM_FFd12
                                                       alu/alu/boolean/GND_17_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y52.C6      net (fanout=1)        0.593   alu/alu/boolean/GND_17_o_b[15]_and_12_OUT[0]
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.CMUX    Topac                 0.633   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X17Y48.C5      net (fanout=1)        0.496   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[2]
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data1411
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.306ns (2.863ns logic, 6.443ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  10.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.293ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B3      net (fanout=18)       1.148   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y51.B       Tilo                  0.254   alu/M_alu_a[5]
                                                       alu/Mmux_M_alu_a111
    SLICE_X18Y56.D3      net (fanout=12)       1.592   alu/M_alu_a[5]
    SLICE_X18Y56.CMUX    Topdc                 0.402   alu/Mmux_out142
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A1      net (fanout=1)        1.249   alu/alu/boolean/a[15]_reduce_nor_7_o3
    SLICE_X16Y52.A       Tilo                  0.254   alu/alu/boolean/N28
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o7
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu/alu/boolean/N28
                                                       alu/alu/boolean/Mmux_out_3_f7_G
                                                       alu/alu/boolean/Mmux_out_3_f7
    SLICE_X16Y50.B6      net (fanout=3)        0.397   alu/alu/Mmux_out_3_f7
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/Mmux_out2111_SW0
    SLICE_X16Y49.A1      net (fanout=1)        0.955   alu/alu/N42
    SLICE_X16Y49.BMUX    Topab                 0.532   alu/alu/N43
                                                       alu/alu/Mmux_out2111
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_103_OUT_xor<2>
    SLICE_X16Y48.D4      net (fanout=1)        0.517   alu/M_alu_out[15]_GND_6_o_sub_103_OUT[1]
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data1511
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.293ns (2.895ns logic, 6.398ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: toggle_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: start_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[3]/CLK
  Logical resource: toggle_button/M_ctr_q_0/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[3]/CLK
  Logical resource: toggle_button/M_ctr_q_1/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[3]/CLK
  Logical resource: toggle_button/M_ctr_q_2/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[3]/CLK
  Logical resource: toggle_button/M_ctr_q_3/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[7]/CLK
  Logical resource: toggle_button/M_ctr_q_4/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[7]/CLK
  Logical resource: toggle_button/M_ctr_q_5/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[7]/CLK
  Logical resource: toggle_button/M_ctr_q_6/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[7]/CLK
  Logical resource: toggle_button/M_ctr_q_7/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[11]/CLK
  Logical resource: toggle_button/M_ctr_q_8/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle_button/M_ctr_q[11]/CLK
  Logical resource: toggle_button/M_ctr_q_9/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.129|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15040 paths, 0 nets, and 1610 connections

Design statistics:
   Minimum period:  10.129ns{1}   (Maximum frequency:  98.726MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 14:56:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



