// Seed: 225925848
module module_0;
  bit id_1, id_2;
  always begin : LABEL_0
    @(posedge id_2) id_1 <= id_2 ? id_1 : 1;
    #1 id_2 = -1 == id_2;
    $unsigned(42);
    ;
  end
  wire id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd78,
    parameter id_4  = 32'd60,
    parameter id_7  = 32'd28,
    parameter id_9  = 32'd86
) (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2[1  -  id_4 : -1]
    , id_16,
    output wand id_3,
    output tri0 _id_4
    , id_17,
    output supply0 id_5,
    output tri0 id_6#(.id_18(1)),
    input tri _id_7,
    input supply0 id_8,
    input tri _id_9,
    input wand id_10,
    output tri1 id_11,
    input tri1 _id_12
    , id_19,
    input supply1 id_13,
    output wire id_14
);
  assign id_16[id_9 : id_7] = -1;
  integer id_20;
  logic [7:0] id_21, id_22, id_23, id_24, id_25, id_26;
  assign id_26[-1'd0][1][1] = 1 && id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_27[id_12 : 1];
endmodule
