// Seed: 3694030301
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  wor  id_2,
    input  tri  id_3,
    output tri  id_4
);
  id_6(
      .id_0("" !=? id_0), .id_1(id_3), .id_2(1 && 1), .id_3($display("" - {id_7{id_1}}) && id_7)
  ); module_0();
  wire id_8;
endmodule
module module_2 (
    output uwire id_0,
    output tri0 id_1,
    output supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input wire id_8,
    input wor id_9,
    output wor id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri id_13,
    output wor id_14,
    input tri1 id_15,
    input tri0 id_16,
    inout uwire id_17,
    output wire id_18,
    input wor id_19,
    input uwire id_20,
    output tri1 id_21,
    output supply1 id_22,
    input wor id_23,
    output wor id_24,
    input supply0 id_25,
    output tri id_26,
    input tri0 id_27,
    input tri0 id_28,
    input tri0 id_29
    , id_75,
    input wire id_30,
    input supply1 id_31,
    input supply1 id_32,
    input supply0 id_33,
    input supply0 id_34,
    output wor id_35,
    input wor id_36,
    input wire id_37,
    input supply0 id_38,
    output tri0 id_39
    , id_76,
    input tri1 id_40,
    output tri1 id_41,
    input wand id_42,
    input supply1 id_43,
    output tri1 id_44,
    output uwire id_45,
    output supply1 id_46,
    input wand id_47,
    input tri id_48,
    input wor id_49,
    output wand id_50,
    input tri0 id_51,
    input tri id_52,
    input tri0 id_53,
    input tri1 id_54,
    output supply0 id_55,
    inout tri0 id_56,
    input tri1 id_57,
    input wire id_58,
    input tri1 id_59,
    output tri0 id_60,
    input wand id_61,
    output supply1 id_62,
    input supply1 id_63,
    output supply1 id_64,
    output wand id_65,
    input wire id_66,
    output uwire id_67,
    input uwire id_68,
    input tri0 id_69,
    input wor id_70,
    output tri1 id_71,
    input uwire id_72,
    input uwire id_73
);
  if (id_61) begin
    wire id_77;
  end
  wire id_78;
  xnor (
      id_0,
      id_11,
      id_12,
      id_13,
      id_15,
      id_16,
      id_17,
      id_19,
      id_20,
      id_23,
      id_25,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_36,
      id_37,
      id_38,
      id_4,
      id_40,
      id_42,
      id_43,
      id_47,
      id_48,
      id_49,
      id_51,
      id_52,
      id_53,
      id_54,
      id_56,
      id_57,
      id_58,
      id_59,
      id_6,
      id_61,
      id_63,
      id_66,
      id_68,
      id_69,
      id_7,
      id_70,
      id_72,
      id_73,
      id_75,
      id_76,
      id_78,
      id_8,
      id_9);
  module_0();
endmodule
