Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Utility/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9f4dbb5ce24c4c03a6f0d16f26588d41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nand_latch_tb_behav xil_defaultlib.nand_latch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nand_latch
Compiling module xil_defaultlib.nand_latch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot nand_latch_tb_behav
