# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fsmIC.srcs/sources_1/new/bitcell.v" \
"../../../../fsmIC.srcs/sources_1/new/decoder3to8.v" \
"../../../../fsmIC.srcs/sources_1/new/fsmIC.v" \
"../../../../fsmIC.srcs/sources_1/new/memory.v" \
"../../../../fsmIC.srcs/sources_1/new/memory8bit.v" \
"../../../../fsmIC.srcs/sim_1/new/tb_memory.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
