{'divide_count': {'CDeps': [[[],
                             [],
                             ['rst_i'],
                             ['clk_en_i'],
                             [],
                             ['divide_i'],
                             ['divide_count', 'M_PP', 'R_PP', 'S_PP']],
                            [[],
                             [],
                             ['rst_i'],
                             ['clk_en_i'],
                             [],
                             ['divide_i']],
                            [[], [], ['rst_i']]],
                  'CLines': [[None,
                              None,
                              '156:C',
                              '164:C',
                              None,
                              '167:C',
                              '178:C'],
                             [None, None, '156:C', '164:C', None, '167:C'],
                             [None, None, '156:C']],
                  'Clocked': True,
                  'DDeps': [['divide_count'], [], []],
                  'DLines': ['194:D', '170:D', '160:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895ec190>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e5710>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0589210d50>]},
 'divisor_node': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['grand_divisor', 'M_PP', 'N_PP', 'R_PP']],
                  'DLines': ['202:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f05895eccd0>]},
 'done_o': {'CDeps': [[[], [], ['rst_i'], ['clk_en_i']],
                      [[], [], ['rst_i'], ['clk_en_i']],
                      [[],
                       [],
                       ['rst_i'],
                       ['clk_en_i'],
                       [],
                       ['divide_i'],
                       ['divide_count', 'M_PP', 'R_PP', 'S_PP']],
                      [[], [], ['rst_i'], ['clk_en_i']],
                      [[],
                       [],
                       ['rst_i'],
                       ['clk_en_i'],
                       [],
                       ['divide_i'],
                       ['divide_count', 'M_PP', 'R_PP', 'S_PP']],
                      [[], [], ['rst_i'], ['clk_en_i']],
                      [[], [], ['rst_i']]],
            'CLines': [[None, None, '156:C', '164:C'],
                       [None, None, '156:C', '164:C'],
                       [None,
                        None,
                        '156:C',
                        '164:C',
                        None,
                        '167:C',
                        '178:C'],
                       [None, None, '156:C', '164:C'],
                       [None,
                        None,
                        '156:C',
                        '164:C',
                        None,
                        '167:C',
                        '178:C'],
                       [None, None, '156:C', '164:C'],
                       [None, None, '156:C']],
            'Clocked': True,
            'DDeps': [[], [], [], [], [], [], []],
            'DLines': ['166:D',
                       '166:D',
                       '182:D',
                       '166:D',
                       '182:D',
                       '166:D',
                       '162:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e52d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e52d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e8690>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e52d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e8690>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e52d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0589210fd0>]},
 'grand_dividend': {'CDeps': [[[],
                               [],
                               ['rst_i'],
                               ['clk_en_i'],
                               [],
                               ['divide_i'],
                               ['divide_count', 'M_PP', 'R_PP', 'S_PP'],
                               [],
                               ['subtract_node', 'M_PP', 'N_PP', 'R_PP']],
                              [[],
                               [],
                               ['rst_i'],
                               ['clk_en_i'],
                               [],
                               ['divide_i']],
                              [[], [], ['rst_i']]],
                    'CLines': [[None,
                                None,
                                '156:C',
                                '164:C',
                                None,
                                '167:C',
                                '178:C',
                                None,
                                '187:C'],
                               [None, None, '156:C', '164:C', None, '167:C'],
                               [None, None, '156:C']],
                    'Clocked': True,
                    'DDeps': [['subtract_node'], ['dividend_i'], []],
                    'DLines': ['187:D', '172:D', '158:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e8c50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e5910>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0589210a50>]},
 'grand_divisor': {'CDeps': [[[],
                              [],
                              ['rst_i'],
                              ['clk_en_i'],
                              [],
                              ['divide_i'],
                              ['divide_count', 'M_PP', 'R_PP', 'S_PP']],
                             [[],
                              [],
                              ['rst_i'],
                              ['clk_en_i'],
                              [],
                              ['divide_i']],
                             [[], [], ['rst_i']]],
                   'CLines': [[None,
                               None,
                               '156:C',
                               '164:C',
                               None,
                               '167:C',
                               '178:C'],
                              [None, None, '156:C', '164:C', None, '167:C'],
                              [None, None, '156:C']],
                   'Clocked': True,
                   'DDeps': [['divisor_node'], ['divisor_i', 'R_PP'], []],
                   'DLines': ['192:D', '176:D', '159:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e8f10>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e5cd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0589210bd0>]},
 'quotient': {'CDeps': [[[],
                         [],
                         ['rst_i'],
                         ['clk_en_i'],
                         [],
                         ['divide_i'],
                         ['divide_count', 'M_PP', 'R_PP', 'S_PP']],
                        [[],
                         [],
                         ['rst_i'],
                         ['clk_en_i'],
                         [],
                         ['divide_i'],
                         ['divide_count', 'M_PP', 'R_PP', 'S_PP'],
                         [],
                         ['done_o']],
                        [[], [], ['rst_i'], ['clk_en_i'], [], ['divide_i']],
                        [[], [], ['rst_i']]],
              'CLines': [[None,
                          None,
                          '156:C',
                          '164:C',
                          None,
                          '167:C',
                          '178:C'],
                         [None,
                          None,
                          '156:C',
                          '164:C',
                          None,
                          '167:C',
                          '178:C',
                          None,
                          '180:C'],
                         [None, None, '156:C', '164:C', None, '167:C'],
                         [None, None, '156:C']],
              'Clocked': True,
              'DDeps': [['quotient_node'], ['quotient_node'], [], []],
              'DLines': ['190:D', '180:D', '169:D', '161:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e8d50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e8350>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e5550>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0589210e90>]},
 'quotient_node': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['quotient',
                              'M_PP',
                              'R_PP',
                              'S_PP',
                              'subtract_node',
                              'M_PP',
                              'N_PP',
                              'R_PP']],
                   'DLines': ['200:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f05895ec9d0>]},
 'quotient_o': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['HELD_OUTPUT_PP', 'quotient', 'quotient_reg']],
                'DLines': ['204:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f058919b0d0>]},
 'quotient_reg': {'CDeps': [[[],
                             [],
                             ['rst_i'],
                             ['clk_en_i'],
                             [],
                             ['divide_i'],
                             ['divide_count', 'M_PP', 'R_PP', 'S_PP'],
                             [],
                             ['done_o']]],
                  'CLines': [[None,
                              None,
                              '156:C',
                              '164:C',
                              None,
                              '167:C',
                              '178:C',
                              None,
                              '181:C']],
                  'Clocked': True,
                  'DDeps': [['quotient_node']],
                  'DLines': ['181:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f05895e85d0>]},
 'subtract_node': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['grand_dividend', 'grand_divisor']],
                   'DLines': ['199:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f05895ec290>]}}
