Analysis & Synthesis report for tp1
Sun Jun  9 16:04:50 2013
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Memoria:mem|altsyncram:memory_rtl_0|altsyncram_o1h1:auto_generated
 15. Parameter Settings for Inferred Entity Instance: Memoria:mem|altsyncram:memory_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "LCD:display_LCD"
 18. Port Connectivity Checks: "muxPc2:mxPC2"
 19. Port Connectivity Checks: "ALU:alu"
 20. Port Connectivity Checks: "muxB:mxB"
 21. Port Connectivity Checks: "Banco:bnc"
 22. Port Connectivity Checks: "Memoria:mem"
 23. Port Connectivity Checks: "mux_PC:mxPC"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun  9 16:04:50 2013    ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name                      ; tp1                                      ;
; Top-level Entity Name              ; tp1                                      ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 1,539                                    ;
;     Total combinational functions  ; 1,308                                    ;
;     Dedicated logic registers      ; 377                                      ;
; Total registers                    ; 377                                      ;
; Total pins                         ; 80                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 800                                      ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; tp1                ; tp1                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+--------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                   ;
+--------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+
; LCD.v                                ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/LCD.v                                          ;
; Memoria.v                            ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/Memoria.v                                      ;
; muxPc2.v                             ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/muxPc2.v                                       ;
; muxA.v                               ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/muxA.v                                         ;
; muxReg.v                             ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/muxReg.v                                       ;
; mux_PC.v                             ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/mux_PC.v                                       ;
; ALU.v                                ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/ALU.v                                          ;
; Banco.v                              ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/Banco.v                                        ;
; muxData.v                            ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/muxData.v                                      ;
; Display.v                            ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/Display.v                                      ;
; Controle.v                           ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/Controle.v                                     ;
; muxB.v                               ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/muxB.v                                         ;
; tp1.v                                ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/tp1.v                                          ;
; AluControl.v                         ; yes             ; User Verilog HDL File                                 ; /home/junior/Desktop/maoi/teste/AluControl.v                                   ;
; altsyncram.tdf                       ; yes             ; Megafunction                                          ; /home/junior/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc                ; yes             ; Megafunction                                          ; /home/junior/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                          ; yes             ; Megafunction                                          ; /home/junior/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                       ; yes             ; Megafunction                                          ; /home/junior/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal110.inc                       ; yes             ; Megafunction                                          ; /home/junior/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc        ;
; a_rdenreg.inc                        ; yes             ; Megafunction                                          ; /home/junior/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                           ; yes             ; Megafunction                                          ; /home/junior/altera/11.0/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                           ; yes             ; Megafunction                                          ; /home/junior/altera/11.0/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                         ; yes             ; Megafunction                                          ; /home/junior/altera/11.0/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_o1h1.tdf               ; yes             ; Auto-Generated Megafunction                           ; /home/junior/Desktop/maoi/teste/db/altsyncram_o1h1.tdf                         ;
; db/tp1.ram0_Memoria_e03d9be0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/junior/Desktop/maoi/teste/db/tp1.ram0_Memoria_e03d9be0.hdl.mif           ;
+--------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,539    ;
;                                             ;          ;
; Total combinational functions               ; 1308     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 962      ;
;     -- 3 input functions                    ; 285      ;
;     -- <=2 input functions                  ; 61       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 1244     ;
;     -- arithmetic mode                      ; 64       ;
;                                             ;          ;
; Total registers                             ; 377      ;
;     -- Dedicated logic registers            ; 377      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 80       ;
; Total memory bits                           ; 800      ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 362      ;
; Total fan-out                               ; 6101     ;
; Average fan-out                             ; 3.43     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; |tp1                                      ; 1308 (89)         ; 377 (10)     ; 800         ; 0            ; 0       ; 0         ; 80   ; 0            ; |tp1                                                                    ;              ;
;    |ALU:alu|                              ; 305 (305)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|ALU:alu                                                            ;              ;
;    |AluControl:alc|                       ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|AluControl:alc                                                     ;              ;
;    |Banco:bnc|                            ; 706 (706)         ; 304 (304)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Banco:bnc                                                          ;              ;
;    |Controle:ctl|                         ; 35 (35)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Controle:ctl                                                       ;              ;
;    |Display:digit_0|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Display:digit_0                                                    ;              ;
;    |Display:digit_1|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Display:digit_1                                                    ;              ;
;    |Display:digit_2|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Display:digit_2                                                    ;              ;
;    |Display:digit_3|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Display:digit_3                                                    ;              ;
;    |Display:pc|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Display:pc                                                         ;              ;
;    |Display:st|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Display:st                                                         ;              ;
;    |LCD:display_LCD|                      ; 41 (41)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|LCD:display_LCD                                                    ;              ;
;    |Memoria:mem|                          ; 1 (1)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Memoria:mem                                                        ;              ;
;       |altsyncram:memory_rtl_0|           ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Memoria:mem|altsyncram:memory_rtl_0                                ;              ;
;          |altsyncram_o1h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|Memoria:mem|altsyncram:memory_rtl_0|altsyncram_o1h1:auto_generated ;              ;
;    |muxA:mxA|                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|muxA:mxA                                                           ;              ;
;    |muxB:mxB|                             ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|muxB:mxB                                                           ;              ;
;    |muxData:mxDT|                         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|muxData:mxDT                                                       ;              ;
;    |muxPc2:mxPC2|                         ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|muxPc2:mxPC2                                                       ;              ;
;    |muxReg:mxRG|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp1|muxReg:mxRG                                                        ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; Name                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                  ;
+-------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; Memoria:mem|altsyncram:memory_rtl_0|altsyncram_o1h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 50           ; 16           ; 50           ; 16           ; 800  ; db/tp1.ram0_Memoria_e03d9be0.hdl.mif ;
+-------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; ALU:alu|RegALUout[0]                                ; AluControl:alc|aux[3] ; yes                    ;
; MemparaReg                                          ; Equal0                ; yes                    ;
; EscreveReg                                          ; Equal0                ; yes                    ;
; regADDRB[0]                                         ; Equal5                ; yes                    ;
; regADDRC[0]                                         ; Equal5                ; yes                    ;
; RegDst                                              ; Equal0                ; yes                    ;
; regADDRB[1]                                         ; Equal5                ; yes                    ;
; regADDRC[1]                                         ; Equal5                ; yes                    ;
; regADDRB[2]                                         ; Equal5                ; yes                    ;
; regADDRC[2]                                         ; Equal5                ; yes                    ;
; regADDRB[3]                                         ; Equal5                ; yes                    ;
; regADDRC[3]                                         ; Equal5                ; yes                    ;
; ALU:alu|RegALUout[1]                                ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[2]                                ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[3]                                ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[4]                                ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[5]                                ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[6]                                ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[7]                                ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[8]                                ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[9]                                ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[10]                               ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[11]                               ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[12]                               ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[13]                               ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[14]                               ; AluControl:alc|aux[3] ; yes                    ;
; ALU:alu|RegALUout[15]                               ; AluControl:alc|aux[3] ; yes                    ;
; muxPc2:mxPC2|addr[0]                                ; muxPc2:mxPC2|Mux6     ; yes                    ;
; EscrevePC                                           ; Equal0                ; yes                    ;
; ALU:alu|regZero                                     ; ALU:alu|regZero       ; yes                    ;
; muxPc2:mxPC2|addr[1]                                ; muxPc2:mxPC2|Mux6     ; yes                    ;
; muxPc2:mxPC2|addr[2]                                ; muxPc2:mxPC2|Mux6     ; yes                    ;
; muxPc2:mxPC2|addr[3]                                ; muxPc2:mxPC2|Mux6     ; yes                    ;
; IR[14]                                              ; EscreveIR             ; yes                    ;
; IR[15]                                              ; EscreveIR             ; yes                    ;
; IR[12]                                              ; EscreveIR             ; yes                    ;
; IR[13]                                              ; EscreveIR             ; yes                    ;
; immediate[2]                                        ; regjump[5]            ; yes                    ;
; OrigBALU[0]                                         ; Equal0                ; yes                    ;
; immediate[0]                                        ; regjump[5]            ; yes                    ;
; OrigBALU[1]                                         ; Equal0                ; yes                    ;
; immediate[1]                                        ; regjump[5]            ; yes                    ;
; immediate[3]                                        ; regjump[5]            ; yes                    ;
; EscreveMem                                          ; Equal0                ; yes                    ;
; LeMem                                               ; Equal0                ; yes                    ;
; endereco[0]                                         ; always3               ; yes                    ;
; IouD                                                ; Equal0                ; yes                    ;
; endereco[1]                                         ; always3               ; yes                    ;
; endereco[2]                                         ; always3               ; yes                    ;
; endereco[3]                                         ; always3               ; yes                    ;
; endereco[4]                                         ; always3               ; yes                    ;
; endereco[5]                                         ; always3               ; yes                    ;
; regjump[0]                                          ; regjump[5]            ; yes                    ;
; bnch[0]                                             ; regjump[5]            ; yes                    ;
; OrigPC[0]                                           ; Equal0                ; yes                    ;
; OrigPC[1]                                           ; Equal0                ; yes                    ;
; ALU:alu|RegOverflowDetected                         ; AluControl:alc|aux[3] ; yes                    ;
; regjump[1]                                          ; regjump[5]            ; yes                    ;
; bnch[1]                                             ; regjump[5]            ; yes                    ;
; regjump[2]                                          ; regjump[5]            ; yes                    ;
; bnch[2]                                             ; regjump[5]            ; yes                    ;
; regjump[3]                                          ; regjump[5]            ; yes                    ;
; bnch[3]                                             ; regjump[5]            ; yes                    ;
; EscreveIR                                           ; Equal0                ; yes                    ;
; OrigAALU                                            ; Equal0                ; yes                    ;
; OpALU[0]                                            ; Equal0                ; yes                    ;
; OpALU[1]                                            ; Equal0                ; yes                    ;
; muxPc2:mxPC2|addr[4]                                ; muxPc2:mxPC2|Mux6     ; yes                    ;
; muxPc2:mxPC2|addr[5]                                ; muxPc2:mxPC2|Mux6     ; yes                    ;
; IR[3]                                               ; EscreveIR             ; yes                    ;
; regADDRA[1]                                         ; Equal5                ; yes                    ;
; regADDRA[0]                                         ; Equal5                ; yes                    ;
; regADDRA[3]                                         ; Equal5                ; yes                    ;
; regADDRA[2]                                         ; Equal5                ; yes                    ;
; regjump[4]                                          ; regjump[5]            ; yes                    ;
; bnch[4]                                             ; regjump[5]            ; yes                    ;
; regjump[5]                                          ; regjump[5]            ; yes                    ;
; bnch[5]                                             ; regjump[5]            ; yes                    ;
; Number of user-specified and inferred latches = 78  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; LCD:display_LCD|rw                     ; Stuck at GND due to stuck port data_in ;
; LCD:display_LCD|data[2,3]              ; Merged with LCD:display_LCD|data[1]    ;
; LCD:display_LCD|data[5..7]             ; Merged with LCD:display_LCD|data[4]    ;
; Controle:ctl|signal[5]                 ; Merged with Controle:ctl|signal[13]    ;
; LCD:display_LCD|acende                 ; Stuck at GND due to stuck port data_in ;
; LCD:display_LCD|data[4]                ; Stuck at GND due to stuck port data_in ;
; LCD:display_LCD|conta_clock[15..32]    ; Lost fanout                            ;
; Total Number of Removed Registers = 27 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 377   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 279   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                    ;
+-------------------------------+--------------------------+------+
; Register Name                 ; Megafunction             ; Type ;
+-------------------------------+--------------------------+------+
; Memoria:mem|storedData[0..15] ; Memoria:mem|memory_rtl_0 ; RAM  ;
+-------------------------------+--------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                           ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; |tp1|Banco:bnc|Registradores[15][4]  ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; |tp1|PC[1]                           ;                            ;
; 16:1               ; 13 bits   ; 130 LEs       ; 117 LEs              ; 13 LEs                 ; |tp1|Controle:ctl|signal[9]          ;                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; |tp1|Banco:bnc|B[8]                  ;                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; |tp1|Banco:bnc|S[1]                  ;                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; |tp1|Banco:bnc|A[2]                  ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[14][15] ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[13][15] ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[12][5]  ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[11][3]  ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[10][7]  ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[9][7]   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[8][8]   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[7][12]  ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[6][8]   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[5][8]   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[4][3]   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[3][13]  ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[2][2]   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[1][12]  ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |tp1|Banco:bnc|Registradores[0][11]  ;                            ;
; 32:1               ; 3 bits    ; 63 LEs        ; 12 LEs               ; 51 LEs                 ; |tp1|LCD:display_LCD|data[0]         ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |tp1|AluControl:alc|aux[3]           ;                            ;
; 31:1               ; 2 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; |tp1|Controle:ctl|state[3]           ;                            ;
; 31:1               ; 2 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |tp1|Controle:ctl|state[1]           ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |tp1|muxB:mxB|Data[11]               ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |tp1|muxPc2:mxPC2|Mux1               ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |tp1|muxB:mxB|Mux0                   ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |tp1|muxB:mxB|Mux5                   ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |tp1|muxB:mxB|Mux2                   ;                            ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; |tp1|Banco:bnc|VALOR[12]             ;                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |tp1|ALU:alu|RegALUout[11]           ;                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |tp1|ALU:alu|RegALUout[4]            ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; |tp1|ALU:alu|RegALUout[13]           ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; |tp1|ALU:alu|RegALUout[2]            ;                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; |tp1|ALU:alu|RegALUout[15]           ;                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; |tp1|ALU:alu|RegALUout[1]            ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for Memoria:mem|altsyncram:memory_rtl_0|altsyncram_o1h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memoria:mem|altsyncram:memory_rtl_0       ;
+------------------------------------+--------------------------------------+----------------+
; Parameter Name                     ; Value                                ; Type           ;
+------------------------------------+--------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped        ;
; WIDTH_A                            ; 16                                   ; Untyped        ;
; WIDTHAD_A                          ; 6                                    ; Untyped        ;
; NUMWORDS_A                         ; 50                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WIDTH_B                            ; 16                                   ; Untyped        ;
; WIDTHAD_B                          ; 6                                    ; Untyped        ;
; NUMWORDS_B                         ; 50                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; INIT_FILE                          ; db/tp1.ram0_Memoria_e03d9be0.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_o1h1                      ; Untyped        ;
+------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                ;
+-------------------------------------------+-------------------------------------+
; Name                                      ; Value                               ;
+-------------------------------------------+-------------------------------------+
; Number of entity instances                ; 1                                   ;
; Entity Instance                           ; Memoria:mem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                           ;
;     -- WIDTH_A                            ; 16                                  ;
;     -- NUMWORDS_A                         ; 50                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                        ;
;     -- WIDTH_B                            ; 16                                  ;
;     -- NUMWORDS_B                         ; 50                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ;
+-------------------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD:display_LCD"                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; r0   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "r0[15..1]" will be connected to GND. ;
; r0   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; r1   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "r1[15..1]" will be connected to GND. ;
; r1   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; r2   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "r2[15..1]" will be connected to GND. ;
; r2   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "muxPc2:mxPC2"       ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; Dest[15..6]  ; Input ; Info     ; Stuck at GND ;
; Jump[15..12] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu"                                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; OverflowDetected ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "muxB:mxB"                                                                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Immediate ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Banco:bnc"                                                                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; r0   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "r0[15..1]" have no fanouts ;
; r0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; r1   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "r1[15..1]" have no fanouts ;
; r1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; r2   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "r2[15..1]" have no fanouts ;
; r2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memoria:mem"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; VALOR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux_PC:mxPC"         ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; aluOut[15..6] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sun Jun  9 16:04:37 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tp1 -c tp1
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file LCD.v
    Info: Found entity 1: LCD
Info: Found 1 design units, including 1 entities, in source file Memoria.v
    Info: Found entity 1: Memoria
Info: Found 1 design units, including 1 entities, in source file muxPc2.v
    Info: Found entity 1: muxPc2
Info: Found 1 design units, including 1 entities, in source file muxA.v
    Info: Found entity 1: muxA
Info: Found 1 design units, including 1 entities, in source file muxReg.v
    Info: Found entity 1: muxReg
Info: Found 1 design units, including 1 entities, in source file mux_PC.v
    Info: Found entity 1: mux_PC
Info: Found 1 design units, including 1 entities, in source file ALU.v
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file Banco.v
    Info: Found entity 1: Banco
Info: Found 1 design units, including 1 entities, in source file muxData.v
    Info: Found entity 1: muxData
Info: Found 1 design units, including 1 entities, in source file Display.v
    Info: Found entity 1: Display
Info: Found 1 design units, including 1 entities, in source file Controle.v
    Info: Found entity 1: Controle
Info: Found 1 design units, including 1 entities, in source file muxB.v
    Info: Found entity 1: muxB
Info: Found 1 design units, including 1 entities, in source file tp1.v
    Info: Found entity 1: tp1
Info: Found 1 design units, including 1 entities, in source file AluControl.v
    Info: Found entity 1: AluControl
Warning (10236): Verilog HDL Implicit Net warning at tp1.v(236): created implicit net for "wire_r0"
Warning (10236): Verilog HDL Implicit Net warning at tp1.v(236): created implicit net for "wire_r1"
Warning (10236): Verilog HDL Implicit Net warning at tp1.v(236): created implicit net for "wire_r2"
Info: Elaborating entity "tp1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at tp1.v(27): object "start" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at tp1.v(39): object "EscrevePCCond" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at tp1.v(84): object "clockreg" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "EscreveReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "OrigAALU", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "OrigBALU", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "OpALU", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "LeMem", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "EscreveMem", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "MemparaReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "IouD", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "EscreveIR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "EscrevePC", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable "OrigPC", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at tp1.v(202): variable "EscreveIR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at tp1.v(205): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at tp1.v(209): truncated value with size 16 to match size of target (6)
Warning (10235): Verilog HDL Always Construct warning at tp1.v(211): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at tp1.v(216): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at tp1.v(216): truncated value with size 7 to match size of target (6)
Warning (10235): Verilog HDL Always Construct warning at tp1.v(217): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable "IR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable "regADDRA", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable "regADDRB", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable "regADDRC", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable "endereco", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable "immediate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable "bnch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable "regjump", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at tp1.v(272): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at tp1.v(273): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at tp1.v(274): truncated value with size 16 to match size of target (1)
Info (10041): Inferred latch for "regjump[0]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[1]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[2]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[3]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[4]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[5]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[6]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[7]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[8]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[9]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[10]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[11]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[12]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[13]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[14]" at tp1.v(211)
Info (10041): Inferred latch for "regjump[15]" at tp1.v(211)
Info (10041): Inferred latch for "bnch[0]" at tp1.v(211)
Info (10041): Inferred latch for "bnch[1]" at tp1.v(211)
Info (10041): Inferred latch for "bnch[2]" at tp1.v(211)
Info (10041): Inferred latch for "bnch[3]" at tp1.v(211)
Info (10041): Inferred latch for "bnch[4]" at tp1.v(211)
Info (10041): Inferred latch for "bnch[5]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[0]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[1]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[2]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[3]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[4]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[5]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[6]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[7]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[8]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[9]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[10]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[11]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[12]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[13]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[14]" at tp1.v(211)
Info (10041): Inferred latch for "immediate[15]" at tp1.v(211)
Info (10041): Inferred latch for "endereco[0]" at tp1.v(211)
Info (10041): Inferred latch for "endereco[1]" at tp1.v(211)
Info (10041): Inferred latch for "endereco[2]" at tp1.v(211)
Info (10041): Inferred latch for "endereco[3]" at tp1.v(211)
Info (10041): Inferred latch for "endereco[4]" at tp1.v(211)
Info (10041): Inferred latch for "endereco[5]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRC[0]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRC[1]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRC[2]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRC[3]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRB[0]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRB[1]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRB[2]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRB[3]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRA[0]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRA[1]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRA[2]" at tp1.v(211)
Info (10041): Inferred latch for "regADDRA[3]" at tp1.v(211)
Info (10041): Inferred latch for "IR[3]" at tp1.v(202)
Info (10041): Inferred latch for "IR[12]" at tp1.v(202)
Info (10041): Inferred latch for "IR[13]" at tp1.v(202)
Info (10041): Inferred latch for "IR[14]" at tp1.v(202)
Info (10041): Inferred latch for "IR[15]" at tp1.v(202)
Info (10041): Inferred latch for "OrigPC[0]" at tp1.v(125)
Info (10041): Inferred latch for "OrigPC[1]" at tp1.v(125)
Info (10041): Inferred latch for "EscrevePC" at tp1.v(125)
Info (10041): Inferred latch for "EscreveIR" at tp1.v(125)
Info (10041): Inferred latch for "IouD" at tp1.v(125)
Info (10041): Inferred latch for "MemparaReg" at tp1.v(125)
Info (10041): Inferred latch for "EscreveMem" at tp1.v(125)
Info (10041): Inferred latch for "LeMem" at tp1.v(125)
Info (10041): Inferred latch for "OpALU[0]" at tp1.v(125)
Info (10041): Inferred latch for "OpALU[1]" at tp1.v(125)
Info (10041): Inferred latch for "OrigBALU[0]" at tp1.v(125)
Info (10041): Inferred latch for "OrigBALU[1]" at tp1.v(125)
Info (10041): Inferred latch for "OrigAALU" at tp1.v(125)
Info (10041): Inferred latch for "EscreveReg" at tp1.v(125)
Info (10041): Inferred latch for "RegDst" at tp1.v(125)
Info: Elaborating entity "Controle" for hierarchy "Controle:ctl"
Info: Elaborating entity "mux_PC" for hierarchy "mux_PC:mxPC"
Info: Elaborating entity "Memoria" for hierarchy "Memoria:mem"
Info: Elaborating entity "Display" for hierarchy "Display:digit_0"
Info: Elaborating entity "muxReg" for hierarchy "muxReg:mxRG"
Info: Elaborating entity "muxData" for hierarchy "muxData:mxDT"
Warning (10235): Verilog HDL Always Construct warning at muxData.v(14): variable "MemToReg" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "Banco" for hierarchy "Banco:bnc"
Warning (10034): Output port "r0" at Banco.v(21) has no driver
Warning (10034): Output port "r1" at Banco.v(22) has no driver
Warning (10034): Output port "r2" at Banco.v(23) has no driver
Info: Elaborating entity "muxA" for hierarchy "muxA:mxA"
Info: Elaborating entity "muxB" for hierarchy "muxB:mxB"
Warning (10230): Verilog HDL assignment warning at muxB.v(13): truncated value with size 16 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at muxB.v(20): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at muxB.v(20): variable "extendImmediate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at muxB.v(24): variable "extendImmediate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at muxB.v(25): variable "extendImmediate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "AluControl" for hierarchy "AluControl:alc"
Info: Elaborating entity "ALU" for hierarchy "ALU:alu"
Warning (10235): Verilog HDL Always Construct warning at ALU.v(42): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(45): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(45): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(48): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(48): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(56): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(57): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(57): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(59): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(59): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(60): variable "RegOverflowDetected" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(61): variable "RegOverflowDetected" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(63): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(63): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(66): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(66): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(74): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(76): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(76): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(80): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(81): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(81): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(86): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(87): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(92): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(94): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(94): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(98): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(100): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(100): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at ALU.v(40): inferring latch(es) for variable "RegALUout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(40): inferring latch(es) for variable "regZero", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(40): inferring latch(es) for variable "RegOverflowDetected", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "RegOverflowDetected" at ALU.v(56)
Info (10041): Inferred latch for "regZero" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[0]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[1]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[2]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[3]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[4]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[5]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[6]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[7]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[8]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[9]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[10]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[11]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[12]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[13]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[14]" at ALU.v(56)
Info (10041): Inferred latch for "RegALUout[15]" at ALU.v(56)
Info: Elaborating entity "muxPc2" for hierarchy "muxPc2:mxPC2"
Warning (10235): Verilog HDL Always Construct warning at muxPc2.v(17): variable "ALUOut" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at muxPc2.v(16): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at muxPc2.v(15): inferring latch(es) for variable "addr", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "addr[0]" at muxPc2.v(15)
Info (10041): Inferred latch for "addr[1]" at muxPc2.v(15)
Info (10041): Inferred latch for "addr[2]" at muxPc2.v(15)
Info (10041): Inferred latch for "addr[3]" at muxPc2.v(15)
Info (10041): Inferred latch for "addr[4]" at muxPc2.v(15)
Info (10041): Inferred latch for "addr[5]" at muxPc2.v(15)
Info: Elaborating entity "LCD" for hierarchy "LCD:display_LCD"
Warning (10036): Verilog HDL or VHDL warning at LCD.v(33): object "mudou_estado" assigned a value but never read
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "Memoria:mem|memory" is uninferred due to asynchronous read logic
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "Memoria:mem|memory_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 50
        Info: Parameter WIDTH_B set to 16
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 50
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/tp1.ram0_Memoria_e03d9be0.hdl.mif
Info: Elaborated megafunction instantiation "Memoria:mem|altsyncram:memory_rtl_0"
Info: Instantiated megafunction "Memoria:mem|altsyncram:memory_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "50"
    Info: Parameter "WIDTH_B" = "16"
    Info: Parameter "WIDTHAD_B" = "6"
    Info: Parameter "NUMWORDS_B" = "50"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/tp1.ram0_Memoria_e03d9be0.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o1h1.tdf
    Info: Found entity 1: altsyncram_o1h1
Warning: Memory Initialization File or Hexadecimal (Intel-Format) File "/home/junior/Desktop/maoi/teste/db/tp1.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning: Memory Initialization File or Hexadecimal (Intel-Format) File "/home/junior/Desktop/maoi/teste/db/tp1.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "regjump[4]" merged with LATCH primitive "immediate[0]"
    Info: Duplicate LATCH primitive "regjump[5]" merged with LATCH primitive "immediate[1]"
Warning: Latch MemparaReg has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[9]
Warning: Latch EscreveReg has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[1]
Warning: Latch RegDst has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[0]
Warning: Latch muxPc2:mxPC2|addr[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal OrigPC[1]
Warning: Latch EscrevePC has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[12]
Warning: Latch ALU:alu|regZero has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ALU:alu|RegOverflowDetected
    Warning: Ports ENA and CLR on the latch are fed by the same signal AluControl:alc|aux[3]
Warning: Latch muxPc2:mxPC2|addr[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal OrigPC[1]
Warning: Latch muxPc2:mxPC2|addr[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal OrigPC[1]
Warning: Latch muxPc2:mxPC2|addr[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal OrigPC[1]
Warning: Latch OrigBALU[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[3]
Warning: Latch OrigBALU[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[4]
Warning: Latch EscreveMem has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[8]
Warning: Latch LeMem has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[7]
Warning: Latch IouD has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[10]
Warning: Latch OrigPC[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[14]
Warning: Latch OrigPC[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[15]
Warning: Latch EscreveIR has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[11]
Warning: Latch OrigAALU has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[2]
Warning: Latch OpALU[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[13]
Warning: Latch OpALU[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl|signal[6]
Warning: Latch muxPc2:mxPC2|addr[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal OrigPC[1]
Warning: Latch muxPc2:mxPC2|addr[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal OrigPC[1]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_DATA[4]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[5]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[6]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[7]" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below.
    Info: Register "LCD:display_LCD|conta_clock[15]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[16]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[17]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[18]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[19]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[20]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[21]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[22]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[23]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[24]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[25]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[26]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[27]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[28]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[29]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[30]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[31]" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:display_LCD|conta_clock[32]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file /home/junior/Desktop/maoi/teste/tp1.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "SW[18]"
    Warning (15610): No output dependent on input pin "SW[19]"
Info: Implemented 1681 device resources after synthesis - the final resource count might be different
    Info: Implemented 25 input pins
    Info: Implemented 55 output pins
    Info: Implemented 1585 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 161 warnings
    Info: Peak virtual memory: 281 megabytes
    Info: Processing ended: Sun Jun  9 16:04:50 2013
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/junior/Desktop/maoi/teste/tp1.map.smsg.


