$WAVE
$BUS 1 32 operand1 -1 0 SIGNAL 1000000
1 Radix="16"
$SIGNAL 2 "(31)" 1 0 SIGNAL 1000000
$SIGNAL 3 "(30)" 1 1 SIGNAL 1000000
$SIGNAL 4 "(29)" 1 2 SIGNAL 1000000
$SIGNAL 5 "(28)" 1 3 SIGNAL 1000000
$SIGNAL 6 "(27)" 1 4 SIGNAL 1000000
$SIGNAL 7 "(26)" 1 5 SIGNAL 1000000
$SIGNAL 8 "(25)" 1 6 SIGNAL 1000000
$SIGNAL 9 "(24)" 1 7 SIGNAL 1000000
$SIGNAL 10 "(23)" 1 8 SIGNAL 1000000
$SIGNAL 11 "(22)" 1 9 SIGNAL 1000000
$SIGNAL 12 "(21)" 1 10 SIGNAL 1000000
$SIGNAL 13 "(20)" 1 11 SIGNAL 1000000
$SIGNAL 14 "(19)" 1 12 SIGNAL 1000000
$SIGNAL 15 "(18)" 1 13 SIGNAL 1000000
$SIGNAL 16 "(17)" 1 14 SIGNAL 1000000
$SIGNAL 17 "(16)" 1 15 SIGNAL 1000000
$SIGNAL 18 "(15)" 1 16 SIGNAL 1000000
$SIGNAL 19 "(14)" 1 17 SIGNAL 1000000
$SIGNAL 20 "(13)" 1 18 SIGNAL 1000000
$SIGNAL 21 "(12)" 1 19 SIGNAL 1000000
$SIGNAL 22 "(11)" 1 20 SIGNAL 1000000
$SIGNAL 23 "(10)" 1 21 SIGNAL 1000000
$SIGNAL 24 "(9)" 1 22 SIGNAL 1000000
$SIGNAL 25 "(8)" 1 23 SIGNAL 1000000
$SIGNAL 26 "(7)" 1 24 SIGNAL 1000000
$SIGNAL 27 "(6)" 1 25 SIGNAL 1000000
$SIGNAL 28 "(5)" 1 26 SIGNAL 1000000
$SIGNAL 29 "(4)" 1 27 SIGNAL 1000000
$SIGNAL 30 "(3)" 1 28 SIGNAL 1000000
$SIGNAL 31 "(2)" 1 29 SIGNAL 1000000
$SIGNAL 32 "(1)" 1 30 SIGNAL 1000000
$SIGNAL 33 "(0)" 1 31 SIGNAL 1000000
$BUS 34 32 operand2 -1 0 SIGNAL 1000000
34 Radix="16"
$SIGNAL 35 "(31)" 34 0 SIGNAL 1000000
$SIGNAL 36 "(30)" 34 1 SIGNAL 1000000
$SIGNAL 37 "(29)" 34 2 SIGNAL 1000000
$SIGNAL 38 "(28)" 34 3 SIGNAL 1000000
$SIGNAL 39 "(27)" 34 4 SIGNAL 1000000
$SIGNAL 40 "(26)" 34 5 SIGNAL 1000000
$SIGNAL 41 "(25)" 34 6 SIGNAL 1000000
$SIGNAL 42 "(24)" 34 7 SIGNAL 1000000
$SIGNAL 43 "(23)" 34 8 SIGNAL 1000000
$SIGNAL 44 "(22)" 34 9 SIGNAL 1000000
$SIGNAL 45 "(21)" 34 10 SIGNAL 1000000
$SIGNAL 46 "(20)" 34 11 SIGNAL 1000000
$SIGNAL 47 "(19)" 34 12 SIGNAL 1000000
$SIGNAL 48 "(18)" 34 13 SIGNAL 1000000
$SIGNAL 49 "(17)" 34 14 SIGNAL 1000000
$SIGNAL 50 "(16)" 34 15 SIGNAL 1000000
$SIGNAL 51 "(15)" 34 16 SIGNAL 1000000
$SIGNAL 52 "(14)" 34 17 SIGNAL 1000000
$SIGNAL 53 "(13)" 34 18 SIGNAL 1000000
$SIGNAL 54 "(12)" 34 19 SIGNAL 1000000
$SIGNAL 55 "(11)" 34 20 SIGNAL 1000000
$SIGNAL 56 "(10)" 34 21 SIGNAL 1000000
$SIGNAL 57 "(9)" 34 22 SIGNAL 1000000
$SIGNAL 58 "(8)" 34 23 SIGNAL 1000000
$SIGNAL 59 "(7)" 34 24 SIGNAL 1000000
$SIGNAL 60 "(6)" 34 25 SIGNAL 1000000
$SIGNAL 61 "(5)" 34 26 SIGNAL 1000000
$SIGNAL 62 "(4)" 34 27 SIGNAL 1000000
$SIGNAL 63 "(3)" 34 28 SIGNAL 1000000
$SIGNAL 64 "(2)" 34 29 SIGNAL 1000000
$SIGNAL 65 "(1)" 34 30 SIGNAL 1000000
$SIGNAL 66 "(0)" 34 31 SIGNAL 1000000
$BUS 67 32 result -1 0 SIGNAL 1000000
67 Radix="16"
$SIGNAL 68 "(31)" 67 0 SIGNAL 1000000
$SIGNAL 69 "(30)" 67 1 SIGNAL 1000000
$SIGNAL 70 "(29)" 67 2 SIGNAL 1000000
$SIGNAL 71 "(28)" 67 3 SIGNAL 1000000
$SIGNAL 72 "(27)" 67 4 SIGNAL 1000000
$SIGNAL 73 "(26)" 67 5 SIGNAL 1000000
$SIGNAL 74 "(25)" 67 6 SIGNAL 1000000
$SIGNAL 75 "(24)" 67 7 SIGNAL 1000000
$SIGNAL 76 "(23)" 67 8 SIGNAL 1000000
$SIGNAL 77 "(22)" 67 9 SIGNAL 1000000
$SIGNAL 78 "(21)" 67 10 SIGNAL 1000000
$SIGNAL 79 "(20)" 67 11 SIGNAL 1000000
$SIGNAL 80 "(19)" 67 12 SIGNAL 1000000
$SIGNAL 81 "(18)" 67 13 SIGNAL 1000000
$SIGNAL 82 "(17)" 67 14 SIGNAL 1000000
$SIGNAL 83 "(16)" 67 15 SIGNAL 1000000
$SIGNAL 84 "(15)" 67 16 SIGNAL 1000000
$SIGNAL 85 "(14)" 67 17 SIGNAL 1000000
$SIGNAL 86 "(13)" 67 18 SIGNAL 1000000
$SIGNAL 87 "(12)" 67 19 SIGNAL 1000000
$SIGNAL 88 "(11)" 67 20 SIGNAL 1000000
$SIGNAL 89 "(10)" 67 21 SIGNAL 1000000
$SIGNAL 90 "(9)" 67 22 SIGNAL 1000000
$SIGNAL 91 "(8)" 67 23 SIGNAL 1000000
$SIGNAL 92 "(7)" 67 24 SIGNAL 1000000
$SIGNAL 93 "(6)" 67 25 SIGNAL 1000000
$SIGNAL 94 "(5)" 67 26 SIGNAL 1000000
$SIGNAL 95 "(4)" 67 27 SIGNAL 1000000
$SIGNAL 96 "(3)" 67 28 SIGNAL 1000000
$SIGNAL 97 "(2)" 67 29 SIGNAL 1000000
$SIGNAL 98 "(1)" 67 30 SIGNAL 1000000
$SIGNAL 99 "(0)" 67 31 SIGNAL 1000000
$BUS 100 3 cond_code -1 0 SIGNAL 1000000
100 Radix="16"
$SIGNAL 101 "(2)" 100 0 SIGNAL 1000000
$SIGNAL 102 "(1)" 100 1 SIGNAL 1000000
$SIGNAL 103 "(0)" 100 2 SIGNAL 1000000
$SIGNAL 104 command -1 0 SIGNAL 1000000
104 Radix="16"
$EVENTS
I 0 "a#6#bit_321 ricd31 0 e#9#std_logicc9 UX01ZWLH-"
S 1 0
I 1 "e#9#std_logicc9 UX01ZWLH-"
S 2 1
S 3 1
S 4 1
S 5 1
S 6 1
S 7 1
S 8 1
S 9 1
S 10 1
S 11 1
S 12 1
S 13 1
S 14 1
S 15 1
S 16 1
S 17 1
S 18 1
S 19 1
S 20 1
S 21 1
S 22 1
S 23 1
S 24 1
S 25 1
S 26 1
S 27 1
S 28 1
S 29 1
S 30 1
S 31 1
S 32 1
S 33 1
S 34 0
S 35 1
S 36 1
S 37 1
S 38 1
S 39 1
S 40 1
S 41 1
S 42 1
S 43 1
S 44 1
S 45 1
S 46 1
S 47 1
S 48 1
S 49 1
S 50 1
S 51 1
S 52 1
S 53 1
S 54 1
S 55 1
S 56 1
S 57 1
S 58 1
S 59 1
S 60 1
S 61 1
S 62 1
S 63 1
S 64 1
S 65 1
S 66 1
I 2 "a#10#bus_bit_321 ricd31 0 e#9#std_logicc9 UX01ZWLH-"
S 67 2
S 68 1
S 69 1
S 70 1
S 71 1
S 72 1
S 73 1
S 74 1
S 75 1
S 76 1
S 77 1
S 78 1
S 79 1
S 80 1
S 81 1
S 82 1
S 83 1
S 84 1
S 85 1
S 86 1
S 87 1
S 88 1
S 89 1
S 90 1
S 91 1
S 92 1
S 93 1
S 94 1
S 95 1
S 96 1
S 97 1
S 98 1
S 99 1
I 3 "a#7#CC_bits1 ricd2 0 e#9#std_logicc9 UX01ZWLH-"
S 100 3
S 101 1
S 102 1
S 103 1
I 4 "e#11#ALU_commands11 disable pass1 log_and log_or log_xor log_mask incr1 add subtract multiply divide "
S 104 4
2 U
3 U
4 U
5 U
6 U
7 U
8 U
9 U
10 U
11 U
12 U
13 U
14 U
15 U
16 U
17 U
18 U
19 U
20 U
21 U
22 U
23 U
24 U
25 U
26 U
27 U
28 U
29 U
30 U
31 U
32 U
33 U
35 U
36 U
37 U
38 U
39 U
40 U
41 U
42 U
43 U
44 U
45 U
46 U
47 U
48 U
49 U
50 U
51 U
52 U
53 U
54 U
55 U
56 U
57 U
58 U
59 U
60 U
61 U
62 U
63 U
64 U
65 U
66 U
104 disable
68 U
69 U
70 U
71 U
72 U
73 U
74 U
75 U
76 U
77 U
78 U
79 U
80 U
81 U
82 U
83 U
84 U
85 U
86 U
87 U
88 U
89 U
90 U
91 U
92 U
93 U
94 U
95 U
96 U
97 U
98 U
99 U
101 U
102 U
103 U
D 1
33 0
32 1
30 0
26 0
18 0
2 0
35 0
66 0
17 0
65 1
64 0
25 0
16 0
63 0
62 0
15 0
61 0
60 0
29 0
24 0
14 0
59 0
58 0
13 0
57 0
56 0
23 0
12 0
55 0
54 0
11 0
53 0
52 0
31 1
28 0
22 0
36 0
37 0
38 0
39 0
40 0
41 0
42 0
43 0
44 0
45 0
46 0
47 0
48 0
49 0
10 0
51 0
50 0
9 0
21 0
8 0
7 0
27 0
20 0
6 0
5 0
19 0
4 0
3 0
T 1000
103 1
102 0
T 99000
D 1
104 pass1
T 1000
99 0
103 0
68 0
69 0
70 0
71 0
72 0
73 0
74 0
75 0
76 0
77 0
78 0
79 0
80 0
81 0
82 0
83 0
84 0
85 0
86 0
87 0
88 0
89 0
90 0
91 0
92 0
93 0
94 0
95 0
96 0
97 1
98 1
T 99000
D 1
104 log_and
T 1000
97 0
T 99000
D 1
104 log_or
T 1000
97 1
T 99000
D 1
104 log_xor
T 1000
98 0
T 99000
D 1
104 log_mask
T 100000
D 1
104 incr1
T 1000
101 0
98 1
99 1
T 99000
D 1
104 add
T 1000
96 1
97 0
98 0
99 0
T 99000
D 1
104 subtract
T 1000
96 0
97 1
T 99000
D 1
104 multiply
T 1000
96 1
$ENDWAVE
