INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sim_1/new/fpga_IO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_basicIO_tb'
