

<!DOCTYPE html>


<html >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>Struct sio &#8212; hal-rp2040 1.1.0 documentation</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1sio';</script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct spi0" href="structRP2040_1_1spi0.html" />
    <link rel="prev" title="Struct rtc" href="structRP2040_1_1rtc.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="None"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    <p class="title logo__title">hal-rp2040 1.1.0 documentation</p>
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" type="checkbox"/><label class="toctree-toggle" for="toctree-checkbox-1"><i class="fa-solid fa-chevron-down"></i></label><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1clocks.html">Struct clocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma.html">Struct dma</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c0.html">Struct i2c0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank0.html">Struct io_bank0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__qspi.html">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank0.html">Struct pads_bank0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio0.html">Struct pio0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pwm.html">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi0.html">Struct spi0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1uart0.html">Struct uart0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL0__PERFSEL0_8h_1ac277eefaab69ab78e6ba1fe57377f559.html">Enum BUSCTRL_PERFSEL0_PERFSEL0</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL1__PERFSEL1_8h_1ad0c8d47fbe04c26bdd8a1d8cc9de37c4.html">Enum BUSCTRL_PERFSEL1_PERFSEL1</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL2__PERFSEL2_8h_1a9ff69388eb45ea7608a874433db59268.html">Enum BUSCTRL_PERFSEL2_PERFSEL2</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL3__PERFSEL3_8h_1a09a48fd570e0068cf82bf87abd6aa8e5.html">Enum BUSCTRL_PERFSEL3_PERFSEL3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1abcd2c38655b2d10b6713c21a45665bc4.html">Enum DMA_CH0_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1abed3344cdd2bd3a9b2f9ed4fe83e4ef1.html">Enum DMA_CH0_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a81d4e7d340b07b4ae3edb29eac6fcebc.html">Enum DMA_CH0_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab6970a37de6743110f003ccde084ef41.html">Enum DMA_CH10_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ac0437840fd55b888adcb713b9b8be21e.html">Enum DMA_CH10_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a75db2e25b8b57768e6b8f48b3a5b9000.html">Enum DMA_CH10_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a68b03d6cafc3bff977bae4a9e2b1b29c.html">Enum DMA_CH11_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a9e29d42dc8a4cc35f8a429f26241f499.html">Enum DMA_CH11_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a85f677231bdcb3b723baa1df43583551.html">Enum DMA_CH11_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a43ce52026dc818883f6102b31b814419.html">Enum DMA_CH1_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a81876d1c59561ef2cf4d3fa1ef62d999.html">Enum DMA_CH1_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a42624920161a413f0191bfd1da298da3.html">Enum DMA_CH1_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a5dec9993c910044bf8675243b3056288.html">Enum DMA_CH2_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ab2ddcf7bce7788fa492eac9aebb8e63f.html">Enum DMA_CH2_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a7abfbff6ae17016cc265322b9a161edc.html">Enum DMA_CH2_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a8a4b438d6032955bf933d6c8a9dfb331.html">Enum DMA_CH3_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1ad06ede27a7e07b11e46cca676ac6da8a.html">Enum DMA_CH3_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a7c5c31c150f2e1a8db89ed8d48600302.html">Enum DMA_CH3_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a893e3e85d8c65973d1d25d63011b94a9.html">Enum DMA_CH4_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a20841ee4c6a0b6ddb51481e03f7988bd.html">Enum DMA_CH4_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1af070eed24ca2f85c7f9bd7bf97a127cd.html">Enum DMA_CH4_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a6e042ad3e07b132edcc1b5a42408cb69.html">Enum DMA_CH5_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a1300a1bce8bc162d64bdc8c321530fe2.html">Enum DMA_CH5_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a3a3a6dcc7be92e158ba6ed22706f99da.html">Enum DMA_CH5_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1a8370dabcc3377e67abfa3c6d83f2f2e1.html">Enum DMA_CH6_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1ac9827adef8f58cb02021c249c228524f.html">Enum DMA_CH6_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a864f4bb8fc881432e53859b3992aa398.html">Enum DMA_CH6_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a46c95af2ae6b1f8cd4b93ad184bc3274.html">Enum DMA_CH7_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1ab09a47766ada820df660f8f5a0ac8528.html">Enum DMA_CH7_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a8f9cc967d8480b04127dda4266eed2cd.html">Enum DMA_CH7_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1a03e3ede494cfd452a5cce927ebaf624e.html">Enum DMA_CH8_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1ab296b22156b4ba74d6219f55735ff61e.html">Enum DMA_CH8_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ad02be1ce0d9f83dfd9b8e775af814145.html">Enum DMA_CH8_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1af0ab19fd5b65e274b9c4316780e61d89.html">Enum DMA_CH9_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a13251b48b56d7c9cbc28eba9ebbaec7a.html">Enum DMA_CH9_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1af4549c92109768d8673dceb4818713cd.html">Enum DMA_CH9_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C0__IC__CON__SPEED_8h_1a6c7a1393cd969e5ac462e886b2102f60.html">Enum I2C0_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__FUNCSEL_8h_1a3d4278c93b49f13295ac35371a510d5c.html">Enum IO_BANK0_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__INOVER_8h_1ad2001e7940019429755ebcdbc1830f9c.html">Enum IO_BANK0_GPIO0_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__IRQOVER_8h_1a3809b3e0017ebe4c626ae0c0769b5343.html">Enum IO_BANK0_GPIO0_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__OEOVER_8h_1a7a66be67e0cdcb7aee5a378ce08ab541.html">Enum IO_BANK0_GPIO0_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__OUTOVER_8h_1abc98ca8853de02909a0d09fb48d27d26.html">Enum IO_BANK0_GPIO0_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__FUNCSEL_8h_1a6a4d818de589e74c4c92a823ee68712e.html">Enum IO_BANK0_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__INOVER_8h_1a83f6a45345a9ab6a358579508b429d91.html">Enum IO_BANK0_GPIO10_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__IRQOVER_8h_1acd7ff9762cb8a1d915b503d48b8bb021.html">Enum IO_BANK0_GPIO10_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__OEOVER_8h_1a5dafcfb54e46936988fc3e2df028d653.html">Enum IO_BANK0_GPIO10_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__OUTOVER_8h_1aaf910f7468e3c30dbebf7f1097ed167a.html">Enum IO_BANK0_GPIO10_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__FUNCSEL_8h_1abe4366386deac65e998c77cd57f337af.html">Enum IO_BANK0_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__INOVER_8h_1a276b82e0d93fab09295914afa8b877e8.html">Enum IO_BANK0_GPIO11_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__IRQOVER_8h_1a2664e82ad5090f45a39af419f6129062.html">Enum IO_BANK0_GPIO11_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__OEOVER_8h_1afceb10400b7461565f6bc9ef313d1a3e.html">Enum IO_BANK0_GPIO11_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__OUTOVER_8h_1a2537bcdfbdbe83e2c82e624ca145eee4.html">Enum IO_BANK0_GPIO11_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__FUNCSEL_8h_1a7f80eaf17f92dcd1ee469c55a63d044c.html">Enum IO_BANK0_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__INOVER_8h_1ae34ad1092e358616326bde3a51c7c0e3.html">Enum IO_BANK0_GPIO12_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__IRQOVER_8h_1acd318002096edfc1c84cb953618f81ae.html">Enum IO_BANK0_GPIO12_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__OEOVER_8h_1a4a6c2dc8a849dbd7dda20b007623478f.html">Enum IO_BANK0_GPIO12_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__OUTOVER_8h_1ad2bb371be2adc2db9ee74e7d5976c988.html">Enum IO_BANK0_GPIO12_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__FUNCSEL_8h_1a6a8791758b8ac00bb394f6edfe48c1ad.html">Enum IO_BANK0_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__INOVER_8h_1a4c9a4d81bb8c2bb2fd15e4561abc837e.html">Enum IO_BANK0_GPIO13_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__IRQOVER_8h_1a0a64e22a366ea85182d05b8a19d9293f.html">Enum IO_BANK0_GPIO13_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__OEOVER_8h_1a711f277ae32cce8bde7c456d6f605717.html">Enum IO_BANK0_GPIO13_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__OUTOVER_8h_1a07946c02ee9d950a7ef2eed105c4fad1.html">Enum IO_BANK0_GPIO13_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__FUNCSEL_8h_1aba678c0eb58513f27d9dda0d331024a8.html">Enum IO_BANK0_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__INOVER_8h_1ac1fadd637ce703f312a3f2c2d0b330f7.html">Enum IO_BANK0_GPIO14_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__IRQOVER_8h_1ad140339f697dad441d989f284f76bdd3.html">Enum IO_BANK0_GPIO14_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__OEOVER_8h_1adbd65881009a4c8032fbeb0488fecf1f.html">Enum IO_BANK0_GPIO14_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__OUTOVER_8h_1ae05fbe7b056474f5f2b2cace1808bcf4.html">Enum IO_BANK0_GPIO14_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__FUNCSEL_8h_1a360f1bcf37319c22c4178caefff6e398.html">Enum IO_BANK0_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__INOVER_8h_1ad7d92d9799388aa471c46dfce6bc6bc5.html">Enum IO_BANK0_GPIO15_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__IRQOVER_8h_1a31a52cf169596b2414de7d89160da360.html">Enum IO_BANK0_GPIO15_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__OEOVER_8h_1a9a9f4efd6e16805548b93ce96ca6af60.html">Enum IO_BANK0_GPIO15_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__OUTOVER_8h_1add2dd686fb8a3e8f69535beca7ec20e1.html">Enum IO_BANK0_GPIO15_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__FUNCSEL_8h_1a50ae43c16b567ebacdd7fff4706650cc.html">Enum IO_BANK0_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__INOVER_8h_1aa16ac58c8c01e7d9657a00f71c696ccd.html">Enum IO_BANK0_GPIO16_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__IRQOVER_8h_1a00a7623006470174b45a1fcdc8e0d445.html">Enum IO_BANK0_GPIO16_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__OEOVER_8h_1aa85ef4ed68f06e22228756114901b3f1.html">Enum IO_BANK0_GPIO16_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__OUTOVER_8h_1af4f0ff9665d06239f0ca619bad384fa6.html">Enum IO_BANK0_GPIO16_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__FUNCSEL_8h_1a5cfcb81e0907bb18068ac3d6901ee143.html">Enum IO_BANK0_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__INOVER_8h_1a369daf50bef0770c247d0ec119ce2f91.html">Enum IO_BANK0_GPIO17_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__IRQOVER_8h_1a1ff56842823cdb11166771fe650cd7d6.html">Enum IO_BANK0_GPIO17_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__OEOVER_8h_1a15d3eec64fc240f201786526ba9c1f8d.html">Enum IO_BANK0_GPIO17_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__OUTOVER_8h_1accee5b638e4d1233b07eb4830260a63f.html">Enum IO_BANK0_GPIO17_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__FUNCSEL_8h_1a3cc422ab9315025cfe3ff536650d9456.html">Enum IO_BANK0_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__INOVER_8h_1a7bd5e2d71d0644a810471ee26f2be022.html">Enum IO_BANK0_GPIO18_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__IRQOVER_8h_1a04a009e793167851088b1ba19c6a6d45.html">Enum IO_BANK0_GPIO18_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__OEOVER_8h_1aaf02a8993999cff970f0a20eff6c96a7.html">Enum IO_BANK0_GPIO18_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__OUTOVER_8h_1a81a7337ae6bc9801b75879f97cfd97b2.html">Enum IO_BANK0_GPIO18_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__FUNCSEL_8h_1a968a858d991b97e3e44070a9267965c3.html">Enum IO_BANK0_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__INOVER_8h_1a8a873d811ff0af54a1c4539d8c702273.html">Enum IO_BANK0_GPIO19_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__IRQOVER_8h_1ae8f0d1947ad1e0b9a244607136b9e52d.html">Enum IO_BANK0_GPIO19_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__OEOVER_8h_1ad2afbf2aeef8e0666429dc5d64830ee6.html">Enum IO_BANK0_GPIO19_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__OUTOVER_8h_1a3796c1be9fa20e3c47d335acbf5a218e.html">Enum IO_BANK0_GPIO19_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__FUNCSEL_8h_1ad6941d1c8b8a5257010a0e6559d540de.html">Enum IO_BANK0_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__INOVER_8h_1a297d16ca3bb5bba638b9d8d9c28da5a4.html">Enum IO_BANK0_GPIO1_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__IRQOVER_8h_1ae50513db7ee24214651d7022e8141c59.html">Enum IO_BANK0_GPIO1_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__OEOVER_8h_1a6696e3b92617611e9587c5b2478b23ec.html">Enum IO_BANK0_GPIO1_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__OUTOVER_8h_1a2848c4c9f3adf771cce337b7a9b0899b.html">Enum IO_BANK0_GPIO1_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__FUNCSEL_8h_1ad7daf682631529cb9b2a5f62368c02ad.html">Enum IO_BANK0_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__INOVER_8h_1af0689e2fbad80afc8af54b1df61f2fd6.html">Enum IO_BANK0_GPIO20_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__IRQOVER_8h_1a36b8052ede4a54d7f77e5e9b6b8711db.html">Enum IO_BANK0_GPIO20_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__OEOVER_8h_1a0511273256f591b65585c78dc5c5c151.html">Enum IO_BANK0_GPIO20_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__OUTOVER_8h_1a80c20bf4794b64f99e03c61edfedbff3.html">Enum IO_BANK0_GPIO20_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__FUNCSEL_8h_1a04b045c28c3ac31336f40c684361e3cf.html">Enum IO_BANK0_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__INOVER_8h_1a93dc4657c590448c5fc59d541b9ec71e.html">Enum IO_BANK0_GPIO21_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__IRQOVER_8h_1adc2ce444e3309e79008ee98edfda51f0.html">Enum IO_BANK0_GPIO21_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__OEOVER_8h_1a49b7acc8d1c45a867fb6889a14d85f37.html">Enum IO_BANK0_GPIO21_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__OUTOVER_8h_1a87dcb6161abcf5765ad283218bac9289.html">Enum IO_BANK0_GPIO21_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__FUNCSEL_8h_1a6e7950fd703eda82bf45b97a8a60e013.html">Enum IO_BANK0_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__INOVER_8h_1a824c5308b767d16798654d7aa31f7abb.html">Enum IO_BANK0_GPIO22_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__IRQOVER_8h_1a9683f5ad085a096ad2212b5cc43d1a41.html">Enum IO_BANK0_GPIO22_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__OEOVER_8h_1a9118b2026ff677029ce68e8f761d4815.html">Enum IO_BANK0_GPIO22_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__OUTOVER_8h_1a3c3cfd08805e22842cd0c091c411a7f6.html">Enum IO_BANK0_GPIO22_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__FUNCSEL_8h_1a973770b8c0c2b8aea3cfa33fed9a196b.html">Enum IO_BANK0_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__INOVER_8h_1a3460a4f516f51fe261dff2e153b5dbe0.html">Enum IO_BANK0_GPIO23_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__IRQOVER_8h_1acd15321a39c21fa73aa997711e3b1c8a.html">Enum IO_BANK0_GPIO23_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__OEOVER_8h_1a9923394795fe2b901c3f55980e012c31.html">Enum IO_BANK0_GPIO23_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__OUTOVER_8h_1ab79e76278fd561a128c3f443404ee359.html">Enum IO_BANK0_GPIO23_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__FUNCSEL_8h_1a3b20e58d96a9fc12a6ba9db804cd3c76.html">Enum IO_BANK0_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__INOVER_8h_1a3e36619ca2e106dae915d60984e4b1c1.html">Enum IO_BANK0_GPIO24_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__IRQOVER_8h_1ae8501d894988300cb362243641850546.html">Enum IO_BANK0_GPIO24_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__OEOVER_8h_1a2c1f7ef1a80b92967ee8e03945d8c4be.html">Enum IO_BANK0_GPIO24_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__OUTOVER_8h_1af7c37b523d86ae2f5dd24af46eb2ab81.html">Enum IO_BANK0_GPIO24_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__FUNCSEL_8h_1a3e9ba339e52924094a179ab2110c4e83.html">Enum IO_BANK0_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__INOVER_8h_1ac46e1e78fda83f5299252130cb365c5d.html">Enum IO_BANK0_GPIO25_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__IRQOVER_8h_1a7b3d418357ad155ce7340007c8648653.html">Enum IO_BANK0_GPIO25_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__OEOVER_8h_1ad1dcdd7291a851208a938ee3cb4ab554.html">Enum IO_BANK0_GPIO25_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__OUTOVER_8h_1ad140b83b3453f7895adc78e4c00ca0ed.html">Enum IO_BANK0_GPIO25_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__FUNCSEL_8h_1a7392c219c9e49e71195de77b47a49255.html">Enum IO_BANK0_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__INOVER_8h_1a0d10c5494ca44ca46a7891bf1b26dead.html">Enum IO_BANK0_GPIO26_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__IRQOVER_8h_1a00f8d90b2ea2a949e806ec101384a811.html">Enum IO_BANK0_GPIO26_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__OEOVER_8h_1ade9dc19b767752dd3b80829619d8e027.html">Enum IO_BANK0_GPIO26_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__OUTOVER_8h_1a69956f4a7fbf9497b4365a6ba6323ba7.html">Enum IO_BANK0_GPIO26_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__FUNCSEL_8h_1a5b523495112c56f1f4536f2467d4c013.html">Enum IO_BANK0_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__INOVER_8h_1a12b2d4e8a220a55800161c48042139a6.html">Enum IO_BANK0_GPIO27_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__IRQOVER_8h_1af8d088bb225124e2809ed4789cabdfb4.html">Enum IO_BANK0_GPIO27_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__OEOVER_8h_1a16b815c90da3342c9781d54602620f26.html">Enum IO_BANK0_GPIO27_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__OUTOVER_8h_1a5bf74731914f9ad8fe121316843887e3.html">Enum IO_BANK0_GPIO27_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__FUNCSEL_8h_1a6457bf0e33b761cd77d28f3cdd22b8bf.html">Enum IO_BANK0_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__INOVER_8h_1a677362a6be72c8b780a7c2cc95452595.html">Enum IO_BANK0_GPIO28_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__IRQOVER_8h_1a955fa42175f0eb85cff15ef695b15e0c.html">Enum IO_BANK0_GPIO28_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__OEOVER_8h_1adee129654d763a5f9644e25219576fef.html">Enum IO_BANK0_GPIO28_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__OUTOVER_8h_1a3fea211dfa27b25b3b83225acc8badb6.html">Enum IO_BANK0_GPIO28_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__FUNCSEL_8h_1a829622bcaf6a1bd1f543e532f4f85c42.html">Enum IO_BANK0_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__INOVER_8h_1a25286cf16141dd3668d1b8cdaf76496d.html">Enum IO_BANK0_GPIO29_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__IRQOVER_8h_1a30482c7394aef70abdd63050e15251fb.html">Enum IO_BANK0_GPIO29_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__OEOVER_8h_1a3d2f151c010a676cec6db6236c86958f.html">Enum IO_BANK0_GPIO29_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__OUTOVER_8h_1a00b2df9e1dbabbcaab508a7a08ae204d.html">Enum IO_BANK0_GPIO29_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__FUNCSEL_8h_1a8276f1fe90f348b3a2324792fba4049a.html">Enum IO_BANK0_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__INOVER_8h_1ac53cde862e17d40c46c9667a875cbaaa.html">Enum IO_BANK0_GPIO2_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__IRQOVER_8h_1a67b53dd4dd914329008d78d5a4268078.html">Enum IO_BANK0_GPIO2_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__OEOVER_8h_1ac47e0c7a7a23b0973a6c44a00aa8d154.html">Enum IO_BANK0_GPIO2_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__OUTOVER_8h_1a427ce7c2851f0252f9a7f716b524212c.html">Enum IO_BANK0_GPIO2_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__FUNCSEL_8h_1a67f025096ac0a27733ee1b8cee8d5c16.html">Enum IO_BANK0_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__INOVER_8h_1af8be8e434600ded1fff9e95488806bec.html">Enum IO_BANK0_GPIO3_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__IRQOVER_8h_1a820da50737f5766c44b0f89175bfeadb.html">Enum IO_BANK0_GPIO3_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__OEOVER_8h_1a482bcedfdf3cd25772ff4dd8ce434602.html">Enum IO_BANK0_GPIO3_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__OUTOVER_8h_1a3852a7d46e71472947732bbf79fc56f7.html">Enum IO_BANK0_GPIO3_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__FUNCSEL_8h_1a5ce3f5d8bea2c0452679d6c1852b596c.html">Enum IO_BANK0_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__INOVER_8h_1ade00ab3ec21cfd07ea43ef8cb611ea40.html">Enum IO_BANK0_GPIO4_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__IRQOVER_8h_1ad62613208b3df5f8f392515a0ae3db36.html">Enum IO_BANK0_GPIO4_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__OEOVER_8h_1ac60cf732b298079c5bff513d2980c627.html">Enum IO_BANK0_GPIO4_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__OUTOVER_8h_1ac2dcebb1c8882abececa0e50276a8b2c.html">Enum IO_BANK0_GPIO4_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__FUNCSEL_8h_1af02fa967c0b4bb628de273fdb1b04d01.html">Enum IO_BANK0_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__INOVER_8h_1a772bf542588b8349ea7c0b1bda1bb016.html">Enum IO_BANK0_GPIO5_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__IRQOVER_8h_1a1d8041d8005a6cdc66e88e29271248b4.html">Enum IO_BANK0_GPIO5_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__OEOVER_8h_1a6c39d635af3a4e3582c42487c1445552.html">Enum IO_BANK0_GPIO5_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__OUTOVER_8h_1a3ec863060ef4359a904981c621e7e040.html">Enum IO_BANK0_GPIO5_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__FUNCSEL_8h_1aad2d393074bca7bf8564cfd30da7bbe6.html">Enum IO_BANK0_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__INOVER_8h_1a3af0595633d47a36d85190558c583dbb.html">Enum IO_BANK0_GPIO6_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__IRQOVER_8h_1ae8c96b0b1613e9f50e72563aafa42584.html">Enum IO_BANK0_GPIO6_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__OEOVER_8h_1a3f61f535812d6402ea34dc1d37254199.html">Enum IO_BANK0_GPIO6_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__OUTOVER_8h_1a30ab6a94f0db8c810d0d7bbee55db9a5.html">Enum IO_BANK0_GPIO6_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__FUNCSEL_8h_1a0430610e9cec57675b54f7725445f98a.html">Enum IO_BANK0_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__INOVER_8h_1a6d9906dc294588fa18410f082494db2b.html">Enum IO_BANK0_GPIO7_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__IRQOVER_8h_1a03f1affdce299c981a0b1f83f90e0424.html">Enum IO_BANK0_GPIO7_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__OEOVER_8h_1a5a0863e6446f795903f0e124932e3c50.html">Enum IO_BANK0_GPIO7_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__OUTOVER_8h_1a7fd49f8e11171e8a06f4fba1d25cc019.html">Enum IO_BANK0_GPIO7_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__FUNCSEL_8h_1a4614cc16669c8c64895f47baa1b1306b.html">Enum IO_BANK0_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__INOVER_8h_1a892d08c5480f9e3c5f9bb7433a4af875.html">Enum IO_BANK0_GPIO8_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__IRQOVER_8h_1a51dcfea055ea049a672ecd075b7f753d.html">Enum IO_BANK0_GPIO8_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__OEOVER_8h_1affefe34b27c6ecac3813fbe88e3867c8.html">Enum IO_BANK0_GPIO8_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__OUTOVER_8h_1abc75d245865e182857ccf54d4b3894e2.html">Enum IO_BANK0_GPIO8_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__FUNCSEL_8h_1a1ef80260ca08df782c5bbd3b538aa239.html">Enum IO_BANK0_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__INOVER_8h_1a059fcd1827789770a7659ac7e580735e.html">Enum IO_BANK0_GPIO9_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__IRQOVER_8h_1ab49b61c0f9bac01bfe14f5c2a04400c2.html">Enum IO_BANK0_GPIO9_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__OEOVER_8h_1afb8d26d873d79350a29a5443fe3d258b.html">Enum IO_BANK0_GPIO9_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__OUTOVER_8h_1a05bd9819707349cde109979765b674b9.html">Enum IO_BANK0_GPIO9_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a043503d88798e4194caae09fc3c9e8b0.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a3edbc3cd36d339c5433412e0701e68a6.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a3b68c07e2a248be4ddef394207aca151.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1a6a9c7d527a98e8327c2b039547f32926.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a9d799c9bc9569aa784191d779b333ad9.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a481fde51effda5a029571eeb4f428c4e.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1afdf0ad72872a89814639c7317f86c61e.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a2ce74cda7d367c1259847f26e43c6de2.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab1e4e381a77bb90d8dd511999216d636.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2d0d455c989c7cec7e333a3ed0e6da70.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ab820040d487f67a318833dd2491bcd6a.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a7278d36bbdeeb895e9e0eac5afb239b0.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a94ecd6334647d6fb0256db664c445912.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a4646fafbe2a2764733bc4ac41df22c8e.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a07dbca45aa40621d0872caeb9dfcbca3.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ae9dc63d2cec6fe9b8d80bbd874656b64.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a0dca829ad1402d86c98afe59b377939e.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a89c9747098c3d9e765e35ca37d58e31e.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ade442326473a9d7a81d9dba5c263663a.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a7171924886d6ea7c22c8f5061c5fcb84.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a56c049a0335382748ecfa0d6c19ef1f2.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a93d8938bc9aebe4c4d9e2596dd9a3c00.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1aa53b1bdf7e6fc3fd4f12769c6444ad20.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1ac7f684ed5607c8df090cf8a63e24e50d.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO0__DRIVE_8h_1a70465de5ebaf2c32a2e94ed3109e2d63.html">Enum PADS_BANK0_GPIO0_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO10__DRIVE_8h_1a419c869dd0c66777d1f9f48ddca44c3e.html">Enum PADS_BANK0_GPIO10_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO11__DRIVE_8h_1a16d5ec91757a8c4048ff244654305663.html">Enum PADS_BANK0_GPIO11_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO12__DRIVE_8h_1a0591956a2437fdf221187374ebb2e2b3.html">Enum PADS_BANK0_GPIO12_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO13__DRIVE_8h_1aa8876cdfa296247566d15497e3cb6d63.html">Enum PADS_BANK0_GPIO13_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO14__DRIVE_8h_1a73eb6397972ce0a3ca306939a6de9259.html">Enum PADS_BANK0_GPIO14_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO15__DRIVE_8h_1a9281ad3edcc6acc7645cdca9c968dc05.html">Enum PADS_BANK0_GPIO15_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO16__DRIVE_8h_1ade7955067644f739e0f4d0e8ebdb65d8.html">Enum PADS_BANK0_GPIO16_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO17__DRIVE_8h_1a4dedb895281e172e5016c54ea59cf8f8.html">Enum PADS_BANK0_GPIO17_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO18__DRIVE_8h_1a495a3222ba58c0b16c8c053f9f53a765.html">Enum PADS_BANK0_GPIO18_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO19__DRIVE_8h_1a11fe285c7c91773fda4a05e64c78ed15.html">Enum PADS_BANK0_GPIO19_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO1__DRIVE_8h_1a14dfd17fcbcb9b7c15c89a70ca2224ff.html">Enum PADS_BANK0_GPIO1_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO20__DRIVE_8h_1a28c3984e25b30bd765c47bbcea79c7e4.html">Enum PADS_BANK0_GPIO20_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO21__DRIVE_8h_1a95aa8bf4c2edeb7e0c9b689206b9c5f3.html">Enum PADS_BANK0_GPIO21_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO22__DRIVE_8h_1ada0d1231ad320848c7fafcac928ff647.html">Enum PADS_BANK0_GPIO22_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO23__DRIVE_8h_1aa68fcc6b7ffb54eaedd046fee2e70c1a.html">Enum PADS_BANK0_GPIO23_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO24__DRIVE_8h_1a023ab73641df00b024eb3a91b93a1495.html">Enum PADS_BANK0_GPIO24_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO25__DRIVE_8h_1a63ed6f118582e9d3a5114c9daaa7ffa5.html">Enum PADS_BANK0_GPIO25_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO26__DRIVE_8h_1ac29bea6a9235b241f70c3212f5abf7d5.html">Enum PADS_BANK0_GPIO26_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO27__DRIVE_8h_1ad480efcc1e0a134da7d33ae1b67faa3e.html">Enum PADS_BANK0_GPIO27_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO28__DRIVE_8h_1ab62ded465b083435637f5e033a050a5a.html">Enum PADS_BANK0_GPIO28_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO29__DRIVE_8h_1abf39ff40eb92db61b3089602e1a22a7e.html">Enum PADS_BANK0_GPIO29_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO2__DRIVE_8h_1a71611ac6772ced742b0bdc8aa4035efc.html">Enum PADS_BANK0_GPIO2_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO3__DRIVE_8h_1a2fbe6e34534273f28739e4eccccc198c.html">Enum PADS_BANK0_GPIO3_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO4__DRIVE_8h_1ad70c7d1b3ad0b5d9bd2397a939a5993a.html">Enum PADS_BANK0_GPIO4_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO5__DRIVE_8h_1ac6aeda1d7601130e6463dcdbc8115346.html">Enum PADS_BANK0_GPIO5_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO6__DRIVE_8h_1a32491598c40f159addaaa953aaea6b68.html">Enum PADS_BANK0_GPIO6_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO7__DRIVE_8h_1aff14b5860ff43eb9bc2bf5eacdb22458.html">Enum PADS_BANK0_GPIO7_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO8__DRIVE_8h_1af15906bb688aa57bd5dc38bed7bc6a89.html">Enum PADS_BANK0_GPIO8_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO9__DRIVE_8h_1ad3f2afc143853e35936d0e16493e9edc.html">Enum PADS_BANK0_GPIO9_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__SWCLK__DRIVE_8h_1a321817be0c3724a840af5e664d7f95de.html">Enum PADS_BANK0_SWCLK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__SWD__DRIVE_8h_1ad9afd354f7a30f8db19f9e9f6c52553f.html">Enum PADS_BANK0_SWD_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SCLK__DRIVE_8h_1a62e057bec8e78824a2142737f060ae3b.html">Enum PADS_QSPI_GPIO_QSPI_SCLK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD0__DRIVE_8h_1a60266233d7b2215b5c490f4d713eb8f9.html">Enum PADS_QSPI_GPIO_QSPI_SD0_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD1__DRIVE_8h_1a121fa826dbabf375b7ab80bd33afd8b4.html">Enum PADS_QSPI_GPIO_QSPI_SD1_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD2__DRIVE_8h_1accdda19f750ea1f918d6fa5eb0b20918.html">Enum PADS_QSPI_GPIO_QSPI_SD2_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD3__DRIVE_8h_1a1afcf22672ce7b4f1eab2a7f307d93c1.html">Enum PADS_QSPI_GPIO_QSPI_SD3_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SS__DRIVE_8h_1a9fc566857f61778d37941299287cb330.html">Enum PADS_QSPI_GPIO_QSPI_SS_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH0__CSR__DIVMODE_8h_1a1b46b13f9686c620c9bd38fd8626a4e5.html">Enum PWM_CH0_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH1__CSR__DIVMODE_8h_1a66389a4af73684679a3a363a45315396.html">Enum PWM_CH1_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH2__CSR__DIVMODE_8h_1afa92a12ec839b6d7732c64415a01fa33.html">Enum PWM_CH2_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH3__CSR__DIVMODE_8h_1ac78eebed2301d1ea4fd840ed8043397b.html">Enum PWM_CH3_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH4__CSR__DIVMODE_8h_1a5a7119444f2f669758d3072698700d82.html">Enum PWM_CH4_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH5__CSR__DIVMODE_8h_1a71e9faebf3bdc2a9f66c2b57b93520a7.html">Enum PWM_CH5_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH6__CSR__DIVMODE_8h_1a7ebc437b7fa3b4e86b4c29824cbd3050.html">Enum PWM_CH6_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH7__CSR__DIVMODE_8h_1a78ef166eddfa7428658eee2e1af5adfa.html">Enum PWM_CH7_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP0__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae1dcde94a08be755836fe414b7c3895b.html">Enum USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP0__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a285cfe63af2e1e4a93496bb4d38d6078.html">Enum USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a3eed1f4dbbb9abd1bb58327f27b8f593.html">Enum USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__IN__CONTROL__ENDPOINT__TYPE_8h_1a3ed07d6d2209dbd3592b24f48b9b12ad.html">Enum USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a82ce804943d084c0dc895d42dcd515c0.html">Enum USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__OUT__CONTROL__ENDPOINT__TYPE_8h_1ac2f26e08ac53a5c0302f35cb3fc99b38.html">Enum USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a4e0a6a78096106688647c98f0906cc3d.html">Enum USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__IN__CONTROL__ENDPOINT__TYPE_8h_1a87ffeaa5a6d1b38b4390ac1047a90450.html">Enum USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a87ef599d615fefbf6b93e3ff22a23ce2.html">Enum USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__OUT__CONTROL__ENDPOINT__TYPE_8h_1a010124997a2fb17db530f9a35d0d4994.html">Enum USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a399320ed6bfafca2364083e98c3f49ed.html">Enum USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__IN__CONTROL__ENDPOINT__TYPE_8h_1ae59080b6a00b86ab24f0af820062571b.html">Enum USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a3651a51d518f6906eb53eb1629fa3475.html">Enum USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad8298ac0640f17a621c73cda2764ba82.html">Enum USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aed73d62540729622430336f15926b7c1.html">Enum USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__IN__CONTROL__ENDPOINT__TYPE_8h_1a98480379fa9f28cb28c764ce51cef89e.html">Enum USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a87bddaebf644ab3b9abc99c4f9ad1d7f.html">Enum USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad88387bd1254b2921dc30a04a17f8368.html">Enum USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a80e5668b9ca0efccda9419bb6d51b618.html">Enum USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__IN__CONTROL__ENDPOINT__TYPE_8h_1a05200ef99eeb46112af0c1fcc8bc4a90.html">Enum USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a62d939579ed4ac5d62366cf6390f2cbf.html">Enum USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__OUT__CONTROL__ENDPOINT__TYPE_8h_1a3938d48110119bb4ba7b975fc3486895.html">Enum USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a595bd7878cee65eaa09afeb020b8dfc3.html">Enum USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__IN__CONTROL__ENDPOINT__TYPE_8h_1a1427f6efb1b68ed1cd6f2ecc382af3b2.html">Enum USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a156cd57e3de1f72262cef3fa9a79ce93.html">Enum USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__OUT__CONTROL__ENDPOINT__TYPE_8h_1a041bc356c7d327a2996d1df4e11246fa.html">Enum USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0525fecb389be1f4049109add066939e.html">Enum USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__IN__CONTROL__ENDPOINT__TYPE_8h_1a1e9d2e96d61b68b2290d1a3bbabf618c.html">Enum USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7b45b5bbce51ad008b094e8cf4a8e187.html">Enum USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__OUT__CONTROL__ENDPOINT__TYPE_8h_1af619e7f200eab6f3ba5f634f42618cc1.html">Enum USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae5811e6429ca627b2321e9654b63414e.html">Enum USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__IN__CONTROL__ENDPOINT__TYPE_8h_1acb0cd125b5aa7cc482bafee43b2aac5f.html">Enum USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a91f2ab8d1128c66e6a1f133040fd65c6.html">Enum USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__OUT__CONTROL__ENDPOINT__TYPE_8h_1a444e0c2036385155f7cc1062126a5557.html">Enum USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6b69bf0005c922eacd45eda6f87708a6.html">Enum USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__IN__CONTROL__ENDPOINT__TYPE_8h_1adaa0e041a2241eb6f0199ae9ca184dcb.html">Enum USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a9d1a19d501e1fd747fa796d3ed18d58b.html">Enum USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__OUT__CONTROL__ENDPOINT__TYPE_8h_1af355d419587303c6a333f9527e080f1c.html">Enum USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae60e88ef76f44627d8147432f528f292.html">Enum USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__IN__CONTROL__ENDPOINT__TYPE_8h_1a1bcaa1550a484f53e40b8bc5286d7740.html">Enum USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa3a33d213186b1d7bb970fe10a128164.html">Enum USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__OUT__CONTROL__ENDPOINT__TYPE_8h_1aa258f536121737462732bbb1d5be746d.html">Enum USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1af01839230baa0b03652af598f1f3f8dd.html">Enum USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__IN__CONTROL__ENDPOINT__TYPE_8h_1afea50e7769ed98a568f4380531a6eff7.html">Enum USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a77911f170e770d9fd401cd81fe5974b9.html">Enum USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__OUT__CONTROL__ENDPOINT__TYPE_8h_1aec8a5bd8d13101fae4680c2551a076a3.html">Enum USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a92548adf93f4bf4dfa4dc83156a40f39.html">Enum USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__IN__CONTROL__ENDPOINT__TYPE_8h_1a4bd33cd65be5eee5c8c4231378d9904e.html">Enum USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7b84fb2d7bae9b7d17e72ab94c709a4e.html">Enum USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__OUT__CONTROL__ENDPOINT__TYPE_8h_1ac3c7b5c0c093582b85749159c002ae5c.html">Enum USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aec4c45882811117fe58aa64e86615f46.html">Enum USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__IN__CONTROL__ENDPOINT__TYPE_8h_1a550a0840fe29ad5663343c04c8273668.html">Enum USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ac7429bddb1b1b5843aad8236e7ecd916.html">Enum USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__OUT__CONTROL__ENDPOINT__TYPE_8h_1a8e887c69781a08eea732cc308ef5a152.html">Enum USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a1ab50386d72b7ecee467d9fd16f8345e.html">Enum USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__IN__CONTROL__ENDPOINT__TYPE_8h_1a9b118bf2b2bd8d298b7b48e5fcf42aed.html">Enum USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a840d50806f6ded5bdae809d19ef05956.html">Enum USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__OUT__CONTROL__ENDPOINT__TYPE_8h_1afdece070c85912eb1f62e7e53262a473.html">Enum USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0e7b335ce3bd05c04291ff0d9e95e828.html">Enum USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__IN__CONTROL__ENDPOINT__TYPE_8h_1a00b79986be53b363190a98e90168347f.html">Enum USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6f29448b26bb5840662e2172d27d1576.html">Enum USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__OUT__CONTROL__ENDPOINT__TYPE_8h_1a027b0a94b17ddfb47d7a5e8a0c245acc.html">Enum USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL0__PERFSEL0_8h_1a4fc8349eb321cc01786807cad0f85ba0.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL0_PERFSEL0&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL1__PERFSEL1_8h_1af2727dbc13a1bdb3bc53fbe37ad213b8.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL1_PERFSEL1&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL2__PERFSEL2_8h_1a7c65ca51405eb557b7be857a2d52ffd7.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL2_PERFSEL2&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL3__PERFSEL3_8h_1a277f7e689dc982c6408d8ddfb2687194.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL3_PERFSEL3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1ab9b770118bef03a020915f343c588d57.html">Function RP2040::from_string(const char *, DMA_CH0_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1adf8199bc983d09c7334cb7d4c9f5e87c.html">Function RP2040::from_string(const char *, DMA_CH0_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a3db8285fe12d5201daafa2b084c26dce.html">Function RP2040::from_string(const char *, DMA_CH0_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab3c6a54d3e18239c41177df75f42ccc6.html">Function RP2040::from_string(const char *, DMA_CH10_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1af094145551017d335f2f374eb6c4ca34.html">Function RP2040::from_string(const char *, DMA_CH10_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a0284307cdf6c9f0baa53c7d2aec5c8a9.html">Function RP2040::from_string(const char *, DMA_CH10_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a02f40f365df7c02975c4025822421a2c.html">Function RP2040::from_string(const char *, DMA_CH11_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a60598e500e2c3abe2e185058e99780b0.html">Function RP2040::from_string(const char *, DMA_CH11_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a1d2ef1f1e8f769a094375b51e1a1ded9.html">Function RP2040::from_string(const char *, DMA_CH11_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a7d06cb942e45b8eeef8a2ad54eb3d837.html">Function RP2040::from_string(const char *, DMA_CH1_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a52a89a5ab434fe02425850b254021d12.html">Function RP2040::from_string(const char *, DMA_CH1_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a95a136ef134dbf7ebdd866a3be2e58fa.html">Function RP2040::from_string(const char *, DMA_CH1_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a27f80cf611120447d6ff5fad6cad2c4b.html">Function RP2040::from_string(const char *, DMA_CH2_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1abed69fdb67d25da0dd7130b03dfdb883.html">Function RP2040::from_string(const char *, DMA_CH2_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a69c9f46045dda727e9b0d0798a48a53a.html">Function RP2040::from_string(const char *, DMA_CH2_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a5e4ef7bca5369e96a1d6231c855428d3.html">Function RP2040::from_string(const char *, DMA_CH3_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1a98bb78e697339c9685949786cc33d4a0.html">Function RP2040::from_string(const char *, DMA_CH3_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1aa067cc8ca26cf5a6a14fe27b67784628.html">Function RP2040::from_string(const char *, DMA_CH3_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a752ac01fa4ab92d53564c5fad89e5c2e.html">Function RP2040::from_string(const char *, DMA_CH4_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a5eec681f5002c3aba5abb0465e6f4f5b.html">Function RP2040::from_string(const char *, DMA_CH4_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1a95cad6869ee5b65e82c019afcfe10e4a.html">Function RP2040::from_string(const char *, DMA_CH4_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a294fb596f5ada3c7c54e29cb885fc38c.html">Function RP2040::from_string(const char *, DMA_CH5_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a83be0f2d0b970bc4a8c0683b81d1c69a.html">Function RP2040::from_string(const char *, DMA_CH5_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a47a83457c345ddf67df100a65f253df2.html">Function RP2040::from_string(const char *, DMA_CH5_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1abc6eef47e582b78289e13c5f8c1c0dc8.html">Function RP2040::from_string(const char *, DMA_CH6_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1a755e4f0ba95b069ff9b6b1673ac548c3.html">Function RP2040::from_string(const char *, DMA_CH6_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a196c0c4f60406cca7b963c2bffbe4164.html">Function RP2040::from_string(const char *, DMA_CH6_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a152021293d1dc79324f92792cf97db52.html">Function RP2040::from_string(const char *, DMA_CH7_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1a062e60c72d284c0a9c779de72fec3be9.html">Function RP2040::from_string(const char *, DMA_CH7_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1ae8fb4c9f27aa7aad73fae3fe78344c8b.html">Function RP2040::from_string(const char *, DMA_CH7_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1aca2a757b703cd8e935488c77c695a838.html">Function RP2040::from_string(const char *, DMA_CH8_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1a9e19b692eed8a4e5d99977bb781326a6.html">Function RP2040::from_string(const char *, DMA_CH8_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ae9d5a2c733dafae8dab0e42c296202f3.html">Function RP2040::from_string(const char *, DMA_CH8_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1ad187625e46e2ee09eb8807284e6d23ed.html">Function RP2040::from_string(const char *, DMA_CH9_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1ad4dbed58bdee78cce4bca6b662fc2101.html">Function RP2040::from_string(const char *, DMA_CH9_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1a54d25eebcd2a82e85d7eda73d30b376d.html">Function RP2040::from_string(const char *, DMA_CH9_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C0__IC__CON__SPEED_8h_1a9ca11ea23e1f2b907ac5ca693a91c902.html">Function RP2040::from_string(const char *, I2C0_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__FUNCSEL_8h_1a7e180d0cf1df3539d3624ba6e5a5ad0d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__INOVER_8h_1a0f40cc2d08439bb6994154618b41db2a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__IRQOVER_8h_1aa7a608b8d0ea0ef01a67f84d750fa07f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OEOVER_8h_1a55a2ba9e579d18071914232a6200d7bd.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OUTOVER_8h_1aba394614f11967d772705adec965f368.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__FUNCSEL_8h_1a1847f1b2e8fd5b84845bc261f1ecf3cf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__INOVER_8h_1ac1ea2e598c3c6490bf693d28af04bbf4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__IRQOVER_8h_1afabc04aaa873cd83c4b450dd9c9b2085.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OEOVER_8h_1a2607d2ac7d49df762d7ac941c0ea1c77.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OUTOVER_8h_1a88c401351a824940e25456ab0f79ed5e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__FUNCSEL_8h_1afa611baaf2c81cf0a8fc34e4d1d78180.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__INOVER_8h_1a7631abce4436775e65713362d4a48e53.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__IRQOVER_8h_1a9f1699240ec41da8ce77b400168cf4b3.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OEOVER_8h_1aaffd8202382624d0b85c3921ea1f3df8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OUTOVER_8h_1a47ccb28ee9a027022c6d00a03bdd6489.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__FUNCSEL_8h_1a7f671e3497749bc4d56a808fbb47346f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__INOVER_8h_1a77e841419da8dae3d5d290e28639f2a0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__IRQOVER_8h_1a20555bfab0673e70a67c48d9d9edcf57.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OEOVER_8h_1a2a4262bcadee7bc8cf6a69b1107a9c87.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OUTOVER_8h_1af5a404e8a5536471c7d98296f4a788ac.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__FUNCSEL_8h_1a047554dcb7c9567824d682eeaadf099d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__INOVER_8h_1adfff630d764bcc40d465ed28cd20d8f8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__IRQOVER_8h_1a7b408b83ebbbbdb3997f7389acf79efc.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OEOVER_8h_1a1307c60fa238580c2266facd8c08c31e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OUTOVER_8h_1a06c252200a64ff376d394a4344210159.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__FUNCSEL_8h_1a7331134a671c3681dd885781d65f903a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__INOVER_8h_1a78375b0296a680361d3001d4d1e0ba72.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__IRQOVER_8h_1a2717ff681c31a486b7e3550526f5838f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OEOVER_8h_1a460b3fadd4f3b7ae129be0d5b3aff6e5.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OUTOVER_8h_1a836cd04da92e158957690d9e2a1f7694.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__FUNCSEL_8h_1a150f2d38f944e480c67129efe2639dc0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__INOVER_8h_1aacff74ae753f22267dbaabb006ddc81e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__IRQOVER_8h_1a5a22046ca6a1423d5dea2591de33decf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OEOVER_8h_1a89861382a3e1386a9b9823f380b54eab.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OUTOVER_8h_1a82f11a147daba8de6c5afcc8e1c3e002.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__FUNCSEL_8h_1a7b0bd67fff30e9dfcab1700622c84105.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__INOVER_8h_1ace843d0854555c132f7b43dc51061d6a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__IRQOVER_8h_1a0b5b322048d665ae0d3ecc1c4404478f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OEOVER_8h_1a561511f8c8ce599ee6198bcf01165e59.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OUTOVER_8h_1a7129627f7bba0fd5d3180455a522ede9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__FUNCSEL_8h_1a003f590db96576b5d9bd69b0554cada4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__INOVER_8h_1a1a0841397bf78eb81493dcfe150b1c18.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__IRQOVER_8h_1a1950fe94447b66f0ab2230caf58411ea.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OEOVER_8h_1ab00884b2b9abacf0f2d6abe6a5a403b2.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OUTOVER_8h_1a883d514f2e6825efe60242689602cf53.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__FUNCSEL_8h_1ac99b8bc4b14ec25c71c8e782440c76ac.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__INOVER_8h_1a9f7affbd406d773e7c3795ae542dc9aa.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__IRQOVER_8h_1a47fe3b6eade467ebb7f89f6b79cfded7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OEOVER_8h_1a6400c1d56dd14e67b5e0eae76fc32a61.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OUTOVER_8h_1ac69a802872b8bcefce4e6e09abb1d475.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__FUNCSEL_8h_1aa937dd53df43d4eedca27da56b4fc1e5.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__INOVER_8h_1a1e42542fe712c6ce44b1498f51daa6d4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__IRQOVER_8h_1a49de807083fe9cc74e56fe48409125ba.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OEOVER_8h_1abd3be90a724b2911920f4e38a5ef942e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OUTOVER_8h_1a73e7e1d5c872879e13c249a5dbfbbd31.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__FUNCSEL_8h_1a81d32466bfbd15557e3fb4daf75c54c8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__INOVER_8h_1aa032092d09f7d8ac1eca54b8b62aaa5d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__IRQOVER_8h_1ab452ef6345ca885e9f9c4b87a9be1687.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OEOVER_8h_1a01a6a91b309b645f177d0d89958af865.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OUTOVER_8h_1aa10fed0510d6a8285987d39e661a3357.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__FUNCSEL_8h_1a18b2784130f82aed97ddda1629d9120b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__INOVER_8h_1ada899c572bb82f4c21a81b4c3c8096c9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__IRQOVER_8h_1ad879fb72637f9e733f31f65cae249242.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OEOVER_8h_1a3cf97b3507933117be3d8e121d0defc1.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OUTOVER_8h_1a0d3d625e70bedb4f268c38cf45cc79a4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__FUNCSEL_8h_1a9c452d5dfa6e835a33cbbee11c828689.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__INOVER_8h_1a97b5d5070cb171ca07fb9efc98695314.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__IRQOVER_8h_1ae2916e63c0f75d7587b0d507d71b3990.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OEOVER_8h_1a544e6df1e671dabfdbdffac13e66b016.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OUTOVER_8h_1a10e7df091745aa17010819d72fe7fe4a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__FUNCSEL_8h_1a72dcd7429ccc8fd6d1276a337c3dce82.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__INOVER_8h_1a943bc02c08fb082fd7230be34946ee6a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__IRQOVER_8h_1a5fa26bd3bc9d6806dc5f1b39e60705a0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OEOVER_8h_1afb3ef1db807c900967c80d2201b578d9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OUTOVER_8h_1a02fcbd5c18fbfe9ad02924934a5e78e7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__FUNCSEL_8h_1a96105f033a82fa1851acf3f99c7bf6df.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__INOVER_8h_1a41c6de42e6aee24710db900e79d075c0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__IRQOVER_8h_1a584486c6856afad3ca189cce9378443f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OEOVER_8h_1ace89e5bece392f7cfcb6d607f6521f9c.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OUTOVER_8h_1a8af872de7f90ca24205e28e7d36ddcce.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__FUNCSEL_8h_1a2ff6ed52e0927336cba3827dbd8881a1.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__INOVER_8h_1a1c28b6c2d4d699bdfbd38769c2df05c0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__IRQOVER_8h_1a6cfd1ca47e348881c879c542a0991ce9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OEOVER_8h_1a0795636432cb9e99ada76ff2ee66a9e8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OUTOVER_8h_1a65ca768635380d5c35a44832b66fdecf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__FUNCSEL_8h_1a374731d7334428696beb10792fa23276.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__INOVER_8h_1a91c45f15d74c862912b93a65e7d1f37b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__IRQOVER_8h_1a491895acc90ff6c34d97880f49265355.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OEOVER_8h_1a288443b2bd0cfeea4b30007f29646398.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OUTOVER_8h_1ae4b1cc9eaf06114a3481e89158909d98.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__FUNCSEL_8h_1a3112cae4cf0004eff63036b75d0606c8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__INOVER_8h_1aa5fcf448f52436d0f6f33324cad8d2b8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__IRQOVER_8h_1a43168614c75faebcd08df874e33d5912.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OEOVER_8h_1adea9795b089f0a24fa066408e8187e89.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OUTOVER_8h_1a6091a92662454f10db3ea0fb8053274f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__FUNCSEL_8h_1a278d8863d3a90824969cbbc983404b6d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__INOVER_8h_1add18bb18085afa285fcab62bfe4afe80.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__IRQOVER_8h_1afa7f3ba4c5dfb807ed33768093cfa2ef.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OEOVER_8h_1aa4e389ef132a39ae94934f9ddc965fbe.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OUTOVER_8h_1ade7017b345fc69b73347b24e4656ba39.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__FUNCSEL_8h_1a5e430f2c6d71268ae7bfd5513f7e75a3.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__INOVER_8h_1aef11c0599812da0835457dff727e2938.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__IRQOVER_8h_1a45a023d4271252c69cd8e75b02910287.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OEOVER_8h_1abb7da41f651e84e19d1a4e32c18b48bf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OUTOVER_8h_1a06e08c2f4ada876d9eda2a0152af439c.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__FUNCSEL_8h_1aaf2a65e718aca5101dc45380b3cab7c2.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__INOVER_8h_1af4144e656461f7c724d5a42e8379ab2e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__IRQOVER_8h_1a2602686e97bbfca68cda8dca8a0f4653.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OEOVER_8h_1aba8ed50efe7698d4200b94f555f6909d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OUTOVER_8h_1abc5831809bc291e22234fd2eea33e2d5.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__FUNCSEL_8h_1af51d137dffadb6e880ca936c9a6c46a0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__INOVER_8h_1aa4201dcb7c8b7b7add20ff2a1be923f4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__IRQOVER_8h_1a7d2d611f96e7e6e406cadcd42cc769e6.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OEOVER_8h_1acabd225063b7cb9a2271216d6ac5a47b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OUTOVER_8h_1abe7e94bf3ad51da491460b7ab1540e43.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__FUNCSEL_8h_1a330dbe0d2e71a24fc2c13cd3108f42fb.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__INOVER_8h_1a95099ebaa4ca9396c14001aff8452f95.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__IRQOVER_8h_1a5b063d469319ec55b81f2a3c9abb3d66.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OEOVER_8h_1af09fb5e521b2ce7ed89bb475569d4a32.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OUTOVER_8h_1abb5ba9ea5c16dc7f8d52fa5406309e01.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__FUNCSEL_8h_1abd72c7227442652a202be61d84fcbe9c.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__INOVER_8h_1afb2709498edd7f66a4deb3aa68c63cf7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__IRQOVER_8h_1ae265330e4dbf789214909f74a747d634.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OEOVER_8h_1a628640f0402594cfda13ea792599d77e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OUTOVER_8h_1a2b6d6a4b8e06d0350ffbfff9252a24ac.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__FUNCSEL_8h_1adc2dde1b492735ae6c135adc10d6be8a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__INOVER_8h_1acb21f4d50d18c3954c5ccdeada0d2a11.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__IRQOVER_8h_1a33aabb946956a1dec601678411ecb139.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OEOVER_8h_1a725689fb5ba8db4c5e66aeadd5942aed.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OUTOVER_8h_1ab37949405945ed8f22e4683ada31380a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__FUNCSEL_8h_1a7cd12683521ccb387b565842c8130804.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__INOVER_8h_1a017c692b600925d5a5674938f3f45582.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__IRQOVER_8h_1a4fd1abd51c5ba5f3385747b709b3d241.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OEOVER_8h_1a472f30d82396e3675d65c88d9d26f063.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OUTOVER_8h_1a2b014e03ee487e973c28ea9596b5416f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__FUNCSEL_8h_1a0df7a9023c0977c461368fc4bc40d7c8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__INOVER_8h_1aa35d8da13bf6d5671e58119826fd93bb.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__IRQOVER_8h_1a9067c36587fca9868d142612effd935f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OEOVER_8h_1ac48a6358e8b46b4277b928ba2f24a4a4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OUTOVER_8h_1a97958a96f76108fc968855acc23be627.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__FUNCSEL_8h_1a2aaee69ff2d28889af53efd69def4b73.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__INOVER_8h_1adc32b51af5d93c372dfbccf7d609a64d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__IRQOVER_8h_1a11d470f6f7c9d930662f9ad1dbb34dda.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OEOVER_8h_1a6a02d21b818b49f5ea24ee6df31999c2.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OUTOVER_8h_1a8fa4bc1898ee6aaf82703170040b8616.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__FUNCSEL_8h_1a5c769508c805b3ad72d875da41beabdf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__INOVER_8h_1a8d5c1da5e6abb179ad3e8bb775921bef.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__IRQOVER_8h_1a4f7c130105659fb8a70f332cd2247ff1.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OEOVER_8h_1a70fdca804850b239ea9fa21a259533b7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OUTOVER_8h_1ab1162ce7fdddf0df5099e576ab6e328b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1aa7c0d321d8e475eb856ac0daa5459be8.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a228b2e86cb7eac933a86656b9058f2f0.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a2bb1ba31a149b04cccdec0ae8f7e7ea1.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1acfffdd1335ff7d48455c71f30689b9d4.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a241d2b341fca375146fb2c4935c725e0.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a9bca98c3fef28e57c89e5860e71ae897.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1a42b9730c89a3e3ac44faa6cf02fab45c.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1ad333c6d513b6b7a16dac3ed812066dfd.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab083a4929ad12fad73639c768aacc373.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1afd80c41eb2fec5cb5975871756192764.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ad9e4b81495530499314394ec0f6b34e3.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a79cc0947ca9b4c6c9ef07a1d1942a12f.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a8a19f3a5f8ae9966ea175be88a9fda1e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a59aa1608f4a2a2f3623703d0a8191a01.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a14108d7510e33dea2abbc5bb6f159d4e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ac0fd1e688c61dfc30579bd5161f3965b.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1aa34a5b9d58b6c74181574b9fb417ebc9.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a147c791bc44555e1468d3be4d6da7922.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ab80ccb93e50a2d8dd5742361fa4b46a9.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a931f7eb8c93d71837ab4c853e60ce29b.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a1b5259af3722897320fe47ab30f21a24.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a905d5ca858ebb7a6fe7f3aad41ba5eea.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1abd47d4c6f8a6a07c13df867f6fd80d9a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1a82f2de81a4dd5e51468e78ff19aaeda0.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO0__DRIVE_8h_1a55f43f1ec402f1884bb55ede4910734c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO0_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO10__DRIVE_8h_1a54c3af09803ae15ca94de039cac43d38.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO10_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO11__DRIVE_8h_1adab1ce172f16067971dc93a15afacd41.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO11_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO12__DRIVE_8h_1a43dcb0c9f9f392903c231faa9cd98979.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO12_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO13__DRIVE_8h_1a3b811633aee9fdd14f362ed101dd677e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO13_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO14__DRIVE_8h_1a92cf9189b8a26a43a9743cc68e3ddd5c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO14_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO15__DRIVE_8h_1aa6ca94655dadd21cd2e4307c2b066f4e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO15_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO16__DRIVE_8h_1a93cd1e38f184e81afe63ce50a6e843c5.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO16_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO17__DRIVE_8h_1a36b4ec76bdf0158bb742945dcc42f761.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO17_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO18__DRIVE_8h_1a296028a8a62b8baa67588521e4158edd.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO18_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO19__DRIVE_8h_1a0ddd0055744b395b9e92851380a4dabb.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO19_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO1__DRIVE_8h_1aa6c2abdadaf21d4bc85ec06d917c10f2.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO1_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO20__DRIVE_8h_1a42b125000d0b6c712bbbd73f41a41956.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO20_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO21__DRIVE_8h_1aefe06db0f37298b2d9b724ebb7419b6c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO21_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO22__DRIVE_8h_1a25a3775ece8f24595c2da5b9e74acdf3.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO22_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO23__DRIVE_8h_1a363d1879b26af2835def882d90ace2ff.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO23_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO24__DRIVE_8h_1a83633cc5b43eb2c6b02f997d9de57380.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO24_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO25__DRIVE_8h_1ad5d4a555ee8879010387d6b7e2a66d9a.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO25_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO26__DRIVE_8h_1ace320916a4557438de4372bd9a9b8ae0.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO26_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO27__DRIVE_8h_1acff1aa93f30c0f500c1925bf33527e8f.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO27_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO28__DRIVE_8h_1aef72e5cf654537d371227e11b2dd1e8e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO28_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO29__DRIVE_8h_1a224c9a48ddfbc3a0cfe7acf8292460b5.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO29_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO2__DRIVE_8h_1a5b99e0e2656185917d6ddd0e689c608c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO2_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO3__DRIVE_8h_1a915d81ab6ef84842f4a670ffa603280e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO3_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO4__DRIVE_8h_1af5dcc1cba376941fd9a90fb968be7c73.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO4_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO5__DRIVE_8h_1a7d6087c6ccd33e18b15b7d03fefd2505.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO5_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO6__DRIVE_8h_1aee88e8f8b4922275471d25c88b1a1a84.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO6_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO7__DRIVE_8h_1a6a8ab58a83e9bac2106afe01d2aa48ca.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO7_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO8__DRIVE_8h_1aea0b0868f94454ea1ef4411f4ff2419b.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO8_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO9__DRIVE_8h_1a2c0862bee2228b78c7bebd11bba71f29.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO9_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWCLK__DRIVE_8h_1a06220a61b8fe756d8f3533f353655fab.html">Function RP2040::from_string(const char *, PADS_BANK0_SWCLK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWD__DRIVE_8h_1a8350d3eadece080bc2854ebfd55483ff.html">Function RP2040::from_string(const char *, PADS_BANK0_SWD_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SCLK__DRIVE_8h_1aab4ca452a209fe3a2389f78d9d6f49a4.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SCLK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD0__DRIVE_8h_1a83b9f9425aace537dffa188a7a0f6fd6.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD0_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD1__DRIVE_8h_1a219d61b4505c8d33c71a41b17ffbc908.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD1_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD2__DRIVE_8h_1aa0a257f25cab8a70c71a47a952a824c5.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD2_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD3__DRIVE_8h_1abfd0dd0248360ffd927340c29a8e50b8.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD3_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SS__DRIVE_8h_1affe460cf0633024e18a6e0d57b1e9a0f.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SS_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH0__CSR__DIVMODE_8h_1a64f641d09daa66adf37c69e07fb85abe.html">Function RP2040::from_string(const char *, PWM_CH0_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH1__CSR__DIVMODE_8h_1a0c9a5191e4be189c46a7513532d27628.html">Function RP2040::from_string(const char *, PWM_CH1_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH2__CSR__DIVMODE_8h_1ae3e84d4a1747ee5f46da5c535ea85c63.html">Function RP2040::from_string(const char *, PWM_CH2_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH3__CSR__DIVMODE_8h_1a4847cdb4e18f7e10e0827ae67404ae11.html">Function RP2040::from_string(const char *, PWM_CH3_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH4__CSR__DIVMODE_8h_1a6d3bc62f007258c42863ffd28c549aac.html">Function RP2040::from_string(const char *, PWM_CH4_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH5__CSR__DIVMODE_8h_1a383286e50888d0cdb96c6690132e8a18.html">Function RP2040::from_string(const char *, PWM_CH5_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH6__CSR__DIVMODE_8h_1a12ac5afba9436cc77fb2584f8abeeca8.html">Function RP2040::from_string(const char *, PWM_CH6_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH7__CSR__DIVMODE_8h_1aa656a1c4385eb0e50d299ae3ce5bf302.html">Function RP2040::from_string(const char *, PWM_CH7_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab917e2b1ab804100f5a98d84b70ba71c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a49a2480ae5966d755ff3935aef9cffd2.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab593190d6755d0692bad1efd974500fc.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__CONTROL__ENDPOINT__TYPE_8h_1aa8c5230e4045cf785c8671c7dcc0ca37.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa98906ae7ff224d37afb4f8a8cafd7bd.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__CONTROL__ENDPOINT__TYPE_8h_1a6dda4c6b5c69294b8b9be872226fb0fe.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a716b440a4458ac1a689cb2da9f89115f.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__CONTROL__ENDPOINT__TYPE_8h_1a814c87f17e9402876139e1018a721497.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1abb1d98b010b6b17ba9c54802b9af32d5.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__CONTROL__ENDPOINT__TYPE_8h_1aad556ad7e2a97f13bd61f1a57eabd0b2.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7941c74af9f01ec3c2d2d0ac5de48383.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__CONTROL__ENDPOINT__TYPE_8h_1acef8dfbc313139e20ccdda8d84a5b451.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a03c77fa13ccd43cbadaa38d62d88b752.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__CONTROL__ENDPOINT__TYPE_8h_1a0efcf157a8cc27b3b902650bd04f6cc0.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a1def06f1446998eeaab096c707088c5c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__CONTROL__ENDPOINT__TYPE_8h_1a3a9c12bdcddb26af09197e989423ba56.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a736418e8416e6f3d5d8bbee6cb458ebb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__CONTROL__ENDPOINT__TYPE_8h_1a36b75bdc969e9b3a15623dfde8545809.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae56a0144269e6012abef046bb7fed00c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__CONTROL__ENDPOINT__TYPE_8h_1a700118bdd70cfc1174c4e590e55b42aa.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7c34df457e400bb7fd45298d551eda53.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__CONTROL__ENDPOINT__TYPE_8h_1af05172ef4c16f6ab9106999ac11dfdc5.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0ddb378bba41c541f065864cc9613dbf.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__CONTROL__ENDPOINT__TYPE_8h_1ac6dc3ef7b3939c740cf2c3fbb95040b5.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a59e17c9bd4eeb1e3f7691051a2b15431.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__CONTROL__ENDPOINT__TYPE_8h_1aaecb480128387f033635520bb1ac3b4c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab1f73b372de69454eb6e63097d42bd80.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__CONTROL__ENDPOINT__TYPE_8h_1a3f8998e5b53b6f66cd2109fc49a2e888.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ac75cac9e54c4f7088bd231c938cf9fcb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__CONTROL__ENDPOINT__TYPE_8h_1a5fe3b31f0a6f9c3fbe0d4f7823c5eddb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ad88f23993f5509259ca45c9085a7d2e0.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__CONTROL__ENDPOINT__TYPE_8h_1a4dd68577c71bc921291597b807732f7b.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a13e73174a6263f91ebc12f3156a89b2f.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__CONTROL__ENDPOINT__TYPE_8h_1a794562a9a73377ec7a32a57debbc2eee.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7f60d78ae4029d86a5f2e43d9a550738.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__CONTROL__ENDPOINT__TYPE_8h_1a0b685fb5f2be76a462c1b8b7a17a6a41.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a4bdd2df07720e7027adcfd5701606d39.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__CONTROL__ENDPOINT__TYPE_8h_1af9c44f2b8f7d05182f4b1b760153712a.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a47b62957f29ba5d4f83d350586e8507a.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__CONTROL__ENDPOINT__TYPE_8h_1abae28dcc5bc39863932dc977cdc6f986.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a4ca96aa4374f5f99a54d9a66d5fa874d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad2c8d2eebd0d27ebf3bc7c78c405756d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a58cba5d4c0a4966adb32abb51ca7e926.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__CONTROL__ENDPOINT__TYPE_8h_1a062e2560324cd6c37051981e7a285ca6.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a30cb9cebf835593eb07af989447ddbc3.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__CONTROL__ENDPOINT__TYPE_8h_1ac6595b9f76a3efd7b73ff6cb94f9eb6c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a5368cfdfff3cff0993e25dd444895f98.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__CONTROL__ENDPOINT__TYPE_8h_1aedd860c418acbbd9e449c6e9a74d8b99.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a275c38af62fe1131475ecdbd650473ce.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__CONTROL__ENDPOINT__TYPE_8h_1a9f42a61b8f5c591d34deedaf1c023532.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aaae93c5bbed7b37156617b34be88a693.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__CONTROL__ENDPOINT__TYPE_8h_1ada175f177993c2ccc909c722b7ea47b1.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1afac01b49553a3659685eb00b3f521ef7.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__CONTROL__ENDPOINT__TYPE_8h_1ae3c789da97707bd48b4c4af4a45fb2bf.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a37c38ecc759afa1b159980570d4d6eda.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__CONTROL__ENDPOINT__TYPE_8h_1ae2300f97c71f3847b067ab552f92f481.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a745889f1904c713bc0009a638323c96d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__CONTROL__ENDPOINT__TYPE_8h_1a68eab41cc66d4d18f0a17b0b9130c0cb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a3279215d8deb91bf24c88a94f549dc5d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__CONTROL__ENDPOINT__TYPE_8h_1a9a7c2f8485711d7c9c4c6630676858c6.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a214b263bbc138e43c8ae852673ae1212.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__CONTROL__ENDPOINT__TYPE_8h_1a81bd5c1795f906d7fd03cd507e7e80c4.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL0__PERFSEL0_8h_1ae3e2a552c85cf208b87cc14fbde6144a.html">Function RP2040::to_string(BUSCTRL_PERFSEL0_PERFSEL0)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL1__PERFSEL1_8h_1ace02c88ad397372b89d10caa0b073f20.html">Function RP2040::to_string(BUSCTRL_PERFSEL1_PERFSEL1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL2__PERFSEL2_8h_1a05482481c737ce2aab56c46df4f3b67d.html">Function RP2040::to_string(BUSCTRL_PERFSEL2_PERFSEL2)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL3__PERFSEL3_8h_1a2ade387caa1fa09bcc8f9c4641f378ea.html">Function RP2040::to_string(BUSCTRL_PERFSEL3_PERFSEL3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1a445cb4d7e2340df7c9b3e12942af16ae.html">Function RP2040::to_string(DMA_CH0_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1ab5a14544dce0075ac25400d2afafbafe.html">Function RP2040::to_string(DMA_CH0_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a4d9ab80e80522d5289af994b17e410b9.html">Function RP2040::to_string(DMA_CH0_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1a1c4d2aae108662e237cb00cc706c7e39.html">Function RP2040::to_string(DMA_CH10_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ae4f1c7e17ce38cd22a923e189db8da85.html">Function RP2040::to_string(DMA_CH10_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a1d2f0f1480df71c3d983025f16f16f85.html">Function RP2040::to_string(DMA_CH10_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a6302c5d773449d2612221ea9289aecae.html">Function RP2040::to_string(DMA_CH11_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a3ed55d8f6a127742f0865cd10d6966cb.html">Function RP2040::to_string(DMA_CH11_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a59678ef66f527c4b60f18be737eec585.html">Function RP2040::to_string(DMA_CH11_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a6836d21c706bd8a0640cdd6a8db62489.html">Function RP2040::to_string(DMA_CH1_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a4f9b05db65b40576b33df4c7eea7d846.html">Function RP2040::to_string(DMA_CH1_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a2ff31ed774398f83be15b665aa7b9a8d.html">Function RP2040::to_string(DMA_CH1_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1ac6061b126e2f6076b0335731265b51cf.html">Function RP2040::to_string(DMA_CH2_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ad386681e2832c9d9f692f15939bccda9.html">Function RP2040::to_string(DMA_CH2_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1aed7a2d0500a3339972042fc03a38a09d.html">Function RP2040::to_string(DMA_CH2_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a0eeb68f79aeaf7ce872a019e5d8bba29.html">Function RP2040::to_string(DMA_CH3_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1af2c9bda644687cef82f84ee8ac39a40c.html">Function RP2040::to_string(DMA_CH3_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a01668ac7a16e61ecdb97ddb54ae9cb63.html">Function RP2040::to_string(DMA_CH3_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a24b5c6d2db29216d9be3194b4987e616.html">Function RP2040::to_string(DMA_CH4_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a97290a71aa75512985d450f4b6b8cf96.html">Function RP2040::to_string(DMA_CH4_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1a03026d40edc2c71d6c8f87bf60b3a17b.html">Function RP2040::to_string(DMA_CH4_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a9b5e77bd23d44e60ea761358c5b5a015.html">Function RP2040::to_string(DMA_CH5_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a7e3d94e40786eba7f958964e906c273e.html">Function RP2040::to_string(DMA_CH5_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1acb58a4e6997f22606620408d8a143e33.html">Function RP2040::to_string(DMA_CH5_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1ae77f1334aedf1323be9cb63601ee9fd6.html">Function RP2040::to_string(DMA_CH6_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1aeaa48d86a68578a1d69d3a4791e1032b.html">Function RP2040::to_string(DMA_CH6_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1aa352fe3eca70e5755f7239d25dfd9cdb.html">Function RP2040::to_string(DMA_CH6_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a77476a0e1bf107058530ad06474a209a.html">Function RP2040::to_string(DMA_CH7_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1a6bfba0983612234115d7fc59b2a3c407.html">Function RP2040::to_string(DMA_CH7_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a17d909e224a0a5d3e4abab29efe8ce63.html">Function RP2040::to_string(DMA_CH7_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1ab4ce1076159b192a3d8ca3bdba00e7a5.html">Function RP2040::to_string(DMA_CH8_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1a55745879efe0b8af26c3bd71e23f7637.html">Function RP2040::to_string(DMA_CH8_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1a82e02a22bc56af027a0e722292cf46e8.html">Function RP2040::to_string(DMA_CH8_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1aee1dfcea251a5ffdb1cfddbf12fd0e63.html">Function RP2040::to_string(DMA_CH9_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a7d5ca8358d32b8a7b3fdbe06646eec45.html">Function RP2040::to_string(DMA_CH9_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1aa1bae3840a52aaa1b8f580e1fef59eba.html">Function RP2040::to_string(DMA_CH9_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C0__IC__CON__SPEED_8h_1a473991e78fea74c814577d2f97f6ee05.html">Function RP2040::to_string(I2C0_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__FUNCSEL_8h_1a08c26e268e711206eb0450292bc6379c.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__INOVER_8h_1ac2c42c5fd075d231fe7dfd0e86587feb.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__IRQOVER_8h_1a5bdc709e477790034b93b5231ce023d5.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OEOVER_8h_1acb976e7789651b420b8c4c39217f1848.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OUTOVER_8h_1a5184f2a6ecce6401ef5d02837d27a82f.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__FUNCSEL_8h_1a6e2678e61bf02ffcb2e7fe9218027a14.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__INOVER_8h_1a7d965007a4a064266f16b1d5a5d8b51f.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__IRQOVER_8h_1a04ffb94b2f6a0718f54267c251fabd9e.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OEOVER_8h_1a698447559fddf78bdd7c6a6745d19ee9.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OUTOVER_8h_1a74e1b25d9a5c26df6c2bd9abfc9563d8.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__FUNCSEL_8h_1a9002b716042d8ba57227b71527dbb2a2.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__INOVER_8h_1a68f1bc9ac7f96eca7d783072e39f2a6b.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__IRQOVER_8h_1a9649e72dd9fa69881ac282395b5a3348.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OEOVER_8h_1af0484d5af52954162122b6e64cf06edf.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OUTOVER_8h_1a4ff91cf5b660f1b178d2a99dcb78af20.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__FUNCSEL_8h_1a2febf84aa40f342b45f2eb9a995d6f84.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__INOVER_8h_1a08748e5e3d8b30bac920ba19c6629751.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__IRQOVER_8h_1af61e468692aff25c5fcd65bc0e24451d.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OEOVER_8h_1a8a547c3938603c379fa5721bed64c048.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OUTOVER_8h_1a22bf32ed1ee0d9ad2dfd14250e37ff7a.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__FUNCSEL_8h_1a45cbe479f879e962508412829230d4ea.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__INOVER_8h_1a70643e94e1e085e92a403563a357f398.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__IRQOVER_8h_1a3f49f87522acc124fd0faf113d6386c9.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OEOVER_8h_1aa05e1a63d0279fd176c2a74f602ec2d3.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OUTOVER_8h_1a8915770d8ab9221dc5e263574084a858.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__FUNCSEL_8h_1a391b133f6b0960b1e64c46ea114f6363.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__INOVER_8h_1a11a5004fa1828d06521a3a8ad3f27344.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__IRQOVER_8h_1aa6bc8a8624eff04c912fb660da7d88d5.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OEOVER_8h_1a0b349ac2d5d741cc0634bed4e36016d7.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OUTOVER_8h_1a2d4383874fbd8b7e78df9e0aa7e6697b.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__FUNCSEL_8h_1a5a250fbc5b32499a90c1f050f50a2e7b.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__INOVER_8h_1a8e5dbedb1a40fc7cd7592f1fd3a34864.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__IRQOVER_8h_1a3ae059853a20cb7dfdd803946d23c247.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OEOVER_8h_1aab2b655897ca3267a0321e9a9bd9b2bc.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OUTOVER_8h_1a52ff0f27ae0192cc674944a7f1921ac5.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__FUNCSEL_8h_1a96c557a886d9d0ad82a431ec519f6b0b.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__INOVER_8h_1a58224678e0ea9640c5bb9aadcbdc152a.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__IRQOVER_8h_1aa752285ce9ddbde219d3d72a5bb3b169.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OEOVER_8h_1a85d85de4048a05e24f7a3e75316b7621.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OUTOVER_8h_1a712671c448fde6a17aefce9936233314.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__FUNCSEL_8h_1a78dc7f846f964e72a34a4681d5aeda90.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__INOVER_8h_1a045a6b729b8e92b16d504ee561edf4f6.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__IRQOVER_8h_1a6114791857f6de83858c059e07e7ffd5.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OEOVER_8h_1a187a6ac6be70c26d06701f607b535ec1.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OUTOVER_8h_1a60d4431ee229685922a87c5611ff0cd0.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__FUNCSEL_8h_1a0fda287f2546e61dd86a6086c1d4484b.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__INOVER_8h_1a7e778e8a1800246abf8a76c3dd255363.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__IRQOVER_8h_1a6d9d926b73d74051e70e834025b0a291.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OEOVER_8h_1ae20aa85908be2a314ae017f03e5c5136.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OUTOVER_8h_1a5bcbf5f53e5817495d3f72824478c2b2.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__FUNCSEL_8h_1acea5c5f3c36419a06ef8f2e4d19ad8b1.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__INOVER_8h_1abaafebbad9209ae1d6cbe63a93a01599.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__IRQOVER_8h_1ac03ce850ad1ceeb2ddf3348136941484.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OEOVER_8h_1ab37f8d3b7873f783554339f83c3af0fb.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OUTOVER_8h_1a2a1be8619856c062fd7d29e8ac3b9be1.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__FUNCSEL_8h_1a0f8fb02f79e64beb8c4fea92fec42f0d.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__INOVER_8h_1afb778c17a133897a4cd662a271f2b46f.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__IRQOVER_8h_1ae7b96064581ed7db8bc58a1f7c72998d.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OEOVER_8h_1aa476f86c2ae3ac2e91cd18d24b2082e9.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OUTOVER_8h_1ae0661df4e4f47b152605a091ac5bf1bc.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__FUNCSEL_8h_1a5041e03eb1b126e418522c097ad5b6f2.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__INOVER_8h_1a7af39354eb59d22065ab4cb7f6ea612f.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__IRQOVER_8h_1ae539f9febdabb223d6fb47196e669523.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OEOVER_8h_1acd76f55debbf5edc21ea0a2fa6948e74.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OUTOVER_8h_1ad41e90097595aa3d30ad66e73bd44d6c.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__FUNCSEL_8h_1a53c2214253de4c204cd70a9fffbd9914.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__INOVER_8h_1a502e16d53fa3420c0a0e740cf3ad347c.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__IRQOVER_8h_1a7e2d1190a815d51e6f02ff4ad14b62b6.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OEOVER_8h_1ab1890637f9231ddde0ceb7ddb404d20e.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OUTOVER_8h_1aef117aa85ad8a0c8616844d7118833bc.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__FUNCSEL_8h_1aec75e6910ad199267239d392f185e725.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__INOVER_8h_1a65c386899f0f72aa37b98f8119d3dc28.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__IRQOVER_8h_1ab8a0fab85491725a73f7214ecded7951.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OEOVER_8h_1a3adf98ce0977970a697ceb18893c2fb0.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OUTOVER_8h_1ab790a34e39d4453483767385b98d9df3.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__FUNCSEL_8h_1a3d0cad47b722cf5ff370251f1bb27dc7.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__INOVER_8h_1a36c68a343d79316bcfd550f0b89a45d7.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__IRQOVER_8h_1a97912749c6ade0bf8708054bc09c82ef.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OEOVER_8h_1a9aeef7b18d057337274178f592dd7344.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OUTOVER_8h_1ab4ed26468495b80877189e25186f48ab.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__FUNCSEL_8h_1ab0809ac55831810c5ae9c357b906f01f.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__INOVER_8h_1a830cb245af3e570a795452f0534fc881.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__IRQOVER_8h_1a69dd3b9d4a72ed20b62f0e36377c1f2f.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OEOVER_8h_1ae8e53e72467fc0077058e67bce18c9b6.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OUTOVER_8h_1a38f6925ae6df1fe796b564bea11c2874.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__FUNCSEL_8h_1a2f8faa7de48b7cd89c76639618dfd895.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__INOVER_8h_1aa97b6baef4ae0e4b762ea0b962291fbd.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__IRQOVER_8h_1a88368ca637cd62b9b7fd4e38cff830e7.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OEOVER_8h_1a400df1bb3f8baad1b57c4527d61cab28.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OUTOVER_8h_1a7d0d9c8c779fd8385a5eea48958fd4ea.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__FUNCSEL_8h_1adf10ba20c24fe75f2b84494cba17856c.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__INOVER_8h_1a3abd28aee9dbeb5e0ba8564e2d044066.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__IRQOVER_8h_1a5c3f353e3dc6aa6a7bcd2c4fe58bce62.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OEOVER_8h_1a63c78502967b660498538cf33442ae3a.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OUTOVER_8h_1a5107106e9c6209e365ad1a90db970728.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__FUNCSEL_8h_1ad59fc61f1bdb8351f3367433a03f653f.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__INOVER_8h_1ae38e0dec211ca3080428796c2c9ae1ce.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__IRQOVER_8h_1afdaf5b0c1ed9463a8583d52c17852942.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OEOVER_8h_1ab8b362089e76b705f35846261d5cc4d3.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OUTOVER_8h_1ac3e6457c5526de66415fd6dbe7811f06.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__FUNCSEL_8h_1adefd6a3643dd2dd07f44b1438828bb3e.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__INOVER_8h_1a2ad666f5dd6996dfbba2abf9a89d336f.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__IRQOVER_8h_1a36c98bc65a3ea767d0d4011ad568f32e.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OEOVER_8h_1ad2467c11855407ee2637cc8811125d5b.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OUTOVER_8h_1a8c2cb3646b4b26a93a70d690608f92b0.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__FUNCSEL_8h_1ae7b78652b53a0f1b0203a4071c5b8b4f.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__INOVER_8h_1a2e1a6c3153dd577ffeb650161fb025df.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__IRQOVER_8h_1a9a8a25ff7c983018181da9d2adcf3576.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OEOVER_8h_1a3b612bf52eab6f55d6c342c9767ccc76.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OUTOVER_8h_1af2ae016c9ae3a3b4c0802eb01bae82cf.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__FUNCSEL_8h_1ae704106571dd3dd4b6ac7f2b1b97ada9.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__INOVER_8h_1a42adaae640a7c7220243f55868c919f5.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__IRQOVER_8h_1a25f4039d5d52634f77161c3c8c950f94.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OEOVER_8h_1aa7909ef985bfa5609e11725f2f1e0b20.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OUTOVER_8h_1a88a21c7858197369f8c21e3d570baaed.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__FUNCSEL_8h_1a022e43393375297815f8d35f2645f43a.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__INOVER_8h_1a9f68b2b8f7eabe6b45a940554ea21e71.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__IRQOVER_8h_1a5380837f030e7b219cef673dc3ff3e18.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OEOVER_8h_1aa471c6900b9105de299868b7b4262690.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OUTOVER_8h_1aba30425ecc1ba327bd694a0bdc9cca0b.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__FUNCSEL_8h_1a18795124dd1f06797093a2ed6099672d.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__INOVER_8h_1a74dcc1b85760850b21cf225f60b3056c.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__IRQOVER_8h_1a69177d82fc658ecdd4497a175d665fac.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OEOVER_8h_1a6d8c92f52b65cdf14d9b84fa86a276e7.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OUTOVER_8h_1a9ce7d04934b88d9c665e26bc52ba1e12.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__FUNCSEL_8h_1a5f560f49803dbaea67632360c5cc4463.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__INOVER_8h_1ae5842100f5d8f046b2fa8ff4f21b0b7c.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__IRQOVER_8h_1a87af62b85b780f8152dfc72944b0d6fb.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OEOVER_8h_1a857b3c1151a6da2643de7fbf3528f860.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OUTOVER_8h_1a211f968220cb08ae16909cc12222bc31.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__FUNCSEL_8h_1afe48ecd0eb698c3eee3a05a5e1112862.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__INOVER_8h_1a0f3ede0d740408282d20ce9a3a777026.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__IRQOVER_8h_1a22693ec0792dedbab9304692febb1642.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OEOVER_8h_1ae43b39b5e1e50179559e917f116a21b5.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OUTOVER_8h_1aa4d5c1b9fdb25a14a28b761e349f3618.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__FUNCSEL_8h_1aa0dc3d1e7b9773ae2c50f7ec8fe9707b.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__INOVER_8h_1a00b47a9e617fbd8d8f4781ea6c789b76.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__IRQOVER_8h_1ad60e4db7d15ed8dbbb2c15237fd35b7a.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OEOVER_8h_1a217a937791d13b17161358f9d3bb260e.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OUTOVER_8h_1a59ba9bd87a7a5b7121f9b64e7915b334.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__FUNCSEL_8h_1a320b61423911fde8f2f1b605468b5d2a.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__INOVER_8h_1a14d5386acf083759cef5c98dc2b0d28c.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__IRQOVER_8h_1aa7b9b2b7b42a4e9d77371576f3c26097.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OEOVER_8h_1aeb6efbb46c8438ba812cc52cd1713a84.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OUTOVER_8h_1a47f7d8bd44f9c2b6558e2e7b62620326.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__FUNCSEL_8h_1a26067e1aebb79a2d56464708fe311818.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__INOVER_8h_1aa38d0ba9b02ca490c95355217192b2bb.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__IRQOVER_8h_1affee589640df09763ce75ca49c50eea2.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OEOVER_8h_1ac02279a72c399d21f391f5f63350b924.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OUTOVER_8h_1a2d42f87bcd36ca539af5c5c9800bfbc5.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a48a82819fc7fd136dafb9761e317a72d.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a7f1cf09d4f52141be55c3c3b07e14668.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1aab7dca478e8c1d81295814aa75191dad.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1ae22a355f1e258a94c8f2b94668b03171.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a5818ac5663e5d224ff0e963d06381a31.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1af1cb069436f5cdeb31af471812e2dfd2.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1aa2d0f513ecfa95db82df9363c86a10f6.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a0fa0ca6f2f2fb59137a7e1005a104500.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1a2dff5cb7922db00328ee6916ae143c67.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2fdcb30dce27428ecd637dca8d890c49.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1a0d0ba1022f6d913dbfec68d20b46b3cc.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a9b2dfaa1daec7bdf31c56005eecf6ed5.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1aaad4135028b26e19cb01d133ba5566a9.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a1cdaa5fe591325c9803eb5f01cb42b33.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a9333ff5693995cb7d911af46a1ac7eae.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1a72ef153a0ecebcd4c7fbf637333ad5e7.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a6b9faf802b41f65dcf1dc40898a09f06.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1ab4dc6210df60451ac58255e76a9fb611.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1a429ebcebf814101b3c4df2867d47a136.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a1b596187166a360c12b0c9f3ab0418c3.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a69ac4c6e8a49d0a3417fa0a2915c4e77.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a912d71a65a4177d2db945648cf98a115.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1acf048008fb2d73a43389494b399a650a.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1a65e3bc188c879f3db849b37f7533023f.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO0__DRIVE_8h_1a2678f03155e0a24bd3f60375877cce1b.html">Function RP2040::to_string(PADS_BANK0_GPIO0_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO10__DRIVE_8h_1a3f1dc407bd954512a3ac9135380a0fbe.html">Function RP2040::to_string(PADS_BANK0_GPIO10_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO11__DRIVE_8h_1ad8c360e10ad1e56c21584d47f007a223.html">Function RP2040::to_string(PADS_BANK0_GPIO11_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO12__DRIVE_8h_1a32c751fa998ef0a2d5e7a971889ac966.html">Function RP2040::to_string(PADS_BANK0_GPIO12_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO13__DRIVE_8h_1adeaaaef166a341d293c623fa748c2078.html">Function RP2040::to_string(PADS_BANK0_GPIO13_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO14__DRIVE_8h_1acc0f8c58b9312176ae26308a7edaa62a.html">Function RP2040::to_string(PADS_BANK0_GPIO14_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO15__DRIVE_8h_1a0b7568d6481d34788e28f6598cc140f0.html">Function RP2040::to_string(PADS_BANK0_GPIO15_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO16__DRIVE_8h_1aed3670423b4bd02b9b434b78203b1d39.html">Function RP2040::to_string(PADS_BANK0_GPIO16_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO17__DRIVE_8h_1aec722c1761d0802e439f021a143c5f16.html">Function RP2040::to_string(PADS_BANK0_GPIO17_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO18__DRIVE_8h_1ac8d783a13a701cd00b1cc8780decb29d.html">Function RP2040::to_string(PADS_BANK0_GPIO18_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO19__DRIVE_8h_1ac3b254b3e1fd68df8ac2290d0298445a.html">Function RP2040::to_string(PADS_BANK0_GPIO19_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO1__DRIVE_8h_1aad4a2d752c8afd3a3f3f304488b6f9e6.html">Function RP2040::to_string(PADS_BANK0_GPIO1_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO20__DRIVE_8h_1a1f3e26317746caa734ad5f02fec99a7c.html">Function RP2040::to_string(PADS_BANK0_GPIO20_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO21__DRIVE_8h_1ab0e148a0e73d0f41f53016d4d5bd8920.html">Function RP2040::to_string(PADS_BANK0_GPIO21_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO22__DRIVE_8h_1ae1eaf0ee2a9552b6eaf8f89a514ccad8.html">Function RP2040::to_string(PADS_BANK0_GPIO22_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO23__DRIVE_8h_1a35726aa12388327dbc3378cd5d4448d6.html">Function RP2040::to_string(PADS_BANK0_GPIO23_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO24__DRIVE_8h_1aa4d621259fd5d6820efeee7766c19d91.html">Function RP2040::to_string(PADS_BANK0_GPIO24_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO25__DRIVE_8h_1ae1640ed122c67ae7b91d7a03b0edbf36.html">Function RP2040::to_string(PADS_BANK0_GPIO25_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO26__DRIVE_8h_1a08193d8f3c03d93f9ad2d73a8f69d02a.html">Function RP2040::to_string(PADS_BANK0_GPIO26_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO27__DRIVE_8h_1afe484f5f0434258dd0749cf188bcd7db.html">Function RP2040::to_string(PADS_BANK0_GPIO27_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO28__DRIVE_8h_1acedd99e4e2a363e7bd1b0b249e7c8893.html">Function RP2040::to_string(PADS_BANK0_GPIO28_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO29__DRIVE_8h_1a5e84c6f8639ac5181b2841cf6cc265de.html">Function RP2040::to_string(PADS_BANK0_GPIO29_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO2__DRIVE_8h_1aae0e4d62d451aa59af2a97716f5477fa.html">Function RP2040::to_string(PADS_BANK0_GPIO2_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO3__DRIVE_8h_1ad976e420b927f102fd49f393f395317e.html">Function RP2040::to_string(PADS_BANK0_GPIO3_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO4__DRIVE_8h_1af93dacb85c1b864f24aed04b4f32159e.html">Function RP2040::to_string(PADS_BANK0_GPIO4_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO5__DRIVE_8h_1a40e0bd34fa68f177b46109d225ede0a8.html">Function RP2040::to_string(PADS_BANK0_GPIO5_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO6__DRIVE_8h_1afcb3146e51791845a127dfc36b669c59.html">Function RP2040::to_string(PADS_BANK0_GPIO6_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO7__DRIVE_8h_1a5f5b49eea49c4b3af5ecfe852d5a22de.html">Function RP2040::to_string(PADS_BANK0_GPIO7_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO8__DRIVE_8h_1afd2aefbc974c016963cba382e38171b1.html">Function RP2040::to_string(PADS_BANK0_GPIO8_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO9__DRIVE_8h_1afcad9459086740af4d3118e494461ef7.html">Function RP2040::to_string(PADS_BANK0_GPIO9_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWCLK__DRIVE_8h_1a8cdfb757ef34c02b68e7abe56a02c352.html">Function RP2040::to_string(PADS_BANK0_SWCLK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWD__DRIVE_8h_1ad95af9758bf3aededd735795f693218c.html">Function RP2040::to_string(PADS_BANK0_SWD_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SCLK__DRIVE_8h_1a51779116a81f8f340288805811426fa7.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SCLK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD0__DRIVE_8h_1af5a1633437094727305e2caccc9ad2a6.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD0_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD1__DRIVE_8h_1a1d2fe99f38a5791b8672c3ccf32d0868.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD1_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD2__DRIVE_8h_1af94a9572789550c94c09ae3aa6b398c1.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD2_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD3__DRIVE_8h_1a8519c6ba831ada70bf51fcf20ed9c51a.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD3_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SS__DRIVE_8h_1a12b93649df9f025fd3104513a75c1451.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SS_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH0__CSR__DIVMODE_8h_1a4ef002798e870ae30be0d63dc778963e.html">Function RP2040::to_string(PWM_CH0_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH1__CSR__DIVMODE_8h_1a31526358cce5e7064adc1f1b6d5422c5.html">Function RP2040::to_string(PWM_CH1_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH2__CSR__DIVMODE_8h_1a7de609df86d67646b8aab733c2af325a.html">Function RP2040::to_string(PWM_CH2_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH3__CSR__DIVMODE_8h_1a12296ac9fe00cf96e827344e621f1b64.html">Function RP2040::to_string(PWM_CH3_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH4__CSR__DIVMODE_8h_1ae2e7b7e82ac70dd22031d50c303cecfa.html">Function RP2040::to_string(PWM_CH4_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH5__CSR__DIVMODE_8h_1a40bd0403ed6ef9916841dc5c0d9d0cac.html">Function RP2040::to_string(PWM_CH5_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH6__CSR__DIVMODE_8h_1a1b7df6456d6d55dd99c832af395f7b0e.html">Function RP2040::to_string(PWM_CH6_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH7__CSR__DIVMODE_8h_1ab0459a5b1a3bfd28fe1a6f263bc33d35.html">Function RP2040::to_string(PWM_CH7_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a9bbd09f136b241e6486f223846804d68.html">Function RP2040::to_string(USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0f5920223335d9b6c6e168ef239cf863.html">Function RP2040::to_string(USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6c94b1a08f6c2cc6f5f2ea11f83c99cf.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__CONTROL__ENDPOINT__TYPE_8h_1a24983afb3a7deba66758279f7e187330.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6394870bf36980b0dd01a211ab5e69ec.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__CONTROL__ENDPOINT__TYPE_8h_1a51bc23a3e1c021223a77fb12e062590a.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a752a990258b3ffa298ff9a1c1aaadddb.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__CONTROL__ENDPOINT__TYPE_8h_1ab944e0bdefb0840d8bdb1738fd54291c.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab8b0030dd28184bd97dd23ac12355baf.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__CONTROL__ENDPOINT__TYPE_8h_1afea14c1232e96d968320a0390f79f38c.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a5ab8cf77610a82425e78af26b78eb26d.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__CONTROL__ENDPOINT__TYPE_8h_1a01f41ac4e65981aafd8dd5843c8916e2.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab214650e9f112db3de1a4bd3e28f8918.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad5a451315a446d11aec1fbee90cb5298.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab2c1cf18d7f45ee18ae07731d0614c64.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__CONTROL__ENDPOINT__TYPE_8h_1a04b546fd29af5eb442fcc0456f192b8b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1af66aa260d42db3a43efe7e4a7d33f599.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__CONTROL__ENDPOINT__TYPE_8h_1a190c415f86300606158430fe2a869ef8.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7ff5513c875472c9ae7e044f60b3f5f3.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__CONTROL__ENDPOINT__TYPE_8h_1aec1554a273769f9a0ac59339e9cb40ce.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ad13c84cde75080c37ac67cffcac79a4d.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__CONTROL__ENDPOINT__TYPE_8h_1a47864fefcfdf0598bbea39e8bfd3c8cf.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a8d3fbb445ae7cc3db4b9f0a0a924ed6f.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__CONTROL__ENDPOINT__TYPE_8h_1a134729f19c8facd6078ef0a2f7a5a9f2.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa21cf8b206a114a6a259b33d8a435bb6.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__CONTROL__ENDPOINT__TYPE_8h_1aeca4882b21550042243a882e994bbed9.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa3f39cb0e240e45c273798b646620f21.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__CONTROL__ENDPOINT__TYPE_8h_1a7e725d7b791aab4fac6e24f0e010777d.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a521e844971aa60ad6718b819ebb09f28.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__CONTROL__ENDPOINT__TYPE_8h_1acac0ba32bdf3c8bafd8700de6b8422e5.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a76e1f7b0088a78133e5950b21c3e553f.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__CONTROL__ENDPOINT__TYPE_8h_1ac356d4f26b749e01d91708e16475ff93.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0ec7586a00aba50bd695d79a07a70f46.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__CONTROL__ENDPOINT__TYPE_8h_1a76711027a53eaf23e0ddbc1c2da48903.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6c70fc7c4982dc8de1b03b4f8be3d115.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__CONTROL__ENDPOINT__TYPE_8h_1a812d720ab12c29aa617693a063f2a98f.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6eff69013c13a30d118a2bc5d321bedb.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__CONTROL__ENDPOINT__TYPE_8h_1a283de7b5a3818c61a0b486325ef05085.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1acc827c457bba807de0bd7c4a6a860a3c.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__CONTROL__ENDPOINT__TYPE_8h_1ad5cf008d83850db235eed26b09f06829.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab35fcf9a09632cc30f4238e9a9fa0e31.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__CONTROL__ENDPOINT__TYPE_8h_1aa84a2df9b332258cb3446300dfb8d9e6.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a776a4a24535f97d56e41c644e6d61151.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__CONTROL__ENDPOINT__TYPE_8h_1af425f234b94fedf23d380a278bc1f067.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae8d024b5e0e294103c8e45fe34f75f42.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__CONTROL__ENDPOINT__TYPE_8h_1aba5d0a5068327f80828ed40b6057b8c4.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ad760fc3221dbf740d11963335d040526.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__CONTROL__ENDPOINT__TYPE_8h_1a695adf41639eb4c184930dced618d019.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a5bf8b3ff947c2f5aa5d4e41d6c714cb0.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__CONTROL__ENDPOINT__TYPE_8h_1aeb14c46309ff339dbbf0be77e6171ca3.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aeef48ff6c9efd44b80132032e6fc6765.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__CONTROL__ENDPOINT__TYPE_8h_1a9d5a1a8c5d0ab2d824596dcec7a5baf4.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab40330f0596898fc8cbd6ebb0f34381a.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__CONTROL__ENDPOINT__TYPE_8h_1a30d9737dca658b4325f08fa7326fee53.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6c892af7ab6fbb468c713468a867323b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__CONTROL__ENDPOINT__TYPE_8h_1a80c9f8dc0b76fd251496afeebae7d9b1.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ac7db27ed1b81400f7205d5ee539e427b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__CONTROL__ENDPOINT__TYPE_8h_1aadca9d84c7790fcf95affdb81170825b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a66a0ffe3a7bade161e40314f0d8aeb86.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__CONTROL__ENDPOINT__TYPE_8h_1a51bd11add46e4d1365cd8db5843e39d5.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1af78d7d877580401c0bfdb98fb4593d94.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__CONTROL__ENDPOINT__TYPE_8h_1adbf5be3bad57ea33a52d79b9e902c5d6.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c0_8h_1af5eeb86f61c7e29616c45ecfb56bb7fd.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c0_8h_1a53042ce2527d6166a4438ec7bbac5e3d.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank0_8h_1ae2f90a6ca266de82dadf0691fa714dc6.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank0_8h_1a285973dfe266fffe0701d41f84d049d8.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio0_8h_1aea963fba5059ce1d7e0cde23daf81c48.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio0_8h_1a5dded31cbe3b29ddfd4b706c5e721fea.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi0_8h_1a2129afee86f2a72d21a6a259a2b1c4a0.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi0_8h_1a96f1d3514cd3886d4fb013c96510e912.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart0_8h_1aa69c84f31571e585394bb62254b01b96.html">Variable RP2040::UART0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart0_8h_1aca88fe221455091cffdb2bf9bb768559.html">Variable RP2040::UART1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
</ul>
</li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1sio.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct sio</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <section id="struct-sio">
<span id="exhale-struct-structrp2040-1-1sio"></span><h1>Struct sio<a class="headerlink" href="#struct-sio" title="Permalink to this headline">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_sio.h.html#file-src-generated-structs-sio-h"><span class="std std-ref">File sio.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Permalink to this headline">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sioE">
<span id="_CPPv3N6RP20403sioE"></span><span id="_CPPv2N6RP20403sioE"></span><span id="RP2040::sio"></span><span class="target" id="structRP2040_1_1sio"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sio</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sioE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>Single-cycle IO block</p>
<p>Provides core-local and inter-core hardware for the two processors, with single-cycle access.</p>
</p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio19get_GPIO_IN_GPIO_INEv">
<span id="_CPPv3NV6RP20403sio19get_GPIO_IN_GPIO_INEv"></span><span id="_CPPv2NV6RP20403sio19get_GPIO_IN_GPIO_INEv"></span><span id="RP2040::sio::get_GPIO_IN_GPIO_INV"></span><span class="target" id="structRP2040_1_1sio_1af82ee680706e986e4aeb4310899ffed9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_IN_GPIO_IN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio19get_GPIO_IN_GPIO_INEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_INs GPIO_IN field.</p>
<p>Input value for GPIO029 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio25get_GPIO_HI_IN_GPIO_HI_INEv">
<span id="_CPPv3NV6RP20403sio25get_GPIO_HI_IN_GPIO_HI_INEv"></span><span id="_CPPv2NV6RP20403sio25get_GPIO_HI_IN_GPIO_HI_INEv"></span><span id="RP2040::sio::get_GPIO_HI_IN_GPIO_HI_INV"></span><span class="target" id="structRP2040_1_1sio_1ac499d8c6f1b4a151ef44ab245bff8a24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_HI_IN_GPIO_HI_IN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio25get_GPIO_HI_IN_GPIO_HI_INEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_HI_INs GPIO_HI_IN field.</p>
<p>Input value on QSPI IO in order 0..5: SCLK, SSn, SD0, SD1, SD2, SD3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio21get_GPIO_OUT_GPIO_OUTEv">
<span id="_CPPv3NV6RP20403sio21get_GPIO_OUT_GPIO_OUTEv"></span><span id="_CPPv2NV6RP20403sio21get_GPIO_OUT_GPIO_OUTEv"></span><span id="RP2040::sio::get_GPIO_OUT_GPIO_OUTV"></span><span class="target" id="structRP2040_1_1sio_1a01f076c6574100132baa433b3651483d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_OUT_GPIO_OUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio21get_GPIO_OUT_GPIO_OUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_OUTs GPIO_OUT field.</p>
<p><p>Set output level (1/0 -&gt; high/low) for GPIO029.</p>
<p>Reading back gives the last value written, NOT the input value from the pins.</p>
<p>If core 0 and core 1 both write to GPIO_OUT simultaneously (or to a SET/CLR/XOR alias),</p>
<p>the result is as though the write from core 0 took place first,</p>

 and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio21set_GPIO_OUT_GPIO_OUTE8uint32_t">
<span id="_CPPv3NV6RP20403sio21set_GPIO_OUT_GPIO_OUTE8uint32_t"></span><span id="_CPPv2NV6RP20403sio21set_GPIO_OUT_GPIO_OUTE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OUT_GPIO_OUT__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1aedf4963f5808e62f56fc22303d0b73c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OUT_GPIO_OUT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio21set_GPIO_OUT_GPIO_OUTE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OUTs GPIO_OUT field.</p>
<p><p>Set output level (1/0 -&gt; high/low) for GPIO029.</p>
<p>Reading back gives the last value written, NOT the input value from the pins.</p>
<p>If core 0 and core 1 both write to GPIO_OUT simultaneously (or to a SET/CLR/XOR alias),</p>
<p>the result is as though the write from core 0 took place first,</p>

 and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_GPIO_OUT_SET_GPIO_OUT_SETE8uint32_t">
<span id="_CPPv3NV6RP20403sio29set_GPIO_OUT_SET_GPIO_OUT_SETE8uint32_t"></span><span id="_CPPv2NV6RP20403sio29set_GPIO_OUT_SET_GPIO_OUT_SETE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OUT_SET_GPIO_OUT_SET__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a6a501696f73895f6bab6ed7c63fc9731"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OUT_SET_GPIO_OUT_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_GPIO_OUT_SET_GPIO_OUT_SETE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OUT_SETs GPIO_OUT_SET field.</p>
<p>Perform an atomic bit-set on GPIO_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OUT</span> <span class="pre">|=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_GPIO_OUT_CLR_GPIO_OUT_CLRE8uint32_t">
<span id="_CPPv3NV6RP20403sio29set_GPIO_OUT_CLR_GPIO_OUT_CLRE8uint32_t"></span><span id="_CPPv2NV6RP20403sio29set_GPIO_OUT_CLR_GPIO_OUT_CLRE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OUT_CLR_GPIO_OUT_CLR__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1af6bbb5bc6cf3b58951d1efeca05cfbf8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OUT_CLR_GPIO_OUT_CLR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_GPIO_OUT_CLR_GPIO_OUT_CLRE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OUT_CLRs GPIO_OUT_CLR field.</p>
<p>Perform an atomic bit-clear on GPIO_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OUT</span> <span class="pre">&amp;=</span> <span class="pre">~wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_GPIO_OUT_XOR_GPIO_OUT_XORE8uint32_t">
<span id="_CPPv3NV6RP20403sio29set_GPIO_OUT_XOR_GPIO_OUT_XORE8uint32_t"></span><span id="_CPPv2NV6RP20403sio29set_GPIO_OUT_XOR_GPIO_OUT_XORE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OUT_XOR_GPIO_OUT_XOR__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1ad0ec626412d2985247895cb06805c3ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OUT_XOR_GPIO_OUT_XOR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_GPIO_OUT_XOR_GPIO_OUT_XORE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OUT_XORs GPIO_OUT_XOR field.</p>
<p>Perform an atomic bitwise XOR on GPIO_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OUT</span> <span class="pre">^=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio19get_GPIO_OE_GPIO_OEEv">
<span id="_CPPv3NV6RP20403sio19get_GPIO_OE_GPIO_OEEv"></span><span id="_CPPv2NV6RP20403sio19get_GPIO_OE_GPIO_OEEv"></span><span id="RP2040::sio::get_GPIO_OE_GPIO_OEV"></span><span class="target" id="structRP2040_1_1sio_1ae546617ebf7376a6953654a519bb9a37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_OE_GPIO_OE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio19get_GPIO_OE_GPIO_OEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_OEs GPIO_OE field.</p>
<p><p>Set output enable (1/0 -&gt; output/input) for GPIO029.</p>
<p>Reading back gives the last value written.</p>
<p>If core 0 and core 1 both write to GPIO_OE simultaneously (or to a SET/CLR/XOR alias),</p>
<p>the result is as though the write from core 0 took place first,</p>

 and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio19set_GPIO_OE_GPIO_OEE8uint32_t">
<span id="_CPPv3NV6RP20403sio19set_GPIO_OE_GPIO_OEE8uint32_t"></span><span id="_CPPv2NV6RP20403sio19set_GPIO_OE_GPIO_OEE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OE_GPIO_OE__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1ad8280b0edf0efa544d5d625fde861d03"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OE_GPIO_OE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio19set_GPIO_OE_GPIO_OEE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OEs GPIO_OE field.</p>
<p><p>Set output enable (1/0 -&gt; output/input) for GPIO029.</p>
<p>Reading back gives the last value written.</p>
<p>If core 0 and core 1 both write to GPIO_OE simultaneously (or to a SET/CLR/XOR alias),</p>
<p>the result is as though the write from core 0 took place first,</p>

 and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio27set_GPIO_OE_SET_GPIO_OE_SETE8uint32_t">
<span id="_CPPv3NV6RP20403sio27set_GPIO_OE_SET_GPIO_OE_SETE8uint32_t"></span><span id="_CPPv2NV6RP20403sio27set_GPIO_OE_SET_GPIO_OE_SETE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OE_SET_GPIO_OE_SET__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1aebb5d29849293b19c6656c34a179533d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OE_SET_GPIO_OE_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio27set_GPIO_OE_SET_GPIO_OE_SETE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OE_SETs GPIO_OE_SET field.</p>
<p>Perform an atomic bit-set on GPIO_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OE</span> <span class="pre">|=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio27set_GPIO_OE_CLR_GPIO_OE_CLRE8uint32_t">
<span id="_CPPv3NV6RP20403sio27set_GPIO_OE_CLR_GPIO_OE_CLRE8uint32_t"></span><span id="_CPPv2NV6RP20403sio27set_GPIO_OE_CLR_GPIO_OE_CLRE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OE_CLR_GPIO_OE_CLR__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a7bfe704836fa93d34b83852bde71a2b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OE_CLR_GPIO_OE_CLR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio27set_GPIO_OE_CLR_GPIO_OE_CLRE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OE_CLRs GPIO_OE_CLR field.</p>
<p>Perform an atomic bit-clear on GPIO_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OE</span> <span class="pre">&amp;=</span> <span class="pre">~wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio27set_GPIO_OE_XOR_GPIO_OE_XORE8uint32_t">
<span id="_CPPv3NV6RP20403sio27set_GPIO_OE_XOR_GPIO_OE_XORE8uint32_t"></span><span id="_CPPv2NV6RP20403sio27set_GPIO_OE_XOR_GPIO_OE_XORE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OE_XOR_GPIO_OE_XOR__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1afa2aa24d46338cef30067b596980eaf7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OE_XOR_GPIO_OE_XOR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio27set_GPIO_OE_XOR_GPIO_OE_XORE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OE_XORs GPIO_OE_XOR field.</p>
<p>Perform an atomic bitwise XOR on GPIO_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OE</span> <span class="pre">^=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio27get_GPIO_HI_OUT_GPIO_HI_OUTEv">
<span id="_CPPv3NV6RP20403sio27get_GPIO_HI_OUT_GPIO_HI_OUTEv"></span><span id="_CPPv2NV6RP20403sio27get_GPIO_HI_OUT_GPIO_HI_OUTEv"></span><span id="RP2040::sio::get_GPIO_HI_OUT_GPIO_HI_OUTV"></span><span class="target" id="structRP2040_1_1sio_1a2608fd0d2b57ca58227bb661d7adf8b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_HI_OUT_GPIO_HI_OUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio27get_GPIO_HI_OUT_GPIO_HI_OUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_HI_OUTs GPIO_HI_OUT field.</p>
<p><p>Set output level (1/0 -&gt; high/low) for QSPI IO05.</p>
<p>Reading back gives the last value written, NOT the input value from the pins.</p>
<p>If core 0 and core 1 both write to GPIO_HI_OUT simultaneously (or to a SET/CLR/XOR alias),</p>
<p>the result is as though the write from core 0 took place first,</p>

 and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio27set_GPIO_HI_OUT_GPIO_HI_OUTE7uint8_t">
<span id="_CPPv3NV6RP20403sio27set_GPIO_HI_OUT_GPIO_HI_OUTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio27set_GPIO_HI_OUT_GPIO_HI_OUTE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OUT_GPIO_HI_OUT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a555664df92b7531e052a9aa68b5660d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OUT_GPIO_HI_OUT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio27set_GPIO_HI_OUT_GPIO_HI_OUTE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OUTs GPIO_HI_OUT field.</p>
<p><p>Set output level (1/0 -&gt; high/low) for QSPI IO05.</p>
<p>Reading back gives the last value written, NOT the input value from the pins.</p>
<p>If core 0 and core 1 both write to GPIO_HI_OUT simultaneously (or to a SET/CLR/XOR alias),</p>
<p>the result is as though the write from core 0 took place first,</p>

 and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_GPIO_HI_OUT_SET_GPIO_HI_OUT_SETE7uint8_t">
<span id="_CPPv3NV6RP20403sio35set_GPIO_HI_OUT_SET_GPIO_HI_OUT_SETE7uint8_t"></span><span id="_CPPv2NV6RP20403sio35set_GPIO_HI_OUT_SET_GPIO_HI_OUT_SETE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OUT_SET_GPIO_HI_OUT_SET__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1aaf08eeaf4b9fdd5dae139b69240dbaac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OUT_SET_GPIO_HI_OUT_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_GPIO_HI_OUT_SET_GPIO_HI_OUT_SETE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OUT_SETs GPIO_HI_OUT_SET field.</p>
<p>Perform an atomic bit-set on GPIO_HI_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT</span> <span class="pre">|=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLRE7uint8_t">
<span id="_CPPv3NV6RP20403sio35set_GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLRE7uint8_t"></span><span id="_CPPv2NV6RP20403sio35set_GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLRE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLR__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1ae397f59be16b8e7c59036cf7b4aca648"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLRE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OUT_CLRs GPIO_HI_OUT_CLR field.</p>
<p>Perform an atomic bit-clear on GPIO_HI_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT</span> <span class="pre">&amp;=</span> <span class="pre">~wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_GPIO_HI_OUT_XOR_GPIO_HI_OUT_XORE7uint8_t">
<span id="_CPPv3NV6RP20403sio35set_GPIO_HI_OUT_XOR_GPIO_HI_OUT_XORE7uint8_t"></span><span id="_CPPv2NV6RP20403sio35set_GPIO_HI_OUT_XOR_GPIO_HI_OUT_XORE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OUT_XOR_GPIO_HI_OUT_XOR__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a3c01b794e904f887bd8757dc0450f9bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OUT_XOR_GPIO_HI_OUT_XOR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_GPIO_HI_OUT_XOR_GPIO_HI_OUT_XORE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OUT_XORs GPIO_HI_OUT_XOR field.</p>
<p>Perform an atomic bitwise XOR on GPIO_HI_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT</span> <span class="pre">^=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio25get_GPIO_HI_OE_GPIO_HI_OEEv">
<span id="_CPPv3NV6RP20403sio25get_GPIO_HI_OE_GPIO_HI_OEEv"></span><span id="_CPPv2NV6RP20403sio25get_GPIO_HI_OE_GPIO_HI_OEEv"></span><span id="RP2040::sio::get_GPIO_HI_OE_GPIO_HI_OEV"></span><span class="target" id="structRP2040_1_1sio_1acc1eac63f520a6af1b6f03f7b61da93e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_HI_OE_GPIO_HI_OE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio25get_GPIO_HI_OE_GPIO_HI_OEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_HI_OEs GPIO_HI_OE field.</p>
<p><p>Set output enable (1/0 -&gt; output/input) for QSPI IO05.</p>
<p>Reading back gives the last value written.</p>
<p>If core 0 and core 1 both write to GPIO_HI_OE simultaneously (or to a SET/CLR/XOR alias),</p>
<p>the result is as though the write from core 0 took place first,</p>

 and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio25set_GPIO_HI_OE_GPIO_HI_OEE7uint8_t">
<span id="_CPPv3NV6RP20403sio25set_GPIO_HI_OE_GPIO_HI_OEE7uint8_t"></span><span id="_CPPv2NV6RP20403sio25set_GPIO_HI_OE_GPIO_HI_OEE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OE_GPIO_HI_OE__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1ae91de14bd036b1c82bd67738343ad71f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OE_GPIO_HI_OE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio25set_GPIO_HI_OE_GPIO_HI_OEE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OEs GPIO_HI_OE field.</p>
<p><p>Set output enable (1/0 -&gt; output/input) for QSPI IO05.</p>
<p>Reading back gives the last value written.</p>
<p>If core 0 and core 1 both write to GPIO_HI_OE simultaneously (or to a SET/CLR/XOR alias),</p>
<p>the result is as though the write from core 0 took place first,</p>

 and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33set_GPIO_HI_OE_SET_GPIO_HI_OE_SETE7uint8_t">
<span id="_CPPv3NV6RP20403sio33set_GPIO_HI_OE_SET_GPIO_HI_OE_SETE7uint8_t"></span><span id="_CPPv2NV6RP20403sio33set_GPIO_HI_OE_SET_GPIO_HI_OE_SETE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OE_SET_GPIO_HI_OE_SET__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a5b763399f9cf4f1e7379a0200224fdab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OE_SET_GPIO_HI_OE_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33set_GPIO_HI_OE_SET_GPIO_HI_OE_SETE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OE_SETs GPIO_HI_OE_SET field.</p>
<p>Perform an atomic bit-set on GPIO_HI_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE</span> <span class="pre">|=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33set_GPIO_HI_OE_CLR_GPIO_HI_OE_CLRE7uint8_t">
<span id="_CPPv3NV6RP20403sio33set_GPIO_HI_OE_CLR_GPIO_HI_OE_CLRE7uint8_t"></span><span id="_CPPv2NV6RP20403sio33set_GPIO_HI_OE_CLR_GPIO_HI_OE_CLRE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OE_CLR_GPIO_HI_OE_CLR__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a035d368bb7b395383b5dbd6b9dfa9fa9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OE_CLR_GPIO_HI_OE_CLR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33set_GPIO_HI_OE_CLR_GPIO_HI_OE_CLRE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OE_CLRs GPIO_HI_OE_CLR field.</p>
<p>Perform an atomic bit-clear on GPIO_HI_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE</span> <span class="pre">&amp;=</span> <span class="pre">~wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33set_GPIO_HI_OE_XOR_GPIO_HI_OE_XORE7uint8_t">
<span id="_CPPv3NV6RP20403sio33set_GPIO_HI_OE_XOR_GPIO_HI_OE_XORE7uint8_t"></span><span id="_CPPv2NV6RP20403sio33set_GPIO_HI_OE_XOR_GPIO_HI_OE_XORE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OE_XOR_GPIO_HI_OE_XOR__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a71b50b2068160e52ff31c7e040981dab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OE_XOR_GPIO_HI_OE_XOR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33set_GPIO_HI_OE_XOR_GPIO_HI_OE_XORE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OE_XORs GPIO_HI_OE_XOR field.</p>
<p>Perform an atomic bitwise XOR on GPIO_HI_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE</span> <span class="pre">^=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15get_FIFO_ST_VLDEv">
<span id="_CPPv3NV6RP20403sio15get_FIFO_ST_VLDEv"></span><span id="_CPPv2NV6RP20403sio15get_FIFO_ST_VLDEv"></span><span id="RP2040::sio::get_FIFO_ST_VLDV"></span><span class="target" id="structRP2040_1_1sio_1ac76d9b2b5b376c3db04daae1be3c4e84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST_VLD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_VLDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FIFO_STs VLD bit.</p>
<p>Value is 1 if this cores RX FIFO is not empty (i.e. if FIFO_RD is valid) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15get_FIFO_ST_RDYEv">
<span id="_CPPv3NV6RP20403sio15get_FIFO_ST_RDYEv"></span><span id="_CPPv2NV6RP20403sio15get_FIFO_ST_RDYEv"></span><span id="RP2040::sio::get_FIFO_ST_RDYV"></span><span class="target" id="structRP2040_1_1sio_1a08e9917d187beaedfcb6e9e9c2434d9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST_RDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_RDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FIFO_STs RDY bit.</p>
<p>Value is 1 if this cores TX FIFO is not full (i.e. if FIFO_WR is ready for more data) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15get_FIFO_ST_WOFEv">
<span id="_CPPv3NV6RP20403sio15get_FIFO_ST_WOFEv"></span><span id="_CPPv2NV6RP20403sio15get_FIFO_ST_WOFEv"></span><span id="RP2040::sio::get_FIFO_ST_WOFV"></span><span class="target" id="structRP2040_1_1sio_1a5c900106146a57256f1b854963574f92"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST_WOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_WOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FIFO_STs WOF bit.</p>
<p>Sticky flag indicating the TX FIFO was written when full. This write was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15set_FIFO_ST_WOFEv">
<span id="_CPPv3NV6RP20403sio15set_FIFO_ST_WOFEv"></span><span id="_CPPv2NV6RP20403sio15set_FIFO_ST_WOFEv"></span><span id="RP2040::sio::set_FIFO_ST_WOFV"></span><span class="target" id="structRP2040_1_1sio_1a49729a653a09d4fa25e957aebaf3c90a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FIFO_ST_WOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15set_FIFO_ST_WOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FIFO_STs WOF bit.</p>
<p>Sticky flag indicating the TX FIFO was written when full. This write was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio17clear_FIFO_ST_WOFEv">
<span id="_CPPv3NV6RP20403sio17clear_FIFO_ST_WOFEv"></span><span id="_CPPv2NV6RP20403sio17clear_FIFO_ST_WOFEv"></span><span id="RP2040::sio::clear_FIFO_ST_WOFV"></span><span class="target" id="structRP2040_1_1sio_1a9ab161039cea28c8a3b5c18c3a6cd747"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FIFO_ST_WOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio17clear_FIFO_ST_WOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FIFO_STs WOF bit.</p>
<p>Sticky flag indicating the TX FIFO was written when full. This write was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio18toggle_FIFO_ST_WOFEv">
<span id="_CPPv3NV6RP20403sio18toggle_FIFO_ST_WOFEv"></span><span id="_CPPv2NV6RP20403sio18toggle_FIFO_ST_WOFEv"></span><span id="RP2040::sio::toggle_FIFO_ST_WOFV"></span><span class="target" id="structRP2040_1_1sio_1ae3e694a0ac605bca9a9000970f36eb4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FIFO_ST_WOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio18toggle_FIFO_ST_WOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FIFO_STs WOF bit.</p>
<p>Sticky flag indicating the TX FIFO was written when full. This write was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15get_FIFO_ST_ROEEv">
<span id="_CPPv3NV6RP20403sio15get_FIFO_ST_ROEEv"></span><span id="_CPPv2NV6RP20403sio15get_FIFO_ST_ROEEv"></span><span id="RP2040::sio::get_FIFO_ST_ROEV"></span><span class="target" id="structRP2040_1_1sio_1a3d5cbd6177e2e9b84f34f99202c37300"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST_ROE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_ROEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FIFO_STs ROE bit.</p>
<p>Sticky flag indicating the RX FIFO was read when empty. This read was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15set_FIFO_ST_ROEEv">
<span id="_CPPv3NV6RP20403sio15set_FIFO_ST_ROEEv"></span><span id="_CPPv2NV6RP20403sio15set_FIFO_ST_ROEEv"></span><span id="RP2040::sio::set_FIFO_ST_ROEV"></span><span class="target" id="structRP2040_1_1sio_1a9a811a9210a9d0c9fb5d7f4caeff2600"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FIFO_ST_ROE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15set_FIFO_ST_ROEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FIFO_STs ROE bit.</p>
<p>Sticky flag indicating the RX FIFO was read when empty. This read was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio17clear_FIFO_ST_ROEEv">
<span id="_CPPv3NV6RP20403sio17clear_FIFO_ST_ROEEv"></span><span id="_CPPv2NV6RP20403sio17clear_FIFO_ST_ROEEv"></span><span id="RP2040::sio::clear_FIFO_ST_ROEV"></span><span class="target" id="structRP2040_1_1sio_1a25703b99528555d25a21f27af4bbbe40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FIFO_ST_ROE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio17clear_FIFO_ST_ROEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FIFO_STs ROE bit.</p>
<p>Sticky flag indicating the RX FIFO was read when empty. This read was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio18toggle_FIFO_ST_ROEEv">
<span id="_CPPv3NV6RP20403sio18toggle_FIFO_ST_ROEEv"></span><span id="_CPPv2NV6RP20403sio18toggle_FIFO_ST_ROEEv"></span><span id="RP2040::sio::toggle_FIFO_ST_ROEV"></span><span class="target" id="structRP2040_1_1sio_1a7fe2e363a1739fbcc1a74d00c458e173"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FIFO_ST_ROE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio18toggle_FIFO_ST_ROEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FIFO_STs ROE bit.</p>
<p>Sticky flag indicating the RX FIFO was read when empty. This read was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio11get_FIFO_STERbRbRbRb">
<span id="_CPPv3NV6RP20403sio11get_FIFO_STERbRbRbRb"></span><span id="_CPPv2NV6RP20403sio11get_FIFO_STERbRbRbRb"></span><span id="RP2040::sio::get_FIFO_ST__bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1sio_1a4b10c0330b34500e599b44b529bef7f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VLD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ROE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio11get_FIFO_STERbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of FIFO_STs bit fields.</p>
<p><p>(read-write) Status register for inter-core FIFOs (mailboxes).</p>
<p>There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.</p>
<p>Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX).</p>
<p>Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX).</p>

 The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio11set_FIFO_STEbb">
<span id="_CPPv3NV6RP20403sio11set_FIFO_STEbb"></span><span id="_CPPv2NV6RP20403sio11set_FIFO_STEbb"></span><span id="RP2040::sio::set_FIFO_ST__b.bV"></span><span class="target" id="structRP2040_1_1sio_1afc61779b4e139c9c76aa6fc37452368a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FIFO_ST</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ROE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio11set_FIFO_STEbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of FIFO_STs bit fields.</p>
<p><p>(read-write) Status register for inter-core FIFOs (mailboxes).</p>
<p>There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.</p>
<p>Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX).</p>
<p>Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX).</p>

 The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio17get_DIV_CSR_READYEv">
<span id="_CPPv3NV6RP20403sio17get_DIV_CSR_READYEv"></span><span id="_CPPv2NV6RP20403sio17get_DIV_CSR_READYEv"></span><span id="RP2040::sio::get_DIV_CSR_READYV"></span><span class="target" id="structRP2040_1_1sio_1aa46d89c061538b78d71c26216b83acc1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DIV_CSR_READY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio17get_DIV_CSR_READYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DIV_CSRs READY bit.</p>
<p><p>Reads as 0 when a calculation is in progress, 1 otherwise.</p>
<p>Writing an operand (xDIVIDEND, xDIVISOR) will immediately start a new calculation, no</p>
<p>matter if one is already in progress.</p>
<p>Writing to a result register will immediately terminate any in-progress calculation</p>

 and set the READY and DIRTY flags. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio17get_DIV_CSR_DIRTYEv">
<span id="_CPPv3NV6RP20403sio17get_DIV_CSR_DIRTYEv"></span><span id="_CPPv2NV6RP20403sio17get_DIV_CSR_DIRTYEv"></span><span id="RP2040::sio::get_DIV_CSR_DIRTYV"></span><span class="target" id="structRP2040_1_1sio_1af53352ea0c5fbee8045b5bbe1a3e989b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DIV_CSR_DIRTY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio17get_DIV_CSR_DIRTYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DIV_CSRs DIRTY bit.</p>
<p><p>Changes to 1 when any register is written, and back to 0 when QUOTIENT is read.</p>
<p>Software can use this flag to make save/restore more efficient (skip if not DIRTY).</p>
<p>If the flag is used in this way, its recommended to either read QUOTIENT only,</p>
<p>or REMAINDER and then QUOTIENT, to prevent data loss on context switch.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio11get_DIV_CSRERbRb">
<span id="_CPPv3NV6RP20403sio11get_DIV_CSRERbRb"></span><span id="_CPPv2NV6RP20403sio11get_DIV_CSRERbRb"></span><span id="RP2040::sio::get_DIV_CSR__bR.bRV"></span><span class="target" id="structRP2040_1_1sio_1a3997d0ec9f75b14e122185c49d094d42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DIV_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIRTY</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio11get_DIV_CSRERbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DIV_CSRs bit fields.</p>
<p>(read-only) Control and status register for divider. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_SHIFTV"></span><span class="target" id="structRP2040_1_1sio_1a1ba9564500dbf02916961c6f694f2b48"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_SHIFT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t">
<span id="_CPPv3NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_SHIFT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a018b9c92f92e486f44d4a9a488a6c93f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_SHIFT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_MASK_LSBV"></span><span class="target" id="structRP2040_1_1sio_1a6e840190c7512bed59837dac16d8e95c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_MASK_LSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a01298790c29666d0234a4835102069cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_MASK_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a0fdefdc53f2802839a7305d10caf509b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s MASK_MSB field.</p>
<p><p>The most-significant bit allowed to pass by the mask (inclusive)</p>
<p>Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_MASK_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a87ff7d15df029752f446902f1dd6c78d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s MASK_MSB field.</p>
<p><p>The most-significant bit allowed to pass by the mask (inclusive)</p>
<p>Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1ac5cf0b3324c7dcce04eebe6c1f4c6c00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1ae8885d33ae68a0ca73beacaa07610965"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a8babd2b0cac1ba2bc4d5c15888e80eed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a7984af780ff5f34d9cbc9a7263ca0302"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a5601cfc0c6a52bfab53032754c4f8342"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a0d0b95b6144fa790266631c21858c3f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a4560229ad80dcc2baf1dd868932ec791"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a8417a1f11fbf56ee60e8cb81dfbfd8a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1ab073e23757b8926db1a50674480bd934"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a150cd4f79d2f41ec0eca71b11b4453a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1aea544c8b788205ba1ea32f6650464886"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a43527416c9d0726401bf10bcd9926011"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a1d2045c4697cbe3a2be490c6e0bda73d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a5760b95e1f1e86d4580c165ac87d143a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1ad0bf2e0885ff2771ea3dcfe5324320ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a9e9356ba53a83eceea91fdf6f0bc0499"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv">
<span id="_CPPv3NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv"></span><span id="_CPPv2NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_FORCE_MSBV"></span><span class="target" id="structRP2040_1_1sio_1aefbbac87d15e62cf3a92f8c75be79b4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s FORCE_MSB field.</p>
<p><p>ORed into bits 29:28 of the lane result presented to the processor on the bus.</p>
<p>No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence</p>

 of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_FORCE_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a00df23b1659a30aff41005e7c1e5e661"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s FORCE_MSB field.</p>
<p><p>ORed into bits 29:28 of the lane result presented to the processor on the bus.</p>
<p>No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence</p>

 of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_BLENDV"></span><span class="target" id="structRP2040_1_1sio_1a9730c731c75615e5eeec2d840630661d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_BLEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s BLEND bit.</p>
<p>Only present on INTERP0 on each core. If BLEND mode is enabled:<ul class="simple">
<li><p><p>LANE1 result is a linear interpolation between BASE0 and BASE1, controlled</p>
<p>by the 8 LSBs of lane 1 shift and mask value (a fractional number between</p>

 0 and 255/256ths)</p></li>
<li><p>LANE0 result does not have BASE0 added (yields only the 8 LSBs of lane 1 shift+mask value)</p></li>
<li><p><p>FULL result does not have lane 1 shift+mask value added (BASE2 + lane 0 shift+mask)</p>
<p>LANE1 SIGNED flag controls whether the interpolation is signed or unsigned.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv">
<span id="_CPPv3NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="_CPPv2NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_BLENDV"></span><span class="target" id="structRP2040_1_1sio_1a01349d48d137dfc95699c3866ce93724"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_BLEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s BLEND bit.</p>
<p>Only present on INTERP0 on each core. If BLEND mode is enabled:<ul class="simple">
<li><p><p>LANE1 result is a linear interpolation between BASE0 and BASE1, controlled</p>
<p>by the 8 LSBs of lane 1 shift and mask value (a fractional number between</p>

 0 and 255/256ths)</p></li>
<li><p>LANE0 result does not have BASE0 added (yields only the 8 LSBs of lane 1 shift+mask value)</p></li>
<li><p><p>FULL result does not have lane 1 shift+mask value added (BASE2 + lane 0 shift+mask)</p>
<p>LANE1 SIGNED flag controls whether the interpolation is signed or unsigned.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv">
<span id="_CPPv3NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="_CPPv2NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_BLENDV"></span><span class="target" id="structRP2040_1_1sio_1ae4ef3693972278d2df629874c1a3f672"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_BLEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s BLEND bit.</p>
<p>Only present on INTERP0 on each core. If BLEND mode is enabled:<ul class="simple">
<li><p><p>LANE1 result is a linear interpolation between BASE0 and BASE1, controlled</p>
<p>by the 8 LSBs of lane 1 shift and mask value (a fractional number between</p>

 0 and 255/256ths)</p></li>
<li><p>LANE0 result does not have BASE0 added (yields only the 8 LSBs of lane 1 shift+mask value)</p></li>
<li><p><p>FULL result does not have lane 1 shift+mask value added (BASE2 + lane 0 shift+mask)</p>
<p>LANE1 SIGNED flag controls whether the interpolation is signed or unsigned.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv">
<span id="_CPPv3NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="_CPPv2NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_BLENDV"></span><span class="target" id="structRP2040_1_1sio_1a7b8e3e24806e46ada9bf35efb14d168c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_BLEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s BLEND bit.</p>
<p>Only present on INTERP0 on each core. If BLEND mode is enabled:<ul class="simple">
<li><p><p>LANE1 result is a linear interpolation between BASE0 and BASE1, controlled</p>
<p>by the 8 LSBs of lane 1 shift and mask value (a fractional number between</p>

 0 and 255/256ths)</p></li>
<li><p>LANE0 result does not have BASE0 added (yields only the 8 LSBs of lane 1 shift+mask value)</p></li>
<li><p><p>FULL result does not have lane 1 shift+mask value added (BASE2 + lane 0 shift+mask)</p>
<p>LANE1 SIGNED flag controls whether the interpolation is signed or unsigned.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev">
<span id="_CPPv3NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev"></span><span id="_CPPv2NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_OVERF0V"></span><span class="target" id="structRP2040_1_1sio_1ae9f42df8acb7e551e6e2d61ac56027e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s OVERF0 bit.</p>
<p>Indicates if any masked-off MSBs in ACCUM0 are set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev">
<span id="_CPPv3NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev"></span><span id="_CPPv2NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_OVERF1V"></span><span class="target" id="structRP2040_1_1sio_1a3599b87a330b75273b6c520566bee7b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s OVERF1 bit.</p>
<p>Indicates if any masked-off MSBs in ACCUM1 are set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_OVERFV"></span><span class="target" id="structRP2040_1_1sio_1a78cb1bc5bda9192a7b10b67eb55d97a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s OVERF bit.</p>
<p>Set if either OVERF0 or OVERF1 is set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb">
<span id="_CPPv3NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"></span><span id="_CPPv2NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0__uint8_tR.uint8_tR.uint8_tR.bR.bR.bR.bR.uint8_tR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1sio_1a1046ebd7198e34f94afcbc2d57d7d042"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BLEND</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of INTERP0_CTRL_LANE0s bit fields.</p>
<p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb">
<span id="_CPPv3NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"></span><span id="_CPPv2NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0__uint8_t.uint8_t.uint8_t.b.b.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1sio_1a18b977ad257f0e83d93519df91e272bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BLEND</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of INTERP0_CTRL_LANE0s bit fields.</p>
<p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_SHIFTV"></span><span class="target" id="structRP2040_1_1sio_1a778cbcea297312bf3495913cdfc3b0da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_SHIFT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t">
<span id="_CPPv3NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_SHIFT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1abca084c5d2f8c491458d5f665a2a9fe3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_SHIFT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_MASK_LSBV"></span><span class="target" id="structRP2040_1_1sio_1a2858d8788d0740bee3f44afe07a41f9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_MASK_LSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1aa182242e11cff269959830538e484d08"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_MASK_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a46fc2c9cdd429a06e1bd0482bc2e5646"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s MASK_MSB field.</p>
<p><p>The most-significant bit allowed to pass by the mask (inclusive)</p>
<p>Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_MASK_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a8725f2ce5370dae8069a4c6f0fd2c3f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s MASK_MSB field.</p>
<p><p>The most-significant bit allowed to pass by the mask (inclusive)</p>
<p>Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a147cb37fea71e2ec7fcf9e807ffd3867"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1ad4c2afcb3131dd1908104e1b8cdac7cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a3ee3eb6ca71ab138a7f64ab712001728"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE1s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a108e7d186a754127471122fd5369f413"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE1s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a383abe26e4bc1d3d24cb8e80eaac6ba4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a248b6af3ec61917e95792be95c8636ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a0191f8502b75afdea2a47fdc6a245ab3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE1s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a9619c4c891c2eae560b1213f9dccf298"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE1s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a3866449b44f511b1a5249c4f9f5196a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a7856fd429004ed3640a06a67db06162f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a14b6d4f8638e2965e75d7caa7f9a70a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a4f6c2cb0eaabd1ec53b077ee7d422c1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a92031e28fe2d17c430aeb6ebbabd2118"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1aef72230c216230c3ebdc4ae32b974630"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a7c7278a326d5142e39ed128a8cee648e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a6bc518b12f6530eaff609ae0eac9f53c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv">
<span id="_CPPv3NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv"></span><span id="_CPPv2NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_FORCE_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a133187c29703d71f3df9f293036fccb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s FORCE_MSB field.</p>
<p><p>ORed into bits 29:28 of the lane result presented to the processor on the bus.</p>
<p>No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence</p>

 of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_FORCE_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1ac86948ee3e0ac314fe5c7466636be10f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s FORCE_MSB field.</p>
<p><p>ORed into bits 29:28 of the lane result presented to the processor on the bus.</p>
<p>No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence</p>

 of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t">
<span id="_CPPv3NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"></span><span id="_CPPv2NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1__uint8_tR.uint8_tR.uint8_tR.bR.bR.bR.bR.uint8_tRV"></span><span class="target" id="structRP2040_1_1sio_1a1763c8ef4b73b8aa50e24b32ec99a310"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of INTERP0_CTRL_LANE1s bit fields.</p>
<p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t">
<span id="_CPPv3NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"></span><span id="_CPPv2NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1__uint8_t.uint8_t.uint8_t.b.b.b.b.uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a9870accf8e146f9414e0bc5b449b0024"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of INTERP0_CTRL_LANE1s bit fields.</p>
<p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio41get_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADDEv">
<span id="_CPPv3NV6RP20403sio41get_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADDEv"></span><span id="_CPPv2NV6RP20403sio41get_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADDEv"></span><span id="RP2040::sio::get_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADDV"></span><span class="target" id="structRP2040_1_1sio_1a140609a699e97229256bd47c1d87cdd1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio41get_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_ACCUM0_ADDs INTERP0_ACCUM0_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio41set_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADDE8uint32_t">
<span id="_CPPv3NV6RP20403sio41set_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADDE8uint32_t"></span><span id="_CPPv2NV6RP20403sio41set_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADDE8uint32_t"></span><span id="RP2040::sio::set_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADD__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a05b4f18abaaa5f9448b124900ec29e19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio41set_INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADDE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_ACCUM0_ADDs INTERP0_ACCUM0_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio41get_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADDEv">
<span id="_CPPv3NV6RP20403sio41get_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADDEv"></span><span id="_CPPv2NV6RP20403sio41get_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADDEv"></span><span id="RP2040::sio::get_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADDV"></span><span class="target" id="structRP2040_1_1sio_1a328cd7fb1eeda5f2ae4569244c9b9859"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio41get_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_ACCUM1_ADDs INTERP0_ACCUM1_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio41set_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADDE8uint32_t">
<span id="_CPPv3NV6RP20403sio41set_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADDE8uint32_t"></span><span id="_CPPv2NV6RP20403sio41set_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADDE8uint32_t"></span><span id="RP2040::sio::set_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADD__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a1c4f3d682638b4658bf6210e2ba2f45a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio41set_INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADDE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_ACCUM1_ADDs INTERP0_ACCUM1_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_SHIFTV"></span><span class="target" id="structRP2040_1_1sio_1ae99af8e979a8f72f438df26601a7d585"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_SHIFT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t">
<span id="_CPPv3NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_SHIFT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a9c52edffd3bc3b20f275649b32de0dce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_SHIFT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_MASK_LSBV"></span><span class="target" id="structRP2040_1_1sio_1a098c5e3588ab366b95f50d5e50038840"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_MASK_LSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a73fd623dc8b10d35c1d849ed0976d2ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_MASK_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a295fb505f5f5225761d969e1bf430145"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s MASK_MSB field.</p>
<p><p>The most-significant bit allowed to pass by the mask (inclusive)</p>
<p>Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_MASK_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a1831e737f57d3dbbc3c70838d5fe4ceb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s MASK_MSB field.</p>
<p><p>The most-significant bit allowed to pass by the mask (inclusive)</p>
<p>Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a1465f550bbb8a8454b699471e6cc6bea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a530eea956f661d9045e1edf5c3743763"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1ad6620ea45d07462b282b304f9c604511"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aac4e0bc5eb175ee51b20aa3ac17d282f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a00b8d22493dfad75b427c6d44ca00291"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a34c61cfdc3ea8594daa7fdd73b3448d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1ab09f3ab768ddc9a2db63e4078b81f7f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a1b09618eb38df1b4f0a0db05a8580395"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a4775153f008e9316f185511c8d156090"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a3a3d5e41a9d5462a34ce18800e41d045"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a92576a9bca20f768fc370b16115c1f28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a9626a629f269f39513ed954c4863d0df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1ad5f86d767fe195c430e8bbcb609009d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a5da7f5f4ae2f98fdc4b43ffd85975493"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a8444ee9f1b035f2286e8cec9c2b93e08"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1ae2c7d30f3a7ad3cc2b5dc149cacc25a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv">
<span id="_CPPv3NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv"></span><span id="_CPPv2NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_FORCE_MSBV"></span><span class="target" id="structRP2040_1_1sio_1afeb8a179a43ca88f68074c2db4bae24c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s FORCE_MSB field.</p>
<p><p>ORed into bits 29:28 of the lane result presented to the processor on the bus.</p>
<p>No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence</p>

 of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_FORCE_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a47b221de3897dea81aa8bbe892ace2a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s FORCE_MSB field.</p>
<p><p>ORed into bits 29:28 of the lane result presented to the processor on the bus.</p>
<p>No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence</p>

 of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_CLAMPV"></span><span class="target" id="structRP2040_1_1sio_1a7651104b9250a3dde141187a04bca52a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_CLAMP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s CLAMP bit.</p>
<p>Only present on INTERP1 on each core. If CLAMP mode is enabled:<ul class="simple">
<li><p><p>LANE0 result is shifted and masked ACCUM0, clamped by a lower bound of</p>
<p>BASE0 and an upper bound of BASE1.</p>
</p></li>
<li><p>Signedness of these comparisons is determined by LANE0_CTRL_SIGNED </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv">
<span id="_CPPv3NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="_CPPv2NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_CLAMPV"></span><span class="target" id="structRP2040_1_1sio_1acb454e8bef0c258cfdad465e31bdf7ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_CLAMP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s CLAMP bit.</p>
<p>Only present on INTERP1 on each core. If CLAMP mode is enabled:<ul class="simple">
<li><p><p>LANE0 result is shifted and masked ACCUM0, clamped by a lower bound of</p>
<p>BASE0 and an upper bound of BASE1.</p>
</p></li>
<li><p>Signedness of these comparisons is determined by LANE0_CTRL_SIGNED </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv">
<span id="_CPPv3NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="_CPPv2NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_CLAMPV"></span><span class="target" id="structRP2040_1_1sio_1a7398259ab58c8c55f7f4bc9b926c7b58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_CLAMP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s CLAMP bit.</p>
<p>Only present on INTERP1 on each core. If CLAMP mode is enabled:<ul class="simple">
<li><p><p>LANE0 result is shifted and masked ACCUM0, clamped by a lower bound of</p>
<p>BASE0 and an upper bound of BASE1.</p>
</p></li>
<li><p>Signedness of these comparisons is determined by LANE0_CTRL_SIGNED </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv">
<span id="_CPPv3NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="_CPPv2NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_CLAMPV"></span><span class="target" id="structRP2040_1_1sio_1ac8447274f693b3d453e124737547d6a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_CLAMP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s CLAMP bit.</p>
<p>Only present on INTERP1 on each core. If CLAMP mode is enabled:<ul class="simple">
<li><p><p>LANE0 result is shifted and masked ACCUM0, clamped by a lower bound of</p>
<p>BASE0 and an upper bound of BASE1.</p>
</p></li>
<li><p>Signedness of these comparisons is determined by LANE0_CTRL_SIGNED </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev">
<span id="_CPPv3NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev"></span><span id="_CPPv2NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_OVERF0V"></span><span class="target" id="structRP2040_1_1sio_1a93aefe87eb463c52d3754d2a097e58ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s OVERF0 bit.</p>
<p>Indicates if any masked-off MSBs in ACCUM0 are set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev">
<span id="_CPPv3NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev"></span><span id="_CPPv2NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_OVERF1V"></span><span class="target" id="structRP2040_1_1sio_1a402be1d37dbccce8aadb103de7d53ecd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s OVERF1 bit.</p>
<p>Indicates if any masked-off MSBs in ACCUM1 are set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_OVERFV"></span><span class="target" id="structRP2040_1_1sio_1ab7908c9ff078a528dc0eda3aaefb93dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s OVERF bit.</p>
<p>Set if either OVERF0 or OVERF1 is set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb">
<span id="_CPPv3NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"></span><span id="_CPPv2NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0__uint8_tR.uint8_tR.uint8_tR.bR.bR.bR.bR.uint8_tR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1sio_1a9554199d81e37bf622d3eabe3bbb8d6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CLAMP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of INTERP1_CTRL_LANE0s bit fields.</p>
<p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb">
<span id="_CPPv3NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"></span><span id="_CPPv2NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0__uint8_t.uint8_t.uint8_t.b.b.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1sio_1abd474e368d3cb127a01117f5c7ec8ca5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CLAMP</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of INTERP1_CTRL_LANE0s bit fields.</p>
<p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_SHIFTV"></span><span class="target" id="structRP2040_1_1sio_1ac9583f6964ffb3f5d134998a6e2c62c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_SHIFT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t">
<span id="_CPPv3NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_SHIFT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a01b904f2ebde5a560c9d619d536626b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_SHIFT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_MASK_LSBV"></span><span class="target" id="structRP2040_1_1sio_1a1bfc5c753d4cd9f75e3f72e4baa075af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_MASK_LSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1abec6a474bff3303825377201d7316650"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_MASK_MSBV"></span><span class="target" id="structRP2040_1_1sio_1af9cf473c605398e2d72379ead43ea9d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s MASK_MSB field.</p>
<p><p>The most-significant bit allowed to pass by the mask (inclusive)</p>
<p>Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_MASK_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a89ebb73790c44fda17fbdae450fc6ab0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s MASK_MSB field.</p>
<p><p>The most-significant bit allowed to pass by the mask (inclusive)</p>
<p>Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aaba3346f8134699269b3b553a10fdf53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aa9d12817eb754f197b948cb03b71dc66"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aa15535ab62fe5949bc20b7295de73653"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE1s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aa23ded645b33e341343384737947a87b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE1s SIGNED bit.</p>
<p><p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits</p>
<p>before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a2c553ebe0526da4ba0838ba983d66705"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1abed1b2b59ab8a3352f09bc8d9804fa70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1ae9c37cfb4b06345b4fd6163e0e99a2c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE1s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1ac05f53f4c366094ad92fc3f780318b39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE1s CROSS_INPUT bit.</p>
<p><p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware.</p>
<p>Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1aa52e1bd3d2c6db57f8d20d88f20a1a64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a4d0c70c1cf69fadfea52cd47caaebfde"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1abed571df7c2c46a62c47fbb38d86efdf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a2648c6869cc49cfe326e419c5a7289c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a69f0ad929cd75ac67a9f5406f8b315b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a765c7aabc77afd4a869384d9621f9bf3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1afb9ef0a631b0cc81f9da737892afd0cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a629ba9f5c29e207e55fdc9af04da23cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv">
<span id="_CPPv3NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv"></span><span id="_CPPv2NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_FORCE_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a45ed8be5376a4b3005a0650a9e8be154"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s FORCE_MSB field.</p>
<p><p>ORed into bits 29:28 of the lane result presented to the processor on the bus.</p>
<p>No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence</p>

 of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_FORCE_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a08d5e52cc97fea574430e975588f3016"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s FORCE_MSB field.</p>
<p><p>ORed into bits 29:28 of the lane result presented to the processor on the bus.</p>
<p>No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence</p>

 of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t">
<span id="_CPPv3NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"></span><span id="_CPPv2NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1__uint8_tR.uint8_tR.uint8_tR.bR.bR.bR.bR.uint8_tRV"></span><span class="target" id="structRP2040_1_1sio_1a71e7a97e8a907a4cbe05922399e7fedf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of INTERP1_CTRL_LANE1s bit fields.</p>
<p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t">
<span id="_CPPv3NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"></span><span id="_CPPv2NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1__uint8_t.uint8_t.uint8_t.b.b.b.b.uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1af9daf858090a5f44bc78b10e393141c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of INTERP1_CTRL_LANE1s bit fields.</p>
<p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio41get_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADDEv">
<span id="_CPPv3NV6RP20403sio41get_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADDEv"></span><span id="_CPPv2NV6RP20403sio41get_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADDEv"></span><span id="RP2040::sio::get_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADDV"></span><span class="target" id="structRP2040_1_1sio_1af398c7334ad8bd59ef7d802183b05614"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio41get_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_ACCUM0_ADDs INTERP1_ACCUM0_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio41set_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADDE8uint32_t">
<span id="_CPPv3NV6RP20403sio41set_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADDE8uint32_t"></span><span id="_CPPv2NV6RP20403sio41set_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADDE8uint32_t"></span><span id="RP2040::sio::set_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADD__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a5be719157e31b45445b9caed252edcef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio41set_INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADDE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_ACCUM0_ADDs INTERP1_ACCUM0_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio41get_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADDEv">
<span id="_CPPv3NV6RP20403sio41get_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADDEv"></span><span id="_CPPv2NV6RP20403sio41get_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADDEv"></span><span id="RP2040::sio::get_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADDV"></span><span class="target" id="structRP2040_1_1sio_1ae44990e76bf53d8c34d1099557cd75ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio41get_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_ACCUM1_ADDs INTERP1_ACCUM1_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio41set_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADDE8uint32_t">
<span id="_CPPv3NV6RP20403sio41set_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADDE8uint32_t"></span><span id="_CPPv2NV6RP20403sio41set_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADDE8uint32_t"></span><span id="RP2040::sio::set_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADD__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a5963b4bc5538b6716cc5448caa277a9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio41set_INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADDE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_ACCUM1_ADDs INTERP1_ACCUM1_ADD field. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio5CPUIDE">
<span id="_CPPv3N6RP20403sio5CPUIDE"></span><span id="_CPPv2N6RP20403sio5CPUIDE"></span><span id="RP2040::sio::CPUID__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ae3e09f26283a937b8e5ad10fe33668fa"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CPUID</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio5CPUIDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Processor core identifier</p>
<p>Value is 0 when read from processor core 0, and 1 when read from processor core 1.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7GPIO_INE">
<span id="_CPPv3N6RP20403sio7GPIO_INE"></span><span id="_CPPv2N6RP20403sio7GPIO_INE"></span><span id="RP2040::sio::GPIO_IN__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1a79c3a033d21083b292761113b7222aa8"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_IN</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7GPIO_INE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Input value for GPIO pins </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10GPIO_HI_INE">
<span id="_CPPv3N6RP20403sio10GPIO_HI_INE"></span><span id="_CPPv2N6RP20403sio10GPIO_HI_INE"></span><span id="RP2040::sio::GPIO_HI_IN__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1ad185885d3e93534f10cb94875a31d64a"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_IN</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10GPIO_HI_INE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Input value for QSPI pins </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17reserved_padding0E">
<span id="_CPPv3N6RP20403sio17reserved_padding0E"></span><span id="_CPPv2N6RP20403sio17reserved_padding0E"></span><span id="RP2040::sio::reserved_padding0__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1aa68f2a11896e4691f34782fe701dd141"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17reserved_padding0E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio8GPIO_OUTE">
<span id="_CPPv3N6RP20403sio8GPIO_OUTE"></span><span id="_CPPv2N6RP20403sio8GPIO_OUTE"></span><span id="RP2040::sio::GPIO_OUT__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a1ded679cfe19c92b7bacf16d4836c7f0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OUT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio8GPIO_OUTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO output value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12GPIO_OUT_SETE">
<span id="_CPPv3N6RP20403sio12GPIO_OUT_SETE"></span><span id="_CPPv2N6RP20403sio12GPIO_OUT_SETE"></span><span id="RP2040::sio::GPIO_OUT_SET__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3b9821be937a52fe302ec0d5d9c659fd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OUT_SET</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12GPIO_OUT_SETE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output value set </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12GPIO_OUT_CLRE">
<span id="_CPPv3N6RP20403sio12GPIO_OUT_CLRE"></span><span id="_CPPv2N6RP20403sio12GPIO_OUT_CLRE"></span><span id="RP2040::sio::GPIO_OUT_CLR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1adf3700480983d161631a1b532e35a2b0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OUT_CLR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12GPIO_OUT_CLRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output value clear </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12GPIO_OUT_XORE">
<span id="_CPPv3N6RP20403sio12GPIO_OUT_XORE"></span><span id="_CPPv2N6RP20403sio12GPIO_OUT_XORE"></span><span id="RP2040::sio::GPIO_OUT_XOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ac32bbb75a67f679688570e433829ad6c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OUT_XOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12GPIO_OUT_XORE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output value XOR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7GPIO_OEE">
<span id="_CPPv3N6RP20403sio7GPIO_OEE"></span><span id="_CPPv2N6RP20403sio7GPIO_OEE"></span><span id="RP2040::sio::GPIO_OE__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aa456abf7f58ce7531ab108b02654557b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7GPIO_OEE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO output enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11GPIO_OE_SETE">
<span id="_CPPv3N6RP20403sio11GPIO_OE_SETE"></span><span id="_CPPv2N6RP20403sio11GPIO_OE_SETE"></span><span id="RP2040::sio::GPIO_OE_SET__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a090a17e46244d2757ee96a0b72113aa2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OE_SET</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11GPIO_OE_SETE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output enable set </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11GPIO_OE_CLRE">
<span id="_CPPv3N6RP20403sio11GPIO_OE_CLRE"></span><span id="_CPPv2N6RP20403sio11GPIO_OE_CLRE"></span><span id="RP2040::sio::GPIO_OE_CLR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a60b1292961a2ea65856fa8962910f1ae"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OE_CLR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11GPIO_OE_CLRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output enable clear </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11GPIO_OE_XORE">
<span id="_CPPv3N6RP20403sio11GPIO_OE_XORE"></span><span id="_CPPv2N6RP20403sio11GPIO_OE_XORE"></span><span id="RP2040::sio::GPIO_OE_XOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ada99c4f7c3be3322658ea5d6e63c6c24"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OE_XOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11GPIO_OE_XORE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output enable XOR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11GPIO_HI_OUTE">
<span id="_CPPv3N6RP20403sio11GPIO_HI_OUTE"></span><span id="_CPPv2N6RP20403sio11GPIO_HI_OUTE"></span><span id="RP2040::sio::GPIO_HI_OUT__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ae3af8d096486ca7413c6c2da1a2164c5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OUT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11GPIO_HI_OUTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) QSPI output value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio15GPIO_HI_OUT_SETE">
<span id="_CPPv3N6RP20403sio15GPIO_HI_OUT_SETE"></span><span id="_CPPv2N6RP20403sio15GPIO_HI_OUT_SETE"></span><span id="RP2040::sio::GPIO_HI_OUT_SET__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a74616d5481ae6a54d607cfe2658bf31a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OUT_SET</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_SETE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output value set </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio15GPIO_HI_OUT_CLRE">
<span id="_CPPv3N6RP20403sio15GPIO_HI_OUT_CLRE"></span><span id="_CPPv2N6RP20403sio15GPIO_HI_OUT_CLRE"></span><span id="RP2040::sio::GPIO_HI_OUT_CLR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3dd53742a70610a71a9b63303ff44d98"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OUT_CLR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_CLRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output value clear </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio15GPIO_HI_OUT_XORE">
<span id="_CPPv3N6RP20403sio15GPIO_HI_OUT_XORE"></span><span id="_CPPv2N6RP20403sio15GPIO_HI_OUT_XORE"></span><span id="RP2040::sio::GPIO_HI_OUT_XOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a9a17c2a6c28ade82d28a2c63abf01038"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OUT_XOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_XORE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output value XOR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10GPIO_HI_OEE">
<span id="_CPPv3N6RP20403sio10GPIO_HI_OEE"></span><span id="_CPPv2N6RP20403sio10GPIO_HI_OEE"></span><span id="RP2040::sio::GPIO_HI_OE__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3c75d6d9cdb2af236e575cfc1462069b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10GPIO_HI_OEE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) QSPI output enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14GPIO_HI_OE_SETE">
<span id="_CPPv3N6RP20403sio14GPIO_HI_OE_SETE"></span><span id="_CPPv2N6RP20403sio14GPIO_HI_OE_SETE"></span><span id="RP2040::sio::GPIO_HI_OE_SET__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1afa2f16366b45f9b85c5bc3bc8865c329"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OE_SET</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_SETE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output enable set </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14GPIO_HI_OE_CLRE">
<span id="_CPPv3N6RP20403sio14GPIO_HI_OE_CLRE"></span><span id="_CPPv2N6RP20403sio14GPIO_HI_OE_CLRE"></span><span id="RP2040::sio::GPIO_HI_OE_CLR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a4ec6061fa242b1ecddf473be1823af95"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OE_CLR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_CLRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output enable clear </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14GPIO_HI_OE_XORE">
<span id="_CPPv3N6RP20403sio14GPIO_HI_OE_XORE"></span><span id="_CPPv2N6RP20403sio14GPIO_HI_OE_XORE"></span><span id="RP2040::sio::GPIO_HI_OE_XOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a2f32482e753bba38b6de92e5a2a78223"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OE_XOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_XORE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output enable XOR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7FIFO_STE">
<span id="_CPPv3N6RP20403sio7FIFO_STE"></span><span id="_CPPv2N6RP20403sio7FIFO_STE"></span><span id="RP2040::sio::FIFO_ST__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1af88793c07085bd03bfa4f29050f4e851"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FIFO_ST</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7FIFO_STE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Status register for inter-core FIFOs (mailboxes).</p>
<p>There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.</p>
<p>Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX).</p>
<p>Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX).</p>

 The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7FIFO_WRE">
<span id="_CPPv3N6RP20403sio7FIFO_WRE"></span><span id="_CPPv2N6RP20403sio7FIFO_WRE"></span><span id="RP2040::sio::FIFO_WR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1abcb47eb094a417f57303255da69b2b95"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FIFO_WR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7FIFO_WRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Write access to this cores TX FIFO </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7FIFO_RDE">
<span id="_CPPv3N6RP20403sio7FIFO_RDE"></span><span id="_CPPv2N6RP20403sio7FIFO_RDE"></span><span id="RP2040::sio::FIFO_RD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a5f972ac33ecd703d15d8d9875669d378"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FIFO_RD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7FIFO_RDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read access to this cores RX FIFO </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11SPINLOCK_STE">
<span id="_CPPv3N6RP20403sio11SPINLOCK_STE"></span><span id="_CPPv2N6RP20403sio11SPINLOCK_STE"></span><span id="RP2040::sio::SPINLOCK_ST__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a900ef6ac121b6aee2dbc00652b458709"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK_ST</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11SPINLOCK_STE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Spinlock state</p>
<p>A bitmap containing the state of all 32 spinlocks (1=locked).</p>

Mainly intended for debugging. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13DIV_UDIVIDENDE">
<span id="_CPPv3N6RP20403sio13DIV_UDIVIDENDE"></span><span id="_CPPv2N6RP20403sio13DIV_UDIVIDENDE"></span><span id="RP2040::sio::DIV_UDIVIDEND__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aa010e596bbe3f5dfe8c3c9f573181c43"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_UDIVIDEND</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13DIV_UDIVIDENDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Divider unsigned dividend</p>
<p>Write to the DIVIDEND operand of the divider, i.e. the p in</p>
<code class="docutils literal notranslate"><span class="pre">p</span> <span class="pre">/</span> <span class="pre">q</span></code><p>.</p>
<p>Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.</p>
<p>UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an</p>
<p>unsigned calculation, and the S alias starts a signed calculation.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12DIV_UDIVISORE">
<span id="_CPPv3N6RP20403sio12DIV_UDIVISORE"></span><span id="_CPPv2N6RP20403sio12DIV_UDIVISORE"></span><span id="RP2040::sio::DIV_UDIVISOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1af294c5e3213ebd57e8b3c12bc67f9afd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_UDIVISOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12DIV_UDIVISORE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Divider unsigned divisor</p>
<p>Write to the DIVISOR operand of the divider, i.e. the q in</p>
<code class="docutils literal notranslate"><span class="pre">p</span> <span class="pre">/</span> <span class="pre">q</span></code><p>.</p>
<p>Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.</p>
<p>UDIVISOR/SDIVISOR are aliases of the same internal register. The U alias starts an</p>
<p>unsigned calculation, and the S alias starts a signed calculation.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13DIV_SDIVIDENDE">
<span id="_CPPv3N6RP20403sio13DIV_SDIVIDENDE"></span><span id="_CPPv2N6RP20403sio13DIV_SDIVIDENDE"></span><span id="RP2040::sio::DIV_SDIVIDEND__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ab882f7137592601a08c7dea04b0235c4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_SDIVIDEND</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13DIV_SDIVIDENDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Divider signed dividend</p>
<p>The same as UDIVIDEND, but starts a signed calculation, rather than unsigned.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12DIV_SDIVISORE">
<span id="_CPPv3N6RP20403sio12DIV_SDIVISORE"></span><span id="_CPPv2N6RP20403sio12DIV_SDIVISORE"></span><span id="RP2040::sio::DIV_SDIVISOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a173ef19e2d30768dd7fa71efece5859e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_SDIVISOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12DIV_SDIVISORE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Divider signed divisor</p>
<p>The same as UDIVISOR, but starts a signed calculation, rather than unsigned.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12DIV_QUOTIENTE">
<span id="_CPPv3N6RP20403sio12DIV_QUOTIENTE"></span><span id="_CPPv2N6RP20403sio12DIV_QUOTIENTE"></span><span id="RP2040::sio::DIV_QUOTIENT__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a8868b035c3f49bc2f23e4a37ac2d0e95"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_QUOTIENT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12DIV_QUOTIENTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Divider result quotient</p>
<p>The result of</p>
<code class="docutils literal notranslate"><span class="pre">DIVIDEND</span> <span class="pre">/</span> <span class="pre">DIVISOR</span></code><p>(division). Contents undefined while CSR_READY is low.</p>
<p>For signed calculations, QUOTIENT is negative when the signs of DIVIDEND and DIVISOR differ.</p>
<p>This register can be written to directly, for context save/restore purposes. This halts any</p>
<p>in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.</p>
<p>Reading from QUOTIENT clears the CSR_DIRTY flag, so should read results in the order</p>
<p>REMAINDER, QUOTIENT if CSR_DIRTY is used.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13DIV_REMAINDERE">
<span id="_CPPv3N6RP20403sio13DIV_REMAINDERE"></span><span id="_CPPv2N6RP20403sio13DIV_REMAINDERE"></span><span id="RP2040::sio::DIV_REMAINDER__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aeb0bcf60f097ec233c50e3f836f498b7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_REMAINDER</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13DIV_REMAINDERE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Divider result remainder</p>
<p>The result of</p>
<code class="docutils literal notranslate"><span class="pre">DIVIDEND</span> <span class="pre">%</span> <span class="pre">DIVISOR</span></code><p>(modulo). Contents undefined while CSR_READY is low.</p>
<p>For signed calculations, REMAINDER is negative only when DIVIDEND is negative.</p>
<p>This register can be written to directly, for context save/restore purposes. This halts any</p>
<p>in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7DIV_CSRE">
<span id="_CPPv3N6RP20403sio7DIV_CSRE"></span><span id="_CPPv2N6RP20403sio7DIV_CSRE"></span><span id="RP2040::sio::DIV_CSR__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1a6b2e6a37707e8e2348880aba1bbfb85a"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_CSR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7DIV_CSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Control and status register for divider. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17reserved_padding1E">
<span id="_CPPv3N6RP20403sio17reserved_padding1E"></span><span id="_CPPv2N6RP20403sio17reserved_padding1E"></span><span id="RP2040::sio::reserved_padding1__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1a71e1a087bebc202bd1208bc73b6c3f3e"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17reserved_padding1E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14INTERP0_ACCUM0E">
<span id="_CPPv3N6RP20403sio14INTERP0_ACCUM0E"></span><span id="_CPPv2N6RP20403sio14INTERP0_ACCUM0E"></span><span id="RP2040::sio::INTERP0_ACCUM0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1afc6516f23fb5c66f4f8dcaf869ad9eba"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_ACCUM0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14INTERP0_ACCUM0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to accumulator 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14INTERP0_ACCUM1E">
<span id="_CPPv3N6RP20403sio14INTERP0_ACCUM1E"></span><span id="_CPPv2N6RP20403sio14INTERP0_ACCUM1E"></span><span id="RP2040::sio::INTERP0_ACCUM1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a49ca20e9139559d519accf02c92c4845"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_ACCUM1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14INTERP0_ACCUM1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to accumulator 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP0_BASE0E">
<span id="_CPPv3N6RP20403sio13INTERP0_BASE0E"></span><span id="_CPPv2N6RP20403sio13INTERP0_BASE0E"></span><span id="RP2040::sio::INTERP0_BASE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a9027aca3604c71642f22597b5441e7b3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_BASE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP0_BASE0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE0 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP0_BASE1E">
<span id="_CPPv3N6RP20403sio13INTERP0_BASE1E"></span><span id="_CPPv2N6RP20403sio13INTERP0_BASE1E"></span><span id="RP2040::sio::INTERP0_BASE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a176be7fc0806db556b1362e6755c4a9d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_BASE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP0_BASE1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE1 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP0_BASE2E">
<span id="_CPPv3N6RP20403sio13INTERP0_BASE2E"></span><span id="_CPPv2N6RP20403sio13INTERP0_BASE2E"></span><span id="RP2040::sio::INTERP0_BASE2__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aca84d9eda3822cba3553953c5459710a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_BASE2</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP0_BASE2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE2 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP0_POP_LANE0E">
<span id="_CPPv3N6RP20403sio17INTERP0_POP_LANE0E"></span><span id="_CPPv2N6RP20403sio17INTERP0_POP_LANE0E"></span><span id="RP2040::sio::INTERP0_POP_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3fd7589a858ef15e3a0bc507d5067197"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_POP_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP0_POP_LANE0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE0 result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP0_POP_LANE1E">
<span id="_CPPv3N6RP20403sio17INTERP0_POP_LANE1E"></span><span id="_CPPv2N6RP20403sio17INTERP0_POP_LANE1E"></span><span id="RP2040::sio::INTERP0_POP_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1adcf5dfe38a51ecd39d93649ac997c7fd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_POP_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP0_POP_LANE1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE1 result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio16INTERP0_POP_FULLE">
<span id="_CPPv3N6RP20403sio16INTERP0_POP_FULLE"></span><span id="_CPPv2N6RP20403sio16INTERP0_POP_FULLE"></span><span id="RP2040::sio::INTERP0_POP_FULL__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a0d67ae7cd32151eb5e04a280d1797819"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_POP_FULL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio16INTERP0_POP_FULLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read FULL result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_PEEK_LANE0E">
<span id="_CPPv3N6RP20403sio18INTERP0_PEEK_LANE0E"></span><span id="_CPPv2N6RP20403sio18INTERP0_PEEK_LANE0E"></span><span id="RP2040::sio::INTERP0_PEEK_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1adef8ab3d7b1ff866dbe5acfac3e8d29b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_PEEK_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_PEEK_LANE0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE0 result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_PEEK_LANE1E">
<span id="_CPPv3N6RP20403sio18INTERP0_PEEK_LANE1E"></span><span id="_CPPv2N6RP20403sio18INTERP0_PEEK_LANE1E"></span><span id="RP2040::sio::INTERP0_PEEK_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ac5a34d94a8741f9ab50dcff02bf1a428"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_PEEK_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_PEEK_LANE1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE1 result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP0_PEEK_FULLE">
<span id="_CPPv3N6RP20403sio17INTERP0_PEEK_FULLE"></span><span id="_CPPv2N6RP20403sio17INTERP0_PEEK_FULLE"></span><span id="RP2040::sio::INTERP0_PEEK_FULL__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aaf7b0be5de9bbe22503e8152a0809069"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_PEEK_FULL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP0_PEEK_FULLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read FULL result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_CTRL_LANE0E">
<span id="_CPPv3N6RP20403sio18INTERP0_CTRL_LANE0E"></span><span id="_CPPv2N6RP20403sio18INTERP0_CTRL_LANE0E"></span><span id="RP2040::sio::INTERP0_CTRL_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1abfb0b097c2f40512c7149219594d03d8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_CTRL_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_CTRL_LANE0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_CTRL_LANE1E">
<span id="_CPPv3N6RP20403sio18INTERP0_CTRL_LANE1E"></span><span id="_CPPv2N6RP20403sio18INTERP0_CTRL_LANE1E"></span><span id="RP2040::sio::INTERP0_CTRL_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ab8e186570c649d2488429871865cd41e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_CTRL_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_CTRL_LANE1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_ACCUM0_ADDE">
<span id="_CPPv3N6RP20403sio18INTERP0_ACCUM0_ADDE"></span><span id="_CPPv2N6RP20403sio18INTERP0_ACCUM0_ADDE"></span><span id="RP2040::sio::INTERP0_ACCUM0_ADD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a8608da69c46f4f41606fc7d010333fee"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_ACCUM0_ADD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_ACCUM0_ADDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Values written here are atomically added to ACCUM0</p>
<p>Reading yields lane 0s raw shift and mask value (BASE0 not added).</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_ACCUM1_ADDE">
<span id="_CPPv3N6RP20403sio18INTERP0_ACCUM1_ADDE"></span><span id="_CPPv2N6RP20403sio18INTERP0_ACCUM1_ADDE"></span><span id="RP2040::sio::INTERP0_ACCUM1_ADD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a8c11e3754ab0e91eb1d3b7bb5870c173"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_ACCUM1_ADD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_ACCUM1_ADDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Values written here are atomically added to ACCUM1</p>
<p>Reading yields lane 1s raw shift and mask value (BASE1 not added).</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_BASE_1AND0E">
<span id="_CPPv3N6RP20403sio18INTERP0_BASE_1AND0E"></span><span id="_CPPv2N6RP20403sio18INTERP0_BASE_1AND0E"></span><span id="RP2040::sio::INTERP0_BASE_1AND0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a59f5157a638e9b97ae55259c14bb66a1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_BASE_1AND0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_BASE_1AND0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.</p>
<p>Each half is sign-extended to 32 bits if that lanes SIGNED flag is set.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14INTERP1_ACCUM0E">
<span id="_CPPv3N6RP20403sio14INTERP1_ACCUM0E"></span><span id="_CPPv2N6RP20403sio14INTERP1_ACCUM0E"></span><span id="RP2040::sio::INTERP1_ACCUM0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a7c9aed0643f3ebc35f45b31864e39d29"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_ACCUM0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14INTERP1_ACCUM0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to accumulator 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14INTERP1_ACCUM1E">
<span id="_CPPv3N6RP20403sio14INTERP1_ACCUM1E"></span><span id="_CPPv2N6RP20403sio14INTERP1_ACCUM1E"></span><span id="RP2040::sio::INTERP1_ACCUM1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3360adf5fee3b6f606cee7147f61754e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_ACCUM1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14INTERP1_ACCUM1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to accumulator 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP1_BASE0E">
<span id="_CPPv3N6RP20403sio13INTERP1_BASE0E"></span><span id="_CPPv2N6RP20403sio13INTERP1_BASE0E"></span><span id="RP2040::sio::INTERP1_BASE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ae04713a09d2b268d66789e196b8e8c8d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_BASE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP1_BASE0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE0 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP1_BASE1E">
<span id="_CPPv3N6RP20403sio13INTERP1_BASE1E"></span><span id="_CPPv2N6RP20403sio13INTERP1_BASE1E"></span><span id="RP2040::sio::INTERP1_BASE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1afa317093a8f5ac994e804b1836885293"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_BASE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP1_BASE1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE1 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP1_BASE2E">
<span id="_CPPv3N6RP20403sio13INTERP1_BASE2E"></span><span id="_CPPv2N6RP20403sio13INTERP1_BASE2E"></span><span id="RP2040::sio::INTERP1_BASE2__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a38518c1e48b20cbc1c314ebb10603965"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_BASE2</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP1_BASE2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE2 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP1_POP_LANE0E">
<span id="_CPPv3N6RP20403sio17INTERP1_POP_LANE0E"></span><span id="_CPPv2N6RP20403sio17INTERP1_POP_LANE0E"></span><span id="RP2040::sio::INTERP1_POP_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a6010ee982eb023e293d64a1c53e1d2a4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_POP_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP1_POP_LANE0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE0 result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP1_POP_LANE1E">
<span id="_CPPv3N6RP20403sio17INTERP1_POP_LANE1E"></span><span id="_CPPv2N6RP20403sio17INTERP1_POP_LANE1E"></span><span id="RP2040::sio::INTERP1_POP_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aeaa33279cca5d8ffcff3b0e837393460"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_POP_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP1_POP_LANE1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE1 result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio16INTERP1_POP_FULLE">
<span id="_CPPv3N6RP20403sio16INTERP1_POP_FULLE"></span><span id="_CPPv2N6RP20403sio16INTERP1_POP_FULLE"></span><span id="RP2040::sio::INTERP1_POP_FULL__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aa071e378971203be0107cbe67b13ca49"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_POP_FULL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio16INTERP1_POP_FULLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read FULL result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_PEEK_LANE0E">
<span id="_CPPv3N6RP20403sio18INTERP1_PEEK_LANE0E"></span><span id="_CPPv2N6RP20403sio18INTERP1_PEEK_LANE0E"></span><span id="RP2040::sio::INTERP1_PEEK_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ad734d2364ee0d5f981a93ab8a3019baf"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_PEEK_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_PEEK_LANE0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE0 result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_PEEK_LANE1E">
<span id="_CPPv3N6RP20403sio18INTERP1_PEEK_LANE1E"></span><span id="_CPPv2N6RP20403sio18INTERP1_PEEK_LANE1E"></span><span id="RP2040::sio::INTERP1_PEEK_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ab3c47dfa67cf65e3e9ff0a465bed0b4b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_PEEK_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_PEEK_LANE1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE1 result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP1_PEEK_FULLE">
<span id="_CPPv3N6RP20403sio17INTERP1_PEEK_FULLE"></span><span id="_CPPv2N6RP20403sio17INTERP1_PEEK_FULLE"></span><span id="RP2040::sio::INTERP1_PEEK_FULL__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ab6bdb56c85cacdfbf0d641af696fa8f2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_PEEK_FULL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP1_PEEK_FULLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read FULL result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_CTRL_LANE0E">
<span id="_CPPv3N6RP20403sio18INTERP1_CTRL_LANE0E"></span><span id="_CPPv2N6RP20403sio18INTERP1_CTRL_LANE0E"></span><span id="RP2040::sio::INTERP1_CTRL_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a41080a869f541b66212a02697cf949f5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_CTRL_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_CTRL_LANE0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_CTRL_LANE1E">
<span id="_CPPv3N6RP20403sio18INTERP1_CTRL_LANE1E"></span><span id="_CPPv2N6RP20403sio18INTERP1_CTRL_LANE1E"></span><span id="RP2040::sio::INTERP1_CTRL_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a16a0ee268957e47c003b9738b0246126"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_CTRL_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_CTRL_LANE1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_ACCUM0_ADDE">
<span id="_CPPv3N6RP20403sio18INTERP1_ACCUM0_ADDE"></span><span id="_CPPv2N6RP20403sio18INTERP1_ACCUM0_ADDE"></span><span id="RP2040::sio::INTERP1_ACCUM0_ADD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1af42d77d1c265326e5a97d8e0e9004374"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_ACCUM0_ADD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_ACCUM0_ADDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Values written here are atomically added to ACCUM0</p>
<p>Reading yields lane 0s raw shift and mask value (BASE0 not added).</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_ACCUM1_ADDE">
<span id="_CPPv3N6RP20403sio18INTERP1_ACCUM1_ADDE"></span><span id="_CPPv2N6RP20403sio18INTERP1_ACCUM1_ADDE"></span><span id="RP2040::sio::INTERP1_ACCUM1_ADD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a4715d032a25fa0c78dfb0071fa157326"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_ACCUM1_ADD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_ACCUM1_ADDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Values written here are atomically added to ACCUM1</p>
<p>Reading yields lane 1s raw shift and mask value (BASE1 not added).</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_BASE_1AND0E">
<span id="_CPPv3N6RP20403sio18INTERP1_BASE_1AND0E"></span><span id="_CPPv2N6RP20403sio18INTERP1_BASE_1AND0E"></span><span id="RP2040::sio::INTERP1_BASE_1AND0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a4ef737c1dd9ad5b6bff335c9a0d0d664"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_BASE_1AND0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_BASE_1AND0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.</p>
<p>Each half is sign-extended to 32 bits if that lanes SIGNED flag is set.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK0E">
<span id="_CPPv3N6RP20403sio9SPINLOCK0E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK0E"></span><span id="RP2040::sio::SPINLOCK0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a85aa5f9cb0c5b36e699ac48320c0b3e2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK1E">
<span id="_CPPv3N6RP20403sio9SPINLOCK1E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK1E"></span><span id="RP2040::sio::SPINLOCK1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a39b4cd364687dc278e35c0998962d41d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK2E">
<span id="_CPPv3N6RP20403sio9SPINLOCK2E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK2E"></span><span id="RP2040::sio::SPINLOCK2__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a4e4972cc672a9adfa9f2ac8b424439ae"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK2</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK3E">
<span id="_CPPv3N6RP20403sio9SPINLOCK3E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK3E"></span><span id="RP2040::sio::SPINLOCK3__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a11a1737f0c039dcc94ea6e095edf034f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK3</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK4E">
<span id="_CPPv3N6RP20403sio9SPINLOCK4E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK4E"></span><span id="RP2040::sio::SPINLOCK4__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a388c445b7b65b2b912f5d7ac48d2b4c9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK4</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK4E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK5E">
<span id="_CPPv3N6RP20403sio9SPINLOCK5E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK5E"></span><span id="RP2040::sio::SPINLOCK5__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a6de198a9673c336579e60f13eb13a369"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK5</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK5E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK6E">
<span id="_CPPv3N6RP20403sio9SPINLOCK6E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK6E"></span><span id="RP2040::sio::SPINLOCK6__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a1a0f940f7218e3772f624c1cd59a8030"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK6</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK6E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK7E">
<span id="_CPPv3N6RP20403sio9SPINLOCK7E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK7E"></span><span id="RP2040::sio::SPINLOCK7__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a0bd29aa0bd4241989f16d51530ee1703"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK7</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK7E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK8E">
<span id="_CPPv3N6RP20403sio9SPINLOCK8E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK8E"></span><span id="RP2040::sio::SPINLOCK8__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a4303d3d717c7074e238b51abefcb9442"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK8</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK8E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCK9E">
<span id="_CPPv3N6RP20403sio9SPINLOCK9E"></span><span id="_CPPv2N6RP20403sio9SPINLOCK9E"></span><span id="RP2040::sio::SPINLOCK9__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a85ee3946aea472b292c61b5ff339f147"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK9</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCK9E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK10E">
<span id="_CPPv3N6RP20403sio10SPINLOCK10E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK10E"></span><span id="RP2040::sio::SPINLOCK10__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ae42b4f3b1fa27d13dcbfa2521686dcaf"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK10</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK10E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK11E">
<span id="_CPPv3N6RP20403sio10SPINLOCK11E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK11E"></span><span id="RP2040::sio::SPINLOCK11__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a089e8e1f6126a5ae540a137c78eb3142"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK11</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK11E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK12E">
<span id="_CPPv3N6RP20403sio10SPINLOCK12E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK12E"></span><span id="RP2040::sio::SPINLOCK12__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a5619560d736b065007d2ea2c17085c5d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK12</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK12E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK13E">
<span id="_CPPv3N6RP20403sio10SPINLOCK13E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK13E"></span><span id="RP2040::sio::SPINLOCK13__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a494367a1daff9507713976bd0d5e4c26"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK13</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK13E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK14E">
<span id="_CPPv3N6RP20403sio10SPINLOCK14E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK14E"></span><span id="RP2040::sio::SPINLOCK14__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a5178d6a1fe3300348b722b8c9b7ba5c5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK14</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK14E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK15E">
<span id="_CPPv3N6RP20403sio10SPINLOCK15E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK15E"></span><span id="RP2040::sio::SPINLOCK15__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a687eaa381f32685607bd7c29985e25d9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK15</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK15E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK16E">
<span id="_CPPv3N6RP20403sio10SPINLOCK16E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK16E"></span><span id="RP2040::sio::SPINLOCK16__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a0a5dea7c0ed6e0566290367d2476caa3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK16</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK16E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK17E">
<span id="_CPPv3N6RP20403sio10SPINLOCK17E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK17E"></span><span id="RP2040::sio::SPINLOCK17__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ad73e952965f0a395a31377f95b2c441e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK17</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK17E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK18E">
<span id="_CPPv3N6RP20403sio10SPINLOCK18E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK18E"></span><span id="RP2040::sio::SPINLOCK18__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a72cdff4a9564d4014c77981b65c202d4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK18</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK18E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK19E">
<span id="_CPPv3N6RP20403sio10SPINLOCK19E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK19E"></span><span id="RP2040::sio::SPINLOCK19__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1adf29594b60a206a2a2dd5b2c72231c5c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK19</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK19E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK20E">
<span id="_CPPv3N6RP20403sio10SPINLOCK20E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK20E"></span><span id="RP2040::sio::SPINLOCK20__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a62a28da27a2d949a59e6ecc16561bd3e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK20</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK20E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK21E">
<span id="_CPPv3N6RP20403sio10SPINLOCK21E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK21E"></span><span id="RP2040::sio::SPINLOCK21__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a722effe4d3359be840f79f279f174383"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK21</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK21E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK22E">
<span id="_CPPv3N6RP20403sio10SPINLOCK22E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK22E"></span><span id="RP2040::sio::SPINLOCK22__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a8ed3a818ea717d0144001c0288994710"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK22</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK22E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK23E">
<span id="_CPPv3N6RP20403sio10SPINLOCK23E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK23E"></span><span id="RP2040::sio::SPINLOCK23__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1afa6bf805b07668fedf9d29db62bc6829"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK23</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK23E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK24E">
<span id="_CPPv3N6RP20403sio10SPINLOCK24E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK24E"></span><span id="RP2040::sio::SPINLOCK24__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aa3f18ce88fa5e7f4d1a906b831ad6a93"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK24</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK24E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK25E">
<span id="_CPPv3N6RP20403sio10SPINLOCK25E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK25E"></span><span id="RP2040::sio::SPINLOCK25__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ae8ef347a45cd17de5bff922f40a6f4a4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK25</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK25E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK26E">
<span id="_CPPv3N6RP20403sio10SPINLOCK26E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK26E"></span><span id="RP2040::sio::SPINLOCK26__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ab69bb8402c5669dd4c5a21b8b3b69ee7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK26</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK26E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK27E">
<span id="_CPPv3N6RP20403sio10SPINLOCK27E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK27E"></span><span id="RP2040::sio::SPINLOCK27__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a9933f4833de9422dba5a28a96e0d3c98"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK27</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK27E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK28E">
<span id="_CPPv3N6RP20403sio10SPINLOCK28E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK28E"></span><span id="RP2040::sio::SPINLOCK28__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ad6f7fa3a0936e8008499bd2332a5fa80"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK28</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK28E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK29E">
<span id="_CPPv3N6RP20403sio10SPINLOCK29E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK29E"></span><span id="RP2040::sio::SPINLOCK29__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a61797b510b7d37b8810fc0e23ce7e197"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK29</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK29E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK30E">
<span id="_CPPv3N6RP20403sio10SPINLOCK30E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK30E"></span><span id="RP2040::sio::SPINLOCK30__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a64366d8d5a26bb55383a5adae5b6350c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK30</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK30E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10SPINLOCK31E">
<span id="_CPPv3N6RP20403sio10SPINLOCK31E"></span><span id="_CPPv2N6RP20403sio10SPINLOCK31E"></span><span id="RP2040::sio::SPINLOCK31__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a292f2b68e8ff8ab09d975d586a3b56e6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK31</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10SPINLOCK31E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p><p>Otherwise return nonzero, and simultaneously claim the lock</p>
<p>Writing (any value) releases the lock.</p>
<p>If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.</p>
<p>The value returned on success is 0x1 &lt;&lt; lock number.</p>
</p></li>
</ul>
</p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio4sizeE">
<span id="_CPPv3N6RP20403sio4sizeE"></span><span id="_CPPv2N6RP20403sio4sizeE"></span><span id="RP2040::sio::size__std::s"></span><span class="target" id="structRP2040_1_1sio_1a03957b37422fd329355ad2326431744f"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">384</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio4sizeE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>sios size in bytes. </p>
</dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1rtc.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct rtc</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1spi0.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct spi0</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Vaughn Kottler
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
       Copyright 2023, Vaughn Kottler.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>