<profile>

<section name = "Vitis HLS Report for 'durbin_Pipeline_VITIS_LOOP_26_3'" level="0">
<item name = "Date">Tue May  6 12:10:00 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">durbin</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.610 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13, 51, 65.000 ns, 0.255 us, 13, 51, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_26_3">11, 49, 12, 1, 1, 1 ~ 39, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 54, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 297, 64, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_fu_133_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln27_fu_153_p2">+, 0, 0, 16, 9, 5</column>
<column name="sub_ln27_fu_139_p2">-, 0, 0, 13, 6, 6</column>
<column name="icmp_ln26_fu_127_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 6, 12</column>
<column name="i_1_fu_56">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_1_cast_reg_228">6, 0, 64, 58</column>
<column name="i_1_fu_56">6, 0, 6, 0</column>
<column name="i_reg_204">6, 0, 6, 0</column>
<column name="mul2_reg_238">64, 0, 64, 0</column>
<column name="y_load_1_reg_218">64, 0, 64, 0</column>
<column name="i_1_cast_reg_228">64, 32, 64, 58</column>
<column name="i_reg_204">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="grp_fu_139_p_din0">out, 64, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="grp_fu_139_p_din1">out, 64, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="grp_fu_139_p_opcode">out, 1, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="grp_fu_139_p_dout0">in, 64, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="grp_fu_139_p_ce">out, 1, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="grp_fu_339_p_din0">out, 64, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="grp_fu_339_p_din1">out, 64, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="grp_fu_339_p_dout0">in, 64, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="grp_fu_339_p_ce">out, 1, ap_ctrl_hs, durbin_Pipeline_VITIS_LOOP_26_3, return value</column>
<column name="k">in, 6, ap_none, k, scalar</column>
<column name="y_address0">out, 6, ap_memory, y, array</column>
<column name="y_ce0">out, 1, ap_memory, y, array</column>
<column name="y_q0">in, 64, ap_memory, y, array</column>
<column name="y_address1">out, 6, ap_memory, y, array</column>
<column name="y_ce1">out, 1, ap_memory, y, array</column>
<column name="y_q1">in, 64, ap_memory, y, array</column>
<column name="alpha_2">in, 64, ap_none, alpha_2, scalar</column>
<column name="z_address0">out, 6, ap_memory, z, array</column>
<column name="z_ce0">out, 1, ap_memory, z, array</column>
<column name="z_we0">out, 1, ap_memory, z, array</column>
<column name="z_d0">out, 64, ap_memory, z, array</column>
</table>
</item>
</section>
</profile>
