// Id := 100664419, Name := Z0.bit Z0.Logix.LogicOps::f55(Z0.bit,Z0.bit,Z0.bit)
// bit f55(bit a, bit b, bit c)
// AggressiveInlining
bit f55(bit a, bit b, bit c)
{
    IL_0000: ldarg.2
    IL_0001: call Z0.bit Z0.Logix.LogicOps::not(Z0.bit)
    IL_0006: ret
}
