Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Sep  8 20:50:52 2020
| Host         : FilipPC running 64-bit major release  (build 9200)
| Command      : report_drc -file TETRIS_Main_drc_routed.rpt -pb TETRIS_Main_drc_routed.pb -rpx TETRIS_Main_drc_routed.rpx
| Design       : TETRIS_Main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 24
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 24         |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net tetris_logic/p_1_out[113] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[113]_i_2/O, cell tetris_logic/board_nxt_reg[113]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net tetris_logic/p_1_out[145] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[145]_i_2/O, cell tetris_logic/board_nxt_reg[145]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net tetris_logic/p_1_out[177] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[177]_i_2/O, cell tetris_logic/board_nxt_reg[177]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net tetris_logic/p_1_out[17] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[17]_i_2/O, cell tetris_logic/board_nxt_reg[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net tetris_logic/p_1_out[209] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[209]_i_2/O, cell tetris_logic/board_nxt_reg[209]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net tetris_logic/p_1_out[241] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[241]_i_2/O, cell tetris_logic/board_nxt_reg[241]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net tetris_logic/p_1_out[273] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[273]_i_2/O, cell tetris_logic/board_nxt_reg[273]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net tetris_logic/p_1_out[305] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[305]_i_2/O, cell tetris_logic/board_nxt_reg[305]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net tetris_logic/p_1_out[337] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[337]_i_2/O, cell tetris_logic/board_nxt_reg[337]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net tetris_logic/p_1_out[369] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[369]_i_2/O, cell tetris_logic/board_nxt_reg[369]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net tetris_logic/p_1_out[401] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[401]_i_2/O, cell tetris_logic/board_nxt_reg[401]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net tetris_logic/p_1_out[433] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[433]_i_2/O, cell tetris_logic/board_nxt_reg[433]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net tetris_logic/p_1_out[465] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[465]_i_2/O, cell tetris_logic/board_nxt_reg[465]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net tetris_logic/p_1_out[497] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[497]_i_2/O, cell tetris_logic/board_nxt_reg[497]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net tetris_logic/p_1_out[49] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[49]_i_2/O, cell tetris_logic/board_nxt_reg[49]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net tetris_logic/p_1_out[529] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[529]_i_2/O, cell tetris_logic/board_nxt_reg[529]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net tetris_logic/p_1_out[561] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[561]_i_2/O, cell tetris_logic/board_nxt_reg[561]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net tetris_logic/p_1_out[593] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[593]_i_2/O, cell tetris_logic/board_nxt_reg[593]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net tetris_logic/p_1_out[625] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[625]_i_2/O, cell tetris_logic/board_nxt_reg[625]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net tetris_logic/p_1_out[657] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[657]_i_2/O, cell tetris_logic/board_nxt_reg[657]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net tetris_logic/p_1_out[689] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[689]_i_2/O, cell tetris_logic/board_nxt_reg[689]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net tetris_logic/p_1_out[721] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[721]_i_2/O, cell tetris_logic/board_nxt_reg[721]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net tetris_logic/p_1_out[753] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[753]_i_2/O, cell tetris_logic/board_nxt_reg[753]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net tetris_logic/p_1_out[81] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[81]_i_2/O, cell tetris_logic/board_nxt_reg[81]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


