platform=xilinx_u250_gen3x16_xdma_3_1_202020_1
debug=1
save-temps=1

[connectivity]
nk=ydma:1:ydma_1
sp=ydma_1.in1:DDR[1]
sp=ydma_1.in2:DDR[2]
sp=ydma_1.out1:DDR[1]
sp=ydma_1.out2:DDR[2]

[profile]
data=all:all:all
