# Info: [9566]: Logging session transcript to file /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test/precision.log
//  Precision RTL Synthesis 2011a.61_64-bit (Production Release) Fri May 20 13:37:48 PDT 2011
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2011, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux koikefor@a405-11 #1 SMP Mon Jan 9 20:49:59 UTC 2012 2.6.32-5-amd64 x86_64
//  
//  Start time Fri Feb 10 11:50:25 2012
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test/precision.log
# COMMAND: open_project /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test/mult_test.psp
# Info: [9574]: Input directory: /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test
# Info: [9575]: Results directory: /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test/mult_test_impl_1/
# Info: [9565]: Appending project transcript to file /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test/mult_test_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test/mult_test_impl_1/precision.log.suppressed
# Info: [15296]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [572]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15320]: Setting Part to: "EP2C35F672C".
# Info: [15321]: Setting Process to: "6".
# Warning: [567]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: /comelec/softs/opt/mentor/precision/current/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [629]: Loading library initialization file /comelec/softs/opt/mentor/precision/current/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [9550]: Activated implementation mult_test_impl_1 in project /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test/mult_test.psp.
open_project /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test/mult_test.psp
# COMMAND: exit -force
# Info: [9530]: Closed project: /stud/users/promo13/koikefor/elec222/tp-system-verilog/precision_test/mult_test.psp.
close_project -discard
exit -force
