@extends('website.layouts.main-2')
@section('page_title', 'Sivaltech - Opportunities Page')


@section('description', 'Sivaltech was founded with a vision of becoming a leading service provider in VLSI and Embedded Software by exceeding expectations on delivery, meeting stringent schedules, demonstrating integrity and intelligence in all our engagements.')




@section('content')

<!--========//:Branding bg part start://=============-->
<div class="explor-page comn-page-wrapper">
    <div class="bg-overly"></div>
    <div class="container">
        <div class="row">
            <div class="col-md-6">
                <h2>Opportunities</h2>
            </div>
            <div class="col-md-6">
                <ol class="breadcrumb">
                    <li class="breadcrumb-item"><a href="/">Home</a></li>
                    <li class="breadcrumb-item"><a href="/career">Careers</a></li>
                    <li class="breadcrumb-item dont">Opportunities</li>
                </ol>
            </div>
        </div>
    </div>
</div>
<!--========//:Page topper part start://=============-->
<div class="page-topper">
    <div class="container">
        <div class="row">
            <div class="col-md-12 ">

                <p class="text-left">
                    <br>
                    Sivaltech is a semiconductor services
                    organization that provides Digital Design, Analog Mixed Signal, Design Verification, Physical
                    Design, DFT, and Embedded Software Solutions to some of the world’s leading semiconductor companies.
                    The environment is fast-paced and requires daily cross-functional interaction along with good
                    communication, planning and execution skills.</p>
                <div class="row ">
                    &nbsp;&nbsp;&nbsp;&nbsp; <h4>Current Openings:</h4><br>
                    <div class="col-md-12">

                        <button class="collapsible">± Lead ASIC Verification Engineers [Ref:106]</button>
                        <div class="content">
                            <h4 style="text-align: left;">
                                Essential Duties and Responsibilities: </h4>
                            <ul style="text-align: left;">
                                <li>Plan the verification of complex digital systems, create a constrained-random
                                    verification environment using System Verilog and UVM

                                </li>
                                <li> Identify and write all types of coverage measures for stimulus and corner-cases

                                </li>
                                <li>Debug tests with design engineers to deliver functionally correct design blocks</li>
                                <li> Close coverage measures to identify verification holes and to show progress towards
                                    tape-out</li>

                            </ul>



                            <h4 style="text-align: left;">
                                Tools : </h4>
                            <p style="text-align: justify;"> VCS, URG, Verdi, System Verilog, Verilog, UVM, DVE </p>
                            <h4 style="text-align: left;">
                                Minimum Education : </h4>
                            <ul style="text-align: left;">

                                <li>Bachelor’s Degree in Electrical Engineering

                                </li>
                                <h4 style="text-align: left;">
                                    Minimum experience : </h4>
                                <ul style="text-align: left;">

                                    <li>Five (5) years

                                    </li>
                                    <li>Position requires five (5) years of post-baccalaureate progressive experience

                                    </li>
                                    <li>Five (5) years of experience must include five (5) years of experience in VCS,
                                        URG, Verdi, System Verilog, Verilog, UVM, DVE

                                    </li>
                                    <li>Employer will conduct background check and reference check

                                    </li>
                                </ul>

                                <h4 style="text-align: left;">
                                    Job Site: </h4>
                                <ul style="text-align: left;">
                                    <li>San Diego, CA</li>
                                    <li>Job may involve working at various unanticipated locations throughout the United
                                        States</li>
                                    <li>Travel required to the extent of relocating to various unanticipated locations
                                        throughout the United States</li>

                                    <li>Please send resumes referencing the aforementioned job title and reference
                                        number to Sivaltech Inc. 6170 Cornerstone Ct. E, Ste 260, San Diego CA 92121.
                                </ul>
                                <hr>

                        </div>
                        <button class="collapsible">± ASIC Verification Engineer [Ref:103]</button>
                        <div class="content">
                            <h4 style="text-align: left;">
                                Essential Duties and Responsibilities: : </h4>
                            <ul style="text-align: left;">

                                <li>Planning the verification of complex digital systems

                                </li>
                                <li> Creating a constrained-random verification environment using System Verilog and UVM

                                </li>
                                <li>Identifying and writing all types of coverage measures for stimulus and corner-cases
                                </li>
                                <li> Debugging tests with design engineers to deliver functionally correct design blocks
                                </li>

                                <li> Closing coverage measures to identify verification holes and to show progress
                                    towards tape-out</li>



                            </ul>





                            <h4 style="text-align: left;">
                                Education Requirements : </h4>
                            <ul style="text-align: left;">

                                <li><b> Required</b> : Bachelor's in Electronics Engineering or related field

                                </li>




                            </ul>

                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li>San Diego, CA</li>
                            </ul>
                            <hr>

                        </div>


                        <button class="collapsible">±
                            Lead ASIC Physical Design Engineers [Ref:102]</button>
                        <div class="content">
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> ASIC Physical Design implementation using IC Compiler;
                                Logic Synthesis, I/O Pad Ring Design, Floor Planning, Placement, CTS, Routing, STA with
                                Timing Closure in Advanced Technology Nodes.Timing closure methodology implementation
                                and sign off, Power grid, Clock tree, and Low-power reduction Implementation methods;
                                Signal integrity fixes with OCV/AOCV/Statistical Timing methods, Physical Verification,
                                Conformal Equivalence Check, Conformal Lower Power (CLP), IR drop analysis, PERL, TCL
                                Scripting for all ASIC Methodology Implementations</p>

                            <h4>Tools:</h4>
                            <p style="text-align: justify;"> PrimeTime SI, PrimeTime PX, Design Compiler–Topographical,
                                Synopsys Formality, RedHawk</p>


                            <h4 style="text-align: left;">
                                Qualification Requirements : </h4>
                            <ul style="text-align: left;">
                                <li> Minimum Education : Bachelor's deegree in Electrical Engineering

                                <li> Minimum experience: Five (5) years

                                </li>
                                <li> Position requires five (5) years of post-baccalaureate experience that is
                                    progressive in nature

                                </li>
                                <li> Five (5) years of experience must include five (5) years of experience in:
                                    PrimeTime SI, PrimeTime PX, Design Compiler–Topographical, Synopsys Formality,
                                    RedHawk

                                </li>

                            </ul>

                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li>San Diego, CA. Job may involve working at various unanticipated locations throughout
                                    the United States. Travel required to the extent of relocating to various
                                    unanticipated locations throughout the United States. Employer will conduct
                                    background check and reference check. Please send resumes referencing the
                                    aforementioned job title and reference number to Sivaltech Inc. 6170 Cornerstone Ct.
                                    E, Ste 260, San Diego CA 92121</li>
                            </ul>
                            <hr>
                        </div>
                        <button class="collapsible">± Design Verification Engineers (DV)</button>
                        <div class="content">
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> Design verification engineers will likely have experience
                                in functional or formal design verification. These candidates are expected to know the
                                essential technical languages, disciplines, and methodologies that are generally tacked
                                to this type of position.</p>


                            <h4 style="text-align: left;">
                                Qualification Requirements : </h4>
                            <ul style="text-align: left;">

                                <li> At least 4 years of experience in ASIC verification including: Verification
                                    methodology using System Verilog, SVA, OVM/ UVM, Vera, or VMM

                                </li>
                                <li> Experience in writing feature based test plans and implementing such test plans
                                    using one of the methodologies listed above

                                </li>
                                <li> Experience running regressions, debugging test failures and achieving test plan
                                    targets

                                </li>
                                <li> Knowledge in hardware description languages (HDL) such as Verilog, SystemVerilog
                                    and VHDL

                                </li>
                                <li> Analytic and debugging skills

                                </li>
                                <li> Strong knowledge of digital design

                                </li>
                                <li> Understanding of Object Oriented Programming (OOP) concepts

                                </li>
                                <li> Experience with Gate Level Simulation, Low Power Verification, Formal Verification
                                    are preferred

                                </li>
                                <li> Familiar with C/C++, Perl, Tcl</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Education Requirements: </h4>
                            <ul style="text-align: left;">
                                <li><b>Required : </b>Bachelor's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and / or related field </li>
                                <li>
                                    <b>Preferred :</b> Master's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and / or related field</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li>Hyderabad, India; Bangalore, India; Silicon Valley, CA; San Diego, CA; Dallas, TX
                                    and Austin, TX</li>
                            </ul>
                            <hr>
                        </div>
                        <button class="collapsible">± Lead ASIC Verification Engineers [Ref:102]</button>
                        <div class="content">
                            <h4 style="text-align: left;">
                                Requirement details:</h4>
                            <ul style="text-align: left;">

                                <li> Write Functional and code coverage, digital design and verification of all areas of
                                    lifecycle

                                </li>
                                <li> Plan and debug tests

                                </li>
                                <li> h4 Development of test cases, checkers, and scoreboards

                                </li>
                                <li> Develop a complete test bench in System Verilog with Universal Verification
                                    Methodology (UVM)

                                </li>
                                <li> Work on simulators like Verilog Compiler Simulator (VCS)

                                </li>
                                <li> Plan for Assertion, Coverage metrics and coverage closure to make sure designs are
                                    verified thoroughly

                                </li>
                                <li> Digital Design and Verification (ASIC & RTL)

                                </li>
                                <li> Work on modem processors and protocols like AHB, AXI and perform design
                                    verification on all areas of verification lifecycle

                                </li>

                            </ul>
                            <h4 style="text-align: left;">
                                Tools: </h4>
                            <ul style="text-align: left;">
                                <li>UVM Methodology, Verilog, System Verilog</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Minimum Education : </h4>
                            <ul style="text-align: left;">
                                <li>Master's degree in Electronics / Electrical Engineering Technology</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Minimum experience : </h4>
                            <ul style="text-align: left;">
                                <li>[Two (2) years] Two (2) years of experience must include two (2) years of experience
                                    in: UVM Methodology, Verilog, System Verilog. Employer will conduct background check
                                    and reference check</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Job Site : </h4>
                            <ul style="text-align: left;">
                                <li>San Diego, CA. Job may involve working at various unanticipated locations throughout
                                    the United States. Travel required to the extent of relocating to various
                                    unanticipated locations throughout the United States. Please send resumes
                                    referencing the aforementioned job title and reference number to Sivaltech Inc. 6170
                                    Cornerstone Ct. E, Ste 260, San Diego CA 92121</li>
                            </ul>

                            <hr>
                        </div>
                        <button class="collapsible">± RTL / Digital Design Engineers (RTL)</button>
                        <div class="content">
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> RTL/Digital design engineers will design and implementation
                                of SoC, Peripherals, Graphics, Modem, Bus and Network-on-chip cores. These candidates
                                will understand and work on all aspects of the VLSI development cycle such as
                                architecture, micro architecture, Synthesis/PD interaction and design convergence and
                                actively work with various core, verification, and physical design teams across multiple
                                sites. They will perform RTL design, simulation, synthesis, timing analysis, lint check,
                                clock domain crossing check, conformal low power check, and formal verification.</p>


                            <h4 style="text-align: left;">
                                Qualification Requirements : </h4>
                            <ul style="text-align: left;">

                                <li> 4-10 years of solid experience in digital front-end design

                                </li>
                                <li> Expertise in RTL coding in Verilog/VHDL/SV

                                </li>
                                <li> Familiarity with various bus protocols like AHB, AXI is highly desired

                                </li>
                                <li> Experience in low power design methodology and clock domain crossing designs

                                </li>
                                <li> Experience in Spyglass Lint/CDC checks and waiver creation

                                </li>
                                <li> Experience in formal verification with Cadence LEC

                                </li>
                                <li> Understanding of full RTL to GDS flow

                                </li>
                                <li> Experience in mobile Multimedia/Camera design is a plus

                                </li>
                                <li> DSP /ISP knowledge is a plus</li>
                                <li> Working knowledge of timing closure is a plus</li>
                                <li> Expertise in Perl, TCL language is a plus</li>
                                <li> Expertise in post-Si debug is a plus</li>
                                <li> Good documentation skills & ability to create unit level test plans</li>

                            </ul>
                            <h4 style="text-align: left;">
                                Education Requirements: </h4>
                            <ul style="text-align: left;">
                                <li><b>Required : </b>Bachelor's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and / or related field </li>
                                <li>
                                    <b>Preferred :</b> Master's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and / or related field</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li>Hyderabad, India; Bangalore, India; Silicon Valley, CA; San Diego, CA; Dallas, TX
                                    and Austin, TX</li>
                            </ul>
                            <hr>
                        </div>
                        <button class="collapsible">± Physical Design Engineers (PD)</button>
                        <div class="content">
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> Physical design engineers are ideally creative, motivated,
                                energetic, pleasant to work with, and put the needs of the team first. These candidates
                                will be responsible for designs and test structures in RTL and GDSII as well as support
                                areas regarding lint/cdc/P&R/Physical. These candidates may also participate in flow for
                                advance process nodes ranging from 28nm and beyond. Supporting any EDA tool bench
                                marking activities may be needed from time to time.</p>


                            <h4 style="text-align: justify;">
                                Qualification Requirements : </h4>
                            <p style="text-align: justify;"> 4+ years of industry experience in the following technical
                                areas :</p>
                            <ul style="text-align: left;">

                                <li> Physical design implementation (Floorplanning, CTS, and/or STA) in advanced
                                    technologies

                                </li>
                                <li> STA tool and timing closure methodologies

                                </li>
                                <li> Power grid, clock tree, and low-power reduction implementation methods

                                </li>
                                <li> Signal integrity and timing closure issues such as OCV/AOCV/Statistical Timing

                                </li>
                                <li> Floorplanning, Placement, and/or CTS

                                </li>
                                <li> Physical Verification, Conformal Low Power (CLP), IR drop analysis, and Formal
                                    Verification

                                </li>
                                <li> Programming and scripting skills (Tcl, perl and/or C)

                                </li>
                                <li> Clock tree analysis and optimization

                                </li>
                                <li> Strong verbal and written communication skills</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Education Requirements: </h4>
                            <ul style="text-align: left;">
                                <li><b>Required : </b>Bachelor's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field</li>
                                <li><b>Preferred : </b> Master's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field
                                </li>
                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li> Hyderabad, India; Bangalore, India; Silicon Valley, CA; San Diego, CA; Dallas, TX
                                    and Austin, TX</li>
                            </ul>
                            <hr>
                        </div>
                        <button class="collapsible">± DFT Engineers (DFT)</button>
                        <div class="content">
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> DFT engineers will be responsible for DFT architecture and
                                test methodology definition, and driving implementation primarily for Scan-based (ATPG)
                                testing of high-end SoCs.
                                These candidates likely lead a team DFT design and ATPG engineers and programmers to
                                define DFT structures and tool flows needed for testing next-generation high-end server
                                SoC products and drive their successful implementation. In addition to work within a DFT
                                team, these candidates will work with hardware design teams to ensure successful
                                implementation of various DFT structures in RTL, and they will work with SoC
                                implementation teams on synthesis, physical design, clocking, timing, and design
                                verification.
                            </p>
                            <p style="text-align: justify;"> These candidates will also work with Product and Test
                                Engineering (PTE) teams to drive successful bring-up of test vectors on ATE platforms.
                                This role will span from current to future SoC products, and as such candidate
                                activities will include strategy, design, methodology, and test execution. These
                                candidates will interface with internal tool development teams and will be responsible
                                for driving synergies that facilitate test insertion, clock design, and vector
                                development automation. Finally, these candidates will work with tool vendors, such as
                                Mentor Graphics and Synopsys, to define and integrate tool capabilities (particularly
                                DFT insertion and ATPG) needed to implement and roll out DFT strategies.
                            </p>
                            <p style="text-align: justify;"> Responsibilities include: Test strategy definition, DFT
                                Architecture for large multi-core server chips, Logic specification and RTL design of
                                DFT IP Software specification, DFT team leadership of related activities, ATPG test
                                planning (including coverage, test time, test memory footprint on ATE Coordinates,
                                cross-functional front-to-back SoC implementation and verification of DFT structures),
                                and Bring-up of ATPG patterns on ATE.
                            </p>


                            <h4 style="text-align: justify;">
                                Qualification Requirements : </h4>
                            <p style="text-align: justify;">3+ years of experience in the following technical areas :
                            </p>
                            <ul style="text-align: left;">

                                <li> Defining and executing DFT-related tool flows, spanning insertion, ATPG, as well as
                                    DFT requirements in front-to-back SoC implementation flows

                                </li>
                                <li> Test vector planning for bring-up and production, and hand-on ATE bring-up
                                    experience

                                </li>
                                <li> Achieving high coverage via SAF, TDF, as well as knowledge of other techniques such
                                    as Small Delay Defects, Path testing, LOC/LOS, etc.

                                </li>
                                <li> Tessent, DFTC, TCL/PERL, IEEE 1149 and 1687, Primetime, SpyGlass, Verilog
                                    simulation including SDF, and Advantest ATE

                                </li>
                                <li> Architecting automation strategies that align with third party DFT tools and
                                    creating further efficiencies

                                </li>
                                <li> Leading large DFT/ATPG teams

                                </li>
                                <li> Defining/bring-up of DFT architecture including hierarchical core/chip based flows
                                    and pattern retargeting

                                </li>
                                <li> Experience with large device test on ATE and with architecting DFT strategies in
                                    support of multi-core and parallel testing

                                </li>

                            </ul>
                            <h4 style="text-align: left;">
                                Education Requirements: </h4>
                            <ul style="text-align: left;">
                                <li><b>Required : </b>Bachelor's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field</li>
                                <li><b>Preferred : </b> Master's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field
                                </li>
                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li> Hyderabad, India; Bangalore, India; Silicon Valley, CA; San Diego, CA; Dallas, TX
                                    and Austin, TX</li>
                            </ul>
                            <hr>
                        </div>
                        <button class="collapsible">± Synthesis & STA Engineers</button>
                        <div class="content">
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> Synthesis & STA engineers will perform RTL Synthesis to
                                achieve the best Performance/Power/Area of the designs, DFT insertions that include
                                MBIST and SCAN, setup Timing Constraints for functional and Test Modes, and Validation.
                                These candidates will create Power Intent for the designs and verify power intent on
                                RTL, run static Low-Power checks on gate level netlists, Verify Logic Equivalency Checks
                                between RTL to Gates and Gates to Gates, setup signoff Static Timing Analysis and ECO
                                flows and achieve timing closure working with the Design/DFT/PD teams, run Power
                                Analysis and estimate power at RTL level, run Sign off Power Analysis on the P&R data,
                                support the DV team to enable gate level simulations with SDF and UPF aware simulations,
                                and support functional eco rollout with automated ECO flows.
                            </p>



                            <h4 style="text-align: justify;">
                                Qualification Requirements : </h4>

                            <ul style="text-align: left;">

                                <li> Minimum 3 years of experience

                                </li>
                                <li> Experience with Synopsys tools for ASIC Synthesis and Timing Constraints and DFT
                                    implementation that includes MBIST and Scan

                                </li>
                                <li> Experience with sign-off Static Timing Analysis, Logic equivalency checks, and
                                    Static Low Power Checks

                                </li>
                                <li> Experience with Verilog and System Verilog

                                </li>
                                <li> RTL design experience with Perl/TCL/Makefile scripting

                                </li>
                                <li> Experience with Power Analysis using Power Artist and PTPX

                                </li>
                                <li> Experience with full-chip static timing analysis through tapeout, gate level
                                    simulations, and Functional ECO implementation with Automated flows

                                </li>


                            </ul>
                            <h4 style="text-align: left;">
                                Education Requirements: </h4>
                            <ul style="text-align: left;">
                                <li><b>Required : </b>Bachelor's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field</li>
                                <li><b>Preferred : </b> Master's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field
                                </li>
                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li> Hyderabad, India; Bangalore, India; Silicon Valley, CA; San Diego, CA; Dallas, TX
                                    and Austin, TX</li>
                            </ul>
                            <hr>
                        </div>
                        <button class="collapsible">± Post-Silicon Validation Engineers</button>
                        <div class="content">
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> Post-Silicon validation engineers will be self-motivated
                                and will perform post-Silicon device level and system level validation and debugging.
                                These candidates will need to have strong SW development background and should have
                                worked in firmware development for complex SoCs-. Working experience with ARM debugger,
                                CoreSight, JTAG, Lauterbach Trace 32 are required. The ideal candidate should leverage
                                their knowledge and experience to provide leadership, technical guidance, and proper
                                execution of silicon validation
                            </p>



                            <h4 style="text-align: justify;">
                                Qualification Requirements : </h4>

                            <ul style="text-align: left;">

                                <li> 4+ years of experience in embedded software/silicon validation

                                </li>
                                <li> Experience with writing and reviewing validation test plans

                                </li>
                                <li> Experience with creating validation suite and building automation

                                </li>
                                <li> Experience with development of directed, random, and pseudo-random diagnostics for
                                    validation in compliance with Silicon specifications

                                </li>
                                <li> Debug of diagnostics on various platforms using JTAG, Logic Analyzers,
                                    Oscilloscopes and similar equipment will be required

                                </li>
                                <li> Interaction with various engineering teams (e.g. systems, hardware design, design
                                    validation, software engineers, & test engineering) in test-environment bring-up &
                                    development in order to meet team goals and resolve problems in a timely, effective
                                    and professional manner will be required

                                </li>
                                <li> ARM System-On-Chip Pre-Silicon emulation and Post-Silicon ASIC Validation
                                    experience related to board bring up and debug

                                </li>
                                <li> Experience with assembly and C programming

                                </li>

                                <li> Have hands on experience of SOC architecture, micro-processor verification, and
                                    silicon debug environments

                                </li>
                                <li> Hands on experience of processor programming and simulation

                                </li>



                            </ul>
                            <h4 style="text-align: left;">
                                Education Requirements: </h4>
                            <ul style="text-align: left;">
                                <li><b>Required : </b>Bachelor's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field</li>
                                <li><b>Preferred : </b> Master's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field
                                </li>
                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li> Hyderabad, India; Bangalore, India; Silicon Valley, CA; San Diego, CA; Dallas, TX
                                    and Austin, TX</li>
                            </ul>
                            <hr>
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> Post-Silicon validation engineers will be self-motivated
                                and will perform post-Silicon device level and system level validation and debugging.
                                These candidates will need to have strong SW development background and should have
                                worked in firmware development for complex SoCs-. Working experience with ARM debugger,
                                CoreSight, JTAG, Lauterbach Trace 32 are required. The ideal candidate should leverage
                                their knowledge and experience to provide leadership, technical guidance, and proper
                                execution of silicon validation
                            </p>



                            <h4 style="text-align: justify;">
                                Qualification Requirements : </h4>

                            <ul style="text-align: left;">

                                <li> 4+ years of experience in embedded software/silicon validation

                                </li>
                                <li> Experience with writing and reviewing validation test plans

                                </li>
                                <li> Experience with creating validation suite and building automation

                                </li>
                                <li> Experience with development of directed, random, and pseudo-random diagnostics for
                                    validation in compliance with Silicon specifications

                                </li>
                                <li> Debug of diagnostics on various platforms using JTAG, Logic Analyzers,
                                    Oscilloscopes and similar equipment will be required

                                </li>
                                <li> Interaction with various engineering teams (e.g. systems, hardware design, design
                                    validation, software engineers, & test engineering) in test-environment bring-up &
                                    development in order to meet team goals and resolve problems in a timely, effective
                                    and professional manner will be required

                                </li>
                                <li> ARM System-On-Chip Pre-Silicon emulation and Post-Silicon ASIC Validation
                                    experience related to board bring up and debug

                                </li>
                                <li> Experience with assembly and C programming

                                </li>

                                <li> Have hands on experience of SOC architecture, micro-processor verification, and
                                    silicon debug environments

                                </li>
                                <li> Hands on experience of processor programming and simulation

                                </li>



                            </ul>
                            <h4 style="text-align: left;">
                                Education Requirements: </h4>
                            <ul style="text-align: left;">
                                <li><b>Required : </b>Bachelor's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field</li>
                                <li><b>Preferred : </b> Master's in Computer Engineering, Computer Science, Electrical
                                    Engineering, and/or related field
                                </li>
                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li> Hyderabad, India; Bangalore, India; Silicon Valley, CA; San Diego, CA; Dallas, TX
                                    and Austin, TX</li>
                            </ul>
                            <hr>
                        </div>
                        <button class="collapsible">± Embedded Systems Engineers</button>
                        <div class="content">
                            <h1>IoT/Wearables </h1>
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> IoT/Wearables embedded systems engineers will be a part of
                                a team of developers with expertise in low-level device driver software and HW/SW
                                interfaces. The candidates are proficient in C, and JTAG based hardware debugger
                                (preferably Lauterbach usage) knowledge is required. These candidates will need a very
                                good understanding of ARMv7/ARMv8/x86 architectures and will need to know how to utilize
                                off-target development and debugging platforms in-addition to on target development.
                                Strong familiarity and understanding of Operating System internals, RTOS Internals and
                                Linux Internals is very useful. These candidates will work with minimal supervision,
                                perform task definition, and work breakdown including time estimation as well as create,
                                document and execute detailed test plans. These candidates will work closely with
                                hardware design engineers to successfully drive projects to completion.
                            </p>



                            <h4 style="text-align: justify;">
                                Qualification Requirements : </h4>

                            <ul style="text-align: left;">

                                <li> 2 - 6 years of development and test experience in embedded software and firmware

                                </li>
                                <li> Experience in RTOS and Linux internals

                                </li>
                                <li> Experience in ARM/x86 internals

                                </li>
                                <li> Good working experience in using IAR/Keil development environment

                                </li>
                                <li> Good experience in C programming

                                </li>




                            </ul>
                            <h4 style="text-align: left;">
                                Education Requirements: </h4>
                            <ul style="text-align: left;">
                                <li><b>Required : </b>Bachelor's in Computer Engineering, Computer Science and / or
                                    Electrical Engineering</li>
                                <li><b>Preferred : </b> Master's in Computer Engineering, Computer Science and / or
                                    Electrical Engineering
                                </li>
                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li> Bangalore, India & Hyderabad, India</li>
                            </ul>


                            <h1>Storage </h1>
                            <h4>Job Function:</h4>
                            <p style="text-align: justify;"> Storage embedded systems engineers will be talented,
                                motivated and experienced. These candidates will have expertise in SAS/SATA/NVMe/UFS and
                                will need a very good understanding of SAS/SATA/NVMe/UFS protocol. These individuals
                                need to know how to utilize off-target development and debugging platforms in-addition
                                to on target development. Strong familiarity and understanding of Operating System
                                internals, Linux Internals, and RTOS will be very useful. These candidates will work
                                with minimal supervision, perform task definition, and work breakdown including time
                                estimation as well as create, document and execute detailed test plans. These candidates
                                will work closely with hardware design engineers to successfully drive projects to
                                completion.
                            </p>



                            <h4 style="text-align: justify;">
                                Qualification Requirements : </h4>

                            <ul style="text-align: left;">

                                <li> 2 – 6 years of development and test experience in storage firmware

                                </li>
                                <li> Experience with SAS/SATA/NVMe front end and back end firmware

                                </li>
                                <li> Experience with SAS/SATA/NVMe protocol

                                </li>
                                <li> Experience in FTL, Wear-levelling and garbage collection algorithms

                                </li>
                                <li> Good working experience in using ARM developer studio

                                </li>
                                <li> Good experience in C programming

                                </li>
                                <li> Experience with RTOS (ThreadX) internals

                                </li>




                            </ul>
                            <h4 style="text-align: left;">
                                Education Requirements: </h4>
                            <ul style="text-align: left;">
                                <li><b>Required : </b>Bachelor's in Computer Engineering, Computer Science and / or
                                    Electrical Engineering</li>
                                <li><b>Preferred : </b> Master's in Computer Engineering, Computer Science and / or
                                    Electrical Engineering
                                </li>
                            </ul>
                            <h4 style="text-align: left;">
                                Location: </h4>
                            <ul style="text-align: left;">
                                <li> Bangalore, India & Hyderabad, India</li>
                            </ul>
                            <hr>
                        </div>

                        <button class="collapsible">± Business Analysts [Ref:101]</button>
                        <div class="content">
                            <h4 style="text-align: left;">
                                Requirement details:</h4>
                            <ul style="text-align: left;">

                                <li> Research, analyze components and chips in semiconductors for use in
                                    telecommunication, networking, storage and graphic industry

                                </li>
                                <li> Creating the marketing plans

                                </li>
                                <li> Monitor current market trends and opportunities

                                </li>
                                <li> Competitive analysis of ASIC/semiconductor design services marketplace

                                </li>
                                <li> Meet different customers worldwide to establish partnerships with
                                    ASIC/semiconductor associations and vendors, participate in trade shows, electronic
                                    exhibitions and present company services and products to different global customers

                                </li>
                                <li> Responsible for the sales forecast and growth of company business multifold

                                </li>
                                <li> Analyze new business opportunities to win ASIC Design contracts evaluate marketing
                                    opportunities for company services and product portfolios

                                </li>


                            </ul>
                            <h4 style="text-align: left;">
                                Tools: </h4>
                            <ul style="text-align: left;">
                                <li>Simaccel, Logic Analyzers/Oscilloscopes, VCS Simulation, Palladium Emulators</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Minimum Education : </h4>
                            <ul style="text-align: left;">
                                <li>Master’s degree in Business Administration</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Minimum experience : </h4>
                            <ul style="text-align: left;">
                                <li> [Two (2) years] - Two (2) years of experience must include two (2) years of
                                    experience in: Simaccel, Logic Analyzers/Oscilloscopes, VCS Simulation, Palladium
                                    Emulators. Employer will conduct background check and reference check</li>
                            </ul>
                            <h4 style="text-align: left;">
                                Job Site : </h4>
                            <ul style="text-align: left;">
                                <li>San Diego, CA. Job may involve working at various unanticipated locations throughout
                                    the United States. Travel required to the extent of relocating to various
                                    unanticipated locations throughout the United States. Please send resumes
                                    referencing the aforementioned job title and reference number to Sivaltech Inc. 6170
                                    Cornerstone Ct. E, Ste 260, San Diego CA 92121</li>
                            </ul>

                            <hr>

                        </div>



                    </div>

                </div>
            </div>
        </div>
    </div>
</div>

<!--========//:Share Project part start://=============-->
<div class="share-project">
    <div class="container">
        <div class="row">
            <div class="col-md-12 col-lg-12">
                <div class="section-title">
                    <h4>Contact Us<br>
                        <a href="mailto:hr@sivaltech.com">
                            <font color="#064b78">hr@sivaltech.com</font>
                        </a></h4>
                </div>
                <ul class="social-media">
                    <li><a href="https://www.facebook.com/sivaltech/"><i class="fab fa-facebook-f"></i></a></li>

                    <li><a
                            href="https://www.linkedin.com/company/sivaltech-inc?trk=tyah&trkInfo=clickedVertical%3Acompany%2CclickedEntityId%3A12906613%2Cidx%3A2-1-3%2CtarId%3A1477115489443%2Ctas%3Asivaltech"><i
                                class="fab fa-linkedin-in"></i></a></li>

                </ul>
            </div>
        </div>
    </div>
</div>



@section('script')
<script>
    var coll = document.getElementsByClassName("collapsible");
    var i;

    for (i = 0; i < coll.length; i++) {
        coll[i].addEventListener("click", function () {
            this.classList.toggle("active");
            var content = this.nextElementSibling;
            if (content.style.display === "block") {
                content.style.display = "none";
            } else {
                content.style.display = "block";
            }
        });
    }
</script>
@parent


@endsection
@stop