{\rtf1\ansi\ansicpg1252\uc1 \deff0\deflang1033\deflangfe1033{\fonttbl{\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f16\froman\fcharset0\fprq2{\*\panose 02020404030301010803}Garamond;}{\f113\froman\fcharset238\fprq2 Garamond CE;}{\f114\froman\fcharset204\fprq2 Garamond Cyr;}{\f116\froman\fcharset161\fprq2 Garamond Greek;}{\f117\froman\fcharset162\fprq2 Garamond Tur;}
{\f118\froman\fcharset186\fprq2 Garamond Baltic;}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;
\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\stylesheet{\nowidctlpar\adjustright \fs20 \snext0 Normal;}{\*\cs10 
\additive Default Paragraph Font;}{\*\cs15 \additive \ul\cf2 \sbasedon10 Hyperlink;}}{\info{\title Dordt College Engineering Department}{\author Authorized Gateway Customer}{\operator Douglas F. De Boer}{\creatim\yr2007\mo1\dy11\hr10\min1}
{\revtim\yr2010\mo1\dy11\hr11\min54}{\printim\yr1999\mo8\dy26\hr16\min11}{\version23}{\edmins165}{\nofpages2}{\nofwords774}{\nofchars4414}{\*\company  }{\nofcharsws0}{\vern113}}\margl1440\margr1440\margt864\margb864 
\widowctrl\ftnbj\aenddoc\hyphcaps0\formshade\viewkind1\viewscale92 \fet0\sectd \linex0\endnhere\sectdefaultcl {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl3
\pndec\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang{\pntxta )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}
{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}\pard\plain \qc\widctlpar\adjustright 
\fs20 {\b\f16\fs40 Dordt College Engineering Department
\par EGR 304, Embedded Microcomputer Systems\line }{\f16\fs24 (Formerly, \ldblquote Microprocessor Interfacing\rdblquote )
\par }\pard \qc\sa120\widctlpar\adjustright {\f16\fs24 Spring Semester, 2010
\par }\trowd \trgaph108\trleft-108 \clvertalt\cltxlrtb \cellx1620\clvertalt\cltxlrtb \cellx9450\pard \sb60\widctlpar\intbl\adjustright {\b\f16 2008-09\line Catalog\line Data:\cell EGR 304  Embedded Microcomputer Systems (4 credit hours)}{\f16 
  A course on the design of microcontroller-based systems and the associated software and hardware.  Software issues such as modular design, interrupt driven I/O, and design for reliability are 
covered.  Hardware issues such as serial and parallel interfacing, bus structures, grounding and shielding, and D/A and A/D conversions are also studied.  Lab exercises provide design experience using a particular microcontroller or soft processor foundat
ion in an FPGA.  Prerequisites: Engineering 204, 220, Computer Science 110 or 111 or by permission of the instructor.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\trowd \trgaph108\trleft-108 \clvertalt\cltxlrtb \cellx1620\clvertalt\cltxlrtb 
\cellx9450\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Textbooks:\cell }{\f16 A traditional textbook is not used in lieu of readings assigned from the Internet.  \cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard 
\sb60\widctlpar\intbl\adjustright {\b\f16 References:\cell }{\f16 AVR Butterfly Evaluation Kit User Guide (and other related documents)
\par Altera, NIOS II Processor Reference Manual (and other related documents)
\par Sedra and Smith, }{\i\f16 Microelectronic Circuits}{\f16 , Oxford
\par William Stallings, }{\i\f16 Data and Computer Communications
\par }{\f16 Circuit Cellar Magazine and Circuit Cellar Online (http://www.circuitcellar.com)\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Instructor:\cell }{\f16 
Douglas F. De Boer, Professor of Engineering, }{\field\flddirty{\*\fldinst {\f16  HYPERLINK "http://homepages.dordt.edu/~ddeboer" }{\f16 {\*\datafield 
00d0c9ea79f9bace118c8200aa004ba90b0200000003000000e0c9ea79f9bace118c8200aa004ba90b4800000068007400740070003a002f002f0068006f006d006500700061006700650073002e0064006f007200640074002e006500640075002f007e0064006400650062006f0065007200000000000000000000000000
00}}}{\fldrslt {\cs15\f16\ul\cf2 http://homepages.dordt.edu/~ddeboer}}}{\f16  \line Office Phone: 722-6245; Office location: SB237  (Office hours posted on homepage, or just call.)\line E-mail ddeboer@dordt.edu,  Home Phone: }{\f16\fs16 
seven-two-two-fourteen-fourteen}{\f16 , please call before 10 PM.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Goals:\cell }{\i\f16 Creational Structure}{\f16 
:  Students will design a system that uses an embedded processor.  The design will incorporate polled or interrupt driven input/output and a sensor to measure a physical quantity such as temperature, pressure, etc.  This is a primary goal of this course.

\par }{\i\f16 Contemporary Response}{\f16 :  Students will consider the application of norms for the design of appropriate ergonomics for an I/O interface.
\par }{\i\f16 Creational Development}{\f16 :  Students will study the historical development of some standards, such as for serial interfacing, and reflect on how these past developments now influence modern trends in computer engineering.  \cell }\pard 
\widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Prerequisites by topic:\cell }{\f16 
Linear circuit analysis, elementary electronics, and digital logic circuits.  Some experience with microprocessors is assumed but proficiency is not assumed.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {
\b\f16 Laboratory:\cell }{\f16 One or two design projec
ts will be completed, each with a formal written report.  Design projects may be proposed by the students but must be approved in advance by the instructor.  Some laboratory time may be used to present project management and presentation techniques.  Grou
n
ds for lab project approval are based on the scope of the project and the relation of the project to the lecture material in class.  Depending on the scope of the project work undertaken, there usually will also be a number of short lab exercises with inf
ormal reports graded as homework.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Computer use:\cell }{\f16 
A cross assembler or compiler will be used to support the microprocessor or microcontroller used in the lab, or else a language such as C may be used, as appropriate to the projects selected by the students. 
 Students are encouraged (but not required) to use programs such as Mathcad or Matlab for homework solutions where appropriate.  \cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 courses@dordt\cell }{
\f16 Most assignments and handouts are available via Dordt\rquote s course management system, \ldblquote courses@dordt.\rdblquote   The logon U
RL is http://courses.dordt.edu.  Use your Dordt College network user ID and password.  Portions of this information are available to the world via a public web portal at http://homepages.dordt.edu/~ddeboer/S10/304S10.HTM\cell }\pard 
\widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Academic Integrity\cell }{\f16 Students must do their own work.  More detail on this policy can be found on the web at }{\field\flddirty{\*\fldinst {\f16 
 HYPERLINK "http://homepages.dordt.edu/~ddeboer/S10/HWSTDS10.HTM#DYOW" }{\f16 {\*\datafield 
00d0c9ea79f9bace118c8200aa004ba90b020000000b000000e0c9ea79f9bace118c8200aa004ba90b6a00000068007400740070003a002f002f0068006f006d006500700061006700650073002e0064006f007200640074002e006500640075002f007e0064006400650062006f00650072002f005300310030002f004800
57005300540044005300310030002e00480054004d00000005000000440059004f0057000000000000004cffff004cffff}}}{\fldrslt {\cs15\f16\ul\cf2 http://homepages.dordt.edu/~ddeboer/S10/HWSTDS10.HTM#DYOW}}}{\f16 .  See the section headed \ldblquote Do Your Own Work.
\rdblquote   This policy applies to the whole course, not just homework.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Accommodations:\cell }\pard \sb60\sa120\widctlpar\intbl\adjustright {\f16 
Students who require assistance or accommodations based on the impact of disability must contact the Coordinator of Services for Students with Disabilities, Marliss \line Van Der Zwaag, to 
access accommodations.  Telephone 722-6490, e-mail mvdzwaag@dordt.edu\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\trowd \trgaph108\trleft-108 \clvertalt\cltxlrtb \cellx1620\clvertalt\cltxlrtb \cellx9450\pard \sb60\widctlpar\intbl\adjustright {
\b\f16 Means of \line Evaluation:\cell }{\f16 Homework (10%), Two Tests (20% each) Laboratory Project(s) (26%), Final Exam (24%)\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sa80\widctlpar\adjustright {\f1\fs2 
\par }\pard \qc\widctlpar\adjustright {\b\f16\fs44 \page }{\b\f16\fs40 Dordt College Engineering Department
\par EGR 304, Embedded Microcomputer Systems
\par }{\f16\fs24 (Formerly, \ldblquote Microprocessor Interfacing\rdblquote )}{\b\f16\fs40 \line Course Outline
\par }\pard \qc\sa240\widctlpar\adjustright {\f16\fs24 Spring Semester, 2010
\par }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrb\brdrs\brdrw30 \clshdng2000\cltxlrtb \cellx2430\clvertalt\clbrdrb\brdrs\brdrw30 \clshdng2000\cltxlrtb \cellx7380\clvertalt\clbrdrb\brdrs\brdrw30 \clshdng2000\cltxlrtb \cellx9540\pard 
\sb120\widctlpar\intbl\adjustright {\f16\fs24 Dates\line (each row is a week)\cell Class  (Timing is approximate.  Adjustments are usually needed to facilitate lab work, etc.)\cell Laboratory \line (Example Schedule)\cell }\pard 
\widctlpar\intbl\adjustright {\f16\fs24 \row }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx2430\clvertalt\cltxlrtb \cellx7380\clvertalt\clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx9540\pard \sb100\widctlpar\intbl\adjustright {
\f16\fs24 1/12 14\cell Introduction: \line Review of assembly language programming:  \cell Initial Set-up of AVR environment\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrb
\brdrs\brdrw15 \cltxlrtb \cellx2430\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx7380\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx9540\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 1/21\line (}{
\f16\fs18 no class 1/19, optional:\line Sencore Symposium)}{\f16\fs24 \cell Programming\cell Basic digital I/O,\line reading and writing bits\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 
1/26, 28\cell Parallel interfacing\cell Transmission Lines\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 2/2, 4\cell Parallel I/O devices\cell Project I (5 weeks)\cell }\pard 
\widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 2/9, 11\cell Serial Interfacing and RS-232\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {
\f16\fs24 2/16, 18\cell Ch. 7. Serial Interfacing\emdash \line RS-232 and similar schemes, \line }{\b\f16\fs24 Test #1, Thursday 2/18}{\f16\fs24 \cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {
\f16\fs24 2/23, 25\cell Serial Interfacing\emdash Ethernet \cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 3/2, 3/4\cell Serial Interfacing\emdash USB (not in the text)  \cell \cell 
}\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 3/9, 11\line }{\f16\fs18 (no class 3/16, 18, spring break)}{\f16\fs24 \cell Memory Interfacing\cell (no lab on 3/12 or 3/19, Spring Break)\cell 
}\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 3/23-25\cell Analog interfacing, A/D\cell Project II (5 weeks)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard 
\sb100\widctlpar\intbl\adjustright {\f16\fs24 4/1\line }{\f16\fs18 (no class 3/30, assessment day)}{\f16\fs24 \cell Analog interfacing, D/A\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {
\f16\fs24 4/6, 8\cell Position encoders\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 4/13, 15\cell Motor control\line }{\b\f16\fs24 Test #2, Tuesday 4/13}{\f16\fs24 \cell \cell }\pard 
\widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 4/20, 22\cell Review and project discussion\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {
\f16\fs24 4/27, 29\cell Review\cell (possible short lab)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrt\brdrs\brdrw15 \cltxlrtb \cellx2430\clvertalt\clbrdrt\brdrs\brdrw15 \cltxlrtb \cellx7380
\clvertalt\clbrdrt\brdrs\brdrw15 \cltxlrtb \cellx9540\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Exam Week\cell }{\b\f16\fs24 Final Exam, \line Monday 5/3, 1:15 \endash   3:15 PM\cell }{\f16\fs24 \cell }\pard \widctlpar\intbl\adjustright {
\f16\fs24 \row }\pard \widctlpar\adjustright {\fs16 
The class schedule may vary considerably to accommodate new hardware and software and student interests and abilities.  The lab is intended to be mostly open-ended and project oriented.  This implies that content may also be added to or deleted from the c
ourse as needed to accommodate this flexibility.  
\par }}