/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sat Jul 16 03:09:59 2016
 *                 Full Compile MD5 Checksum  c67432c6c20f2afbcffe6eac2d8ee82b
 *                     (minus title and desc)
 *                 MD5 Checksum               4f55c4aac1500ad6cc55490046d0d006
 *
 * lock_release:   r15414
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1066
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_GENET_0_INTRL2_0_H__
#define BCHP_GENET_0_INTRL2_0_H__

/***************************************************************************
 *GENET_0_INTRL2_0
 ***************************************************************************/
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS         0x00b60200 /* [RO] CPU interrupt Status Register */
#define BCHP_GENET_0_INTRL2_0_CPU_SET            0x00b60204 /* [WO] CPU interrupt Set Register */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR          0x00b60208 /* [WO] CPU interrupt Clear Register */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS    0x00b6020c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET       0x00b60210 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR     0x00b60214 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS         0x00b60218 /* [RO] PCI interrupt Status Register */
#define BCHP_GENET_0_INTRL2_0_PCI_SET            0x00b6021c /* [WO] PCI interrupt Set Register */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR          0x00b60220 /* [WO] PCI interrupt Clear Register */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS    0x00b60224 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET       0x00b60228 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR     0x00b6022c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: CPU_STATUS :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_reserved0_MASK            0xf8000000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_reserved0_SHIFT           27

/* GENET_0_INTRL2_0 :: CPU_STATUS :: port_falling_edge_intr [26:26] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_port_falling_edge_intr_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_port_falling_edge_intr_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_port_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: port_rising_edge_intr [25:25] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_port_rising_edge_intr_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_port_rising_edge_intr_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_port_rising_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: mdio_error_intr [24:24] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_mdio_error_intr_MASK      0x01000000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_mdio_error_intr_SHIFT     24
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_mdio_error_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: mdio_done_intr [23:23] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_mdio_done_intr_MASK       0x00800000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_mdio_done_intr_SHIFT      23
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_mdio_done_intr_DEFAULT    0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_rx_intr_MASK     0x00200000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_rx_intr_SHIFT    21
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_rx_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_tx_intr_MASK     0x00080000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_tx_intr_SHIFT    19
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_eee_tx_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: tdma_buffer_done_intr [18:18] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_tdma_buffer_done_intr_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_tdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: tdma_packet_done_intr [17:17] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_tdma_packet_done_intr_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_tdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_tdma_multi_buffer_done_intr_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_tdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: rdma_buffer_done_intr [15:15] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rdma_buffer_done_intr_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: rdma_packet_done_intr [14:14] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rdma_packet_done_intr_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rdma_multi_buffer_done_intr_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: mpd_r_intr [12:12] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_mpd_r_intr_MASK           0x00001000
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_mpd_r_intr_SHIFT          12
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_mpd_r_intr_DEFAULT        0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: hfb_mm_intr [11:11] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_hfb_mm_intr_MASK          0x00000800
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_hfb_mm_intr_SHIFT         11
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_hfb_mm_intr_DEFAULT       0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: hfb_sm_intr [10:10] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_hfb_sm_intr_MASK          0x00000400
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_hfb_sm_intr_SHIFT         10
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_hfb_sm_intr_DEFAULT       0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: rbuf_overflow_intr [09:09] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rbuf_overflow_intr_MASK   0x00000200
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rbuf_overflow_intr_SHIFT  9
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_rbuf_overflow_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: umac_tbuf_underrun [08:08] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_tbuf_underrun_MASK   0x00000100
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_tbuf_underrun_SHIFT  8
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_tbuf_underrun_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: umac_tsv_intr [07:07] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_tsv_intr_MASK        0x00000080
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_tsv_intr_SHIFT       7
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_tsv_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: umac_intr [06:06] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_intr_MASK            0x00000040
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_intr_SHIFT           6
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_umac_intr_DEFAULT         0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: phy_link_down_intr [05:05] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_link_down_intr_MASK   0x00000020
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_link_down_intr_SHIFT  5
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_link_down_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_STATUS :: phy_link_up_intr [04:04] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_link_up_intr_MASK     0x00000010
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_link_up_intr_SHIFT    4
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_link_up_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: phy_engy_det_f_intr [03:03] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_engy_det_f_intr_MASK  0x00000008
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_engy_det_f_intr_SHIFT 3
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_engy_det_f_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: phy_engy_det_r_intr [02:02] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_engy_det_r_intr_MASK  0x00000004
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_engy_det_r_intr_SHIFT 2
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_phy_engy_det_r_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: port_intr [01:01] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_port_intr_MASK            0x00000002
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_port_intr_SHIFT           1
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_port_intr_DEFAULT         0x00000000

/* GENET_0_INTRL2_0 :: CPU_STATUS :: gisb_intr [00:00] */
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_gisb_intr_MASK            0x00000001
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_gisb_intr_SHIFT           0
#define BCHP_GENET_0_INTRL2_0_CPU_STATUS_gisb_intr_DEFAULT         0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: CPU_SET :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_reserved0_MASK               0xf8000000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_reserved0_SHIFT              27

/* GENET_0_INTRL2_0 :: CPU_SET :: port_falling_edge_intr [26:26] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_port_falling_edge_intr_MASK  0x04000000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_port_falling_edge_intr_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_CPU_SET_port_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: port_rising_edge_intr [25:25] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_port_rising_edge_intr_MASK   0x02000000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_port_rising_edge_intr_SHIFT  25
#define BCHP_GENET_0_INTRL2_0_CPU_SET_port_rising_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: mdio_error_intr [24:24] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_mdio_error_intr_MASK         0x01000000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_mdio_error_intr_SHIFT        24
#define BCHP_GENET_0_INTRL2_0_CPU_SET_mdio_error_intr_DEFAULT      0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: mdio_done_intr [23:23] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_mdio_done_intr_MASK          0x00800000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_mdio_done_intr_SHIFT         23
#define BCHP_GENET_0_INTRL2_0_CPU_SET_mdio_done_intr_DEFAULT       0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_rx_intr_MASK        0x00200000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_rx_intr_SHIFT       21
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_rx_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_tx_intr_MASK        0x00080000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_tx_intr_SHIFT       19
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_eee_tx_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: tdma_buffer_done_intr [18:18] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_tdma_buffer_done_intr_MASK   0x00040000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_tdma_buffer_done_intr_SHIFT  18
#define BCHP_GENET_0_INTRL2_0_CPU_SET_tdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: tdma_packet_done_intr [17:17] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_tdma_packet_done_intr_MASK   0x00020000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_tdma_packet_done_intr_SHIFT  17
#define BCHP_GENET_0_INTRL2_0_CPU_SET_tdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_tdma_multi_buffer_done_intr_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_CPU_SET_tdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: rdma_buffer_done_intr [15:15] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rdma_buffer_done_intr_MASK   0x00008000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rdma_buffer_done_intr_SHIFT  15
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: rdma_packet_done_intr [14:14] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rdma_packet_done_intr_MASK   0x00004000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rdma_packet_done_intr_SHIFT  14
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rdma_multi_buffer_done_intr_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: mpd_r_intr [12:12] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_mpd_r_intr_MASK              0x00001000
#define BCHP_GENET_0_INTRL2_0_CPU_SET_mpd_r_intr_SHIFT             12
#define BCHP_GENET_0_INTRL2_0_CPU_SET_mpd_r_intr_DEFAULT           0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: hfb_mm_intr [11:11] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_hfb_mm_intr_MASK             0x00000800
#define BCHP_GENET_0_INTRL2_0_CPU_SET_hfb_mm_intr_SHIFT            11
#define BCHP_GENET_0_INTRL2_0_CPU_SET_hfb_mm_intr_DEFAULT          0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: hfb_sm_intr [10:10] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_hfb_sm_intr_MASK             0x00000400
#define BCHP_GENET_0_INTRL2_0_CPU_SET_hfb_sm_intr_SHIFT            10
#define BCHP_GENET_0_INTRL2_0_CPU_SET_hfb_sm_intr_DEFAULT          0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: rbuf_overflow_intr [09:09] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rbuf_overflow_intr_MASK      0x00000200
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rbuf_overflow_intr_SHIFT     9
#define BCHP_GENET_0_INTRL2_0_CPU_SET_rbuf_overflow_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: umac_tbuf_underrun [08:08] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_tbuf_underrun_MASK      0x00000100
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_tbuf_underrun_SHIFT     8
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_tbuf_underrun_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: umac_tsv_intr [07:07] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_tsv_intr_MASK           0x00000080
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_tsv_intr_SHIFT          7
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_tsv_intr_DEFAULT        0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: umac_intr [06:06] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_intr_MASK               0x00000040
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_intr_SHIFT              6
#define BCHP_GENET_0_INTRL2_0_CPU_SET_umac_intr_DEFAULT            0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: phy_link_down_intr [05:05] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_link_down_intr_MASK      0x00000020
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_link_down_intr_SHIFT     5
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_link_down_intr_DEFAULT   0x00000001

/* GENET_0_INTRL2_0 :: CPU_SET :: phy_link_up_intr [04:04] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_link_up_intr_MASK        0x00000010
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_link_up_intr_SHIFT       4
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_link_up_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: phy_engy_det_f_intr [03:03] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_engy_det_f_intr_MASK     0x00000008
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_engy_det_f_intr_SHIFT    3
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_engy_det_f_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: phy_engy_det_r_intr [02:02] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_engy_det_r_intr_MASK     0x00000004
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_engy_det_r_intr_SHIFT    2
#define BCHP_GENET_0_INTRL2_0_CPU_SET_phy_engy_det_r_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: port_intr [01:01] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_port_intr_MASK               0x00000002
#define BCHP_GENET_0_INTRL2_0_CPU_SET_port_intr_SHIFT              1
#define BCHP_GENET_0_INTRL2_0_CPU_SET_port_intr_DEFAULT            0x00000000

/* GENET_0_INTRL2_0 :: CPU_SET :: gisb_intr [00:00] */
#define BCHP_GENET_0_INTRL2_0_CPU_SET_gisb_intr_MASK               0x00000001
#define BCHP_GENET_0_INTRL2_0_CPU_SET_gisb_intr_SHIFT              0
#define BCHP_GENET_0_INTRL2_0_CPU_SET_gisb_intr_DEFAULT            0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: CPU_CLEAR :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_reserved0_MASK             0xf8000000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_reserved0_SHIFT            27

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: port_falling_edge_intr [26:26] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_port_falling_edge_intr_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_port_falling_edge_intr_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_port_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: port_rising_edge_intr [25:25] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_port_rising_edge_intr_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_port_rising_edge_intr_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_port_rising_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: mdio_error_intr [24:24] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_mdio_error_intr_MASK       0x01000000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_mdio_error_intr_SHIFT      24
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_mdio_error_intr_DEFAULT    0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: mdio_done_intr [23:23] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_mdio_done_intr_MASK        0x00800000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_mdio_done_intr_SHIFT       23
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_mdio_done_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_rx_intr_MASK      0x00200000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_rx_intr_SHIFT     21
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_rx_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_tx_intr_MASK      0x00080000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_tx_intr_SHIFT     19
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_eee_tx_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: tdma_buffer_done_intr [18:18] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_tdma_buffer_done_intr_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_tdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: tdma_packet_done_intr [17:17] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_tdma_packet_done_intr_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_tdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_tdma_multi_buffer_done_intr_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_tdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: rdma_buffer_done_intr [15:15] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rdma_buffer_done_intr_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: rdma_packet_done_intr [14:14] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rdma_packet_done_intr_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rdma_multi_buffer_done_intr_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: mpd_r_intr [12:12] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_mpd_r_intr_MASK            0x00001000
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_mpd_r_intr_SHIFT           12
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_mpd_r_intr_DEFAULT         0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: hfb_mm_intr [11:11] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_hfb_mm_intr_MASK           0x00000800
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_hfb_mm_intr_SHIFT          11
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_hfb_mm_intr_DEFAULT        0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: hfb_sm_intr [10:10] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_hfb_sm_intr_MASK           0x00000400
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_hfb_sm_intr_SHIFT          10
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_hfb_sm_intr_DEFAULT        0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: rbuf_overflow_intr [09:09] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rbuf_overflow_intr_MASK    0x00000200
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rbuf_overflow_intr_SHIFT   9
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_rbuf_overflow_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: umac_tbuf_underrun [08:08] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_tbuf_underrun_MASK    0x00000100
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_tbuf_underrun_SHIFT   8
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_tbuf_underrun_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: umac_tsv_intr [07:07] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_tsv_intr_MASK         0x00000080
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_tsv_intr_SHIFT        7
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_tsv_intr_DEFAULT      0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: umac_intr [06:06] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_intr_MASK             0x00000040
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_intr_SHIFT            6
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_umac_intr_DEFAULT          0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: phy_link_down_intr [05:05] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_link_down_intr_MASK    0x00000020
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_link_down_intr_SHIFT   5
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_link_down_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: phy_link_up_intr [04:04] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_link_up_intr_MASK      0x00000010
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_link_up_intr_SHIFT     4
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_link_up_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: phy_engy_det_f_intr [03:03] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_engy_det_f_intr_MASK   0x00000008
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_engy_det_f_intr_SHIFT  3
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_engy_det_f_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: phy_engy_det_r_intr [02:02] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_engy_det_r_intr_MASK   0x00000004
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_engy_det_r_intr_SHIFT  2
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_phy_engy_det_r_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: port_intr [01:01] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_port_intr_MASK             0x00000002
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_port_intr_SHIFT            1
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_port_intr_DEFAULT          0x00000000

/* GENET_0_INTRL2_0 :: CPU_CLEAR :: gisb_intr [00:00] */
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_gisb_intr_MASK             0x00000001
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_gisb_intr_SHIFT            0
#define BCHP_GENET_0_INTRL2_0_CPU_CLEAR_gisb_intr_DEFAULT          0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_reserved0_MASK       0xf8000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_reserved0_SHIFT      27

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: port_falling_edge_intr_mask [26:26] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_port_falling_edge_intr_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_port_falling_edge_intr_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_port_falling_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: port_rising_edge_intr_mask [25:25] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_port_rising_edge_intr_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_port_rising_edge_intr_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_port_rising_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: mdio_error_intr_mask [24:24] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_mdio_error_intr_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_mdio_error_intr_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_mdio_error_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: mdio_done_intr_mask [23:23] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_mdio_done_intr_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_mdio_done_intr_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_mdio_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_rx_intr_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_rx_intr_SHIFT 21
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_rx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_tx_intr_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_tx_intr_SHIFT 19
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_eee_tx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_tdma_buffer_done_intr_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_tdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_tdma_packet_done_intr_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_tdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_tdma_multi_buffer_done_intr_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_tdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rdma_buffer_done_intr_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rdma_packet_done_intr_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: mpd_r_intr_mask [12:12] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_mpd_r_intr_mask_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_mpd_r_intr_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_mpd_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: hfb_mm_intr_mask [11:11] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_hfb_mm_intr_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_hfb_mm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: hfb_sm_intr_mask [10:10] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_hfb_sm_intr_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_hfb_sm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: rbuf_overflow_mask [09:09] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rbuf_overflow_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_rbuf_overflow_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_tbuf_underrun_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_tbuf_underrun_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: umac_tsv_intr_mask [07:07] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_tsv_intr_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_tsv_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: umac_intr_mask [06:06] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_intr_mask_MASK  0x00000040
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_intr_mask_SHIFT 6
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_umac_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: phy_link_down_intr_mask [05:05] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_link_down_intr_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_link_down_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: phy_link_up_intr_mask [04:04] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_link_up_intr_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_link_up_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_f_intr_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_f_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_r_intr_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_engy_det_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: phy_intr_mask [01:01] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_intr_mask_MASK   0x00000002
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_intr_mask_SHIFT  1
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_phy_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_STATUS :: gisb_intr_mask [00:00] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_gisb_intr_mask_MASK  0x00000001
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_gisb_intr_mask_SHIFT 0
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS_gisb_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_reserved0_MASK          0xf8000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_reserved0_SHIFT         27

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: port_falling_edge_intr_mask [26:26] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_port_falling_edge_intr_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_port_falling_edge_intr_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_port_falling_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: port_rising_edge_intr_mask [25:25] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_port_rising_edge_intr_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_port_rising_edge_intr_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_port_rising_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: mdio_error_intr_mask [24:24] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_mdio_error_intr_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_mdio_error_intr_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_mdio_error_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: mdio_done_intr_mask [23:23] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_mdio_done_intr_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_mdio_done_intr_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_mdio_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_rx_intr_MASK   0x00200000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_rx_intr_SHIFT  21
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_rx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_tx_intr_MASK   0x00080000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_tx_intr_SHIFT  19
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_eee_tx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_tdma_buffer_done_intr_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_tdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_tdma_packet_done_intr_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_tdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_tdma_multi_buffer_done_intr_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_tdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rdma_buffer_done_intr_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rdma_packet_done_intr_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: mpd_r_intr_mask [12:12] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_mpd_r_intr_mask_MASK    0x00001000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_mpd_r_intr_mask_SHIFT   12
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_mpd_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: hfb_mm_intr_mask [11:11] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_hfb_mm_intr_mask_MASK   0x00000800
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_hfb_mm_intr_mask_SHIFT  11
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_hfb_mm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: hfb_sm_intr_mask [10:10] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_hfb_sm_intr_mask_MASK   0x00000400
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_hfb_sm_intr_mask_SHIFT  10
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_hfb_sm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: rbuf_overflow_mask [09:09] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rbuf_overflow_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_rbuf_overflow_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_tbuf_underrun_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_tbuf_underrun_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: umac_tsv_intr_mask [07:07] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_tsv_intr_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_tsv_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: umac_intr_mask [06:06] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_intr_mask_MASK     0x00000040
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_intr_mask_SHIFT    6
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_umac_intr_mask_DEFAULT  0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: phy_link_down_intr_mask [05:05] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_link_down_intr_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_link_down_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: phy_link_up_intr_mask [04:04] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_link_up_intr_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_link_up_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_engy_det_f_intr_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_engy_det_f_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_engy_det_r_intr_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_engy_det_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: phy_intr_mask [01:01] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_intr_mask_MASK      0x00000002
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_intr_mask_SHIFT     1
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_phy_intr_mask_DEFAULT   0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_SET :: gisb_intr_mask [00:00] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_gisb_intr_mask_MASK     0x00000001
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_gisb_intr_mask_SHIFT    0
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_SET_gisb_intr_mask_DEFAULT  0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_reserved0_MASK        0xf8000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_reserved0_SHIFT       27

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: port_falling_edge_intr_mask [26:26] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_port_falling_edge_intr_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_port_falling_edge_intr_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_port_falling_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: port_rising_edge_intr_mask [25:25] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_port_rising_edge_intr_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_port_rising_edge_intr_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_port_rising_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: mdio_error_intr_mask [24:24] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_mdio_error_intr_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_mdio_error_intr_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_mdio_error_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: mdio_done_intr_mask [23:23] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_mdio_done_intr_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_mdio_done_intr_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_mdio_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_rx_intr_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_rx_intr_SHIFT 21
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_rx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_tx_intr_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_tx_intr_SHIFT 19
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_eee_tx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_tdma_buffer_done_intr_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_tdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_tdma_packet_done_intr_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_tdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rdma_buffer_done_intr_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rdma_packet_done_intr_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: mpd_r_intr_mask [12:12] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_mpd_r_intr_mask_MASK  0x00001000
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_mpd_r_intr_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_mpd_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: hfb_mm_intr_mask [11:11] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_hfb_mm_intr_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_hfb_mm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: hfb_sm_intr_mask [10:10] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_hfb_sm_intr_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_hfb_sm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: rbuf_overflow_mask [09:09] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rbuf_overflow_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_rbuf_overflow_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_tbuf_underrun_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_tbuf_underrun_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: umac_tsv_intr_mask [07:07] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_tsv_intr_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_tsv_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: umac_intr_mask [06:06] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_intr_mask_MASK   0x00000040
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_intr_mask_SHIFT  6
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_umac_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: phy_link_down_intr_mask [05:05] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_link_down_intr_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_link_down_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: phy_link_up_intr_mask [04:04] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_link_up_intr_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_link_up_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_f_intr_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_f_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_r_intr_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_engy_det_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: phy_intr_mask [01:01] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_intr_mask_MASK    0x00000002
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_intr_mask_SHIFT   1
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_phy_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: CPU_MASK_CLEAR :: gisb_intr_mask [00:00] */
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_gisb_intr_mask_MASK   0x00000001
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_gisb_intr_mask_SHIFT  0
#define BCHP_GENET_0_INTRL2_0_CPU_MASK_CLEAR_gisb_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: PCI_STATUS :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_reserved0_MASK            0xf8000000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_reserved0_SHIFT           27

/* GENET_0_INTRL2_0 :: PCI_STATUS :: port_falling_edge_intr [26:26] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_port_falling_edge_intr_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_port_falling_edge_intr_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_port_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: port_rising_edge_intr [25:25] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_port_rising_edge_intr_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_port_rising_edge_intr_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_port_rising_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: mdio_error_intr [24:24] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_mdio_error_intr_MASK      0x01000000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_mdio_error_intr_SHIFT     24
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_mdio_error_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: mdio_done_intr [23:23] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_mdio_done_intr_MASK       0x00800000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_mdio_done_intr_SHIFT      23
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_mdio_done_intr_DEFAULT    0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_rx_intr_MASK     0x00200000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_rx_intr_SHIFT    21
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_rx_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_tx_intr_MASK     0x00080000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_tx_intr_SHIFT    19
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_eee_tx_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: tdma_buffer_done_intr [18:18] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_tdma_buffer_done_intr_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_tdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: tdma_packet_done_intr [17:17] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_tdma_packet_done_intr_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_tdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_tdma_multi_buffer_done_intr_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_tdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: rdma_buffer_done_intr [15:15] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rdma_buffer_done_intr_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: rdma_packet_done_intr [14:14] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rdma_packet_done_intr_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rdma_multi_buffer_done_intr_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: mpd_r_intr [12:12] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_mpd_r_intr_MASK           0x00001000
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_mpd_r_intr_SHIFT          12
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_mpd_r_intr_DEFAULT        0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: hfb_mm_intr [11:11] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_hfb_mm_intr_MASK          0x00000800
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_hfb_mm_intr_SHIFT         11
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_hfb_mm_intr_DEFAULT       0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: hfb_sm_intr [10:10] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_hfb_sm_intr_MASK          0x00000400
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_hfb_sm_intr_SHIFT         10
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_hfb_sm_intr_DEFAULT       0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: rbuf_overflow_intr [09:09] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rbuf_overflow_intr_MASK   0x00000200
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rbuf_overflow_intr_SHIFT  9
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_rbuf_overflow_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: umac_tbuf_underrun [08:08] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_tbuf_underrun_MASK   0x00000100
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_tbuf_underrun_SHIFT  8
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_tbuf_underrun_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: umac_tsv_intr [07:07] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_tsv_intr_MASK        0x00000080
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_tsv_intr_SHIFT       7
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_tsv_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: umac_intr [06:06] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_intr_MASK            0x00000040
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_intr_SHIFT           6
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_umac_intr_DEFAULT         0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: phy_link_down_intr [05:05] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_link_down_intr_MASK   0x00000020
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_link_down_intr_SHIFT  5
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_link_down_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_STATUS :: phy_link_up_intr [04:04] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_link_up_intr_MASK     0x00000010
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_link_up_intr_SHIFT    4
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_link_up_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: phy_engy_det_f_intr [03:03] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_engy_det_f_intr_MASK  0x00000008
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_engy_det_f_intr_SHIFT 3
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_engy_det_f_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: phy_engy_det_r_intr [02:02] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_engy_det_r_intr_MASK  0x00000004
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_engy_det_r_intr_SHIFT 2
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_phy_engy_det_r_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: port_intr [01:01] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_port_intr_MASK            0x00000002
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_port_intr_SHIFT           1
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_port_intr_DEFAULT         0x00000000

/* GENET_0_INTRL2_0 :: PCI_STATUS :: gisb_intr [00:00] */
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_gisb_intr_MASK            0x00000001
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_gisb_intr_SHIFT           0
#define BCHP_GENET_0_INTRL2_0_PCI_STATUS_gisb_intr_DEFAULT         0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: PCI_SET :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_reserved0_MASK               0xf8000000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_reserved0_SHIFT              27

/* GENET_0_INTRL2_0 :: PCI_SET :: port_falling_edge_intr [26:26] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_port_falling_edge_intr_MASK  0x04000000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_port_falling_edge_intr_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_PCI_SET_port_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: port_rising_edge_intr [25:25] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_port_rising_edge_intr_MASK   0x02000000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_port_rising_edge_intr_SHIFT  25
#define BCHP_GENET_0_INTRL2_0_PCI_SET_port_rising_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: mdio_error_intr [24:24] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_mdio_error_intr_MASK         0x01000000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_mdio_error_intr_SHIFT        24
#define BCHP_GENET_0_INTRL2_0_PCI_SET_mdio_error_intr_DEFAULT      0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: mdio_done_intr [23:23] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_mdio_done_intr_MASK          0x00800000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_mdio_done_intr_SHIFT         23
#define BCHP_GENET_0_INTRL2_0_PCI_SET_mdio_done_intr_DEFAULT       0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_rx_intr_MASK        0x00200000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_rx_intr_SHIFT       21
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_rx_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_tx_intr_MASK        0x00080000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_tx_intr_SHIFT       19
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_eee_tx_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: tdma_buffer_done_intr [18:18] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_tdma_buffer_done_intr_MASK   0x00040000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_tdma_buffer_done_intr_SHIFT  18
#define BCHP_GENET_0_INTRL2_0_PCI_SET_tdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: tdma_packet_done_intr [17:17] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_tdma_packet_done_intr_MASK   0x00020000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_tdma_packet_done_intr_SHIFT  17
#define BCHP_GENET_0_INTRL2_0_PCI_SET_tdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_tdma_multi_buffer_done_intr_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_PCI_SET_tdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: rdma_buffer_done_intr [15:15] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rdma_buffer_done_intr_MASK   0x00008000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rdma_buffer_done_intr_SHIFT  15
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: rdma_packet_done_intr [14:14] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rdma_packet_done_intr_MASK   0x00004000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rdma_packet_done_intr_SHIFT  14
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rdma_multi_buffer_done_intr_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: mpd_r_intr [12:12] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_mpd_r_intr_MASK              0x00001000
#define BCHP_GENET_0_INTRL2_0_PCI_SET_mpd_r_intr_SHIFT             12
#define BCHP_GENET_0_INTRL2_0_PCI_SET_mpd_r_intr_DEFAULT           0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: hfb_mm_intr [11:11] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_hfb_mm_intr_MASK             0x00000800
#define BCHP_GENET_0_INTRL2_0_PCI_SET_hfb_mm_intr_SHIFT            11
#define BCHP_GENET_0_INTRL2_0_PCI_SET_hfb_mm_intr_DEFAULT          0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: hfb_sm_intr [10:10] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_hfb_sm_intr_MASK             0x00000400
#define BCHP_GENET_0_INTRL2_0_PCI_SET_hfb_sm_intr_SHIFT            10
#define BCHP_GENET_0_INTRL2_0_PCI_SET_hfb_sm_intr_DEFAULT          0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: rbuf_overflow_intr [09:09] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rbuf_overflow_intr_MASK      0x00000200
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rbuf_overflow_intr_SHIFT     9
#define BCHP_GENET_0_INTRL2_0_PCI_SET_rbuf_overflow_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: umac_tbuf_underrun [08:08] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_tbuf_underrun_MASK      0x00000100
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_tbuf_underrun_SHIFT     8
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_tbuf_underrun_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: umac_tsv_intr [07:07] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_tsv_intr_MASK           0x00000080
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_tsv_intr_SHIFT          7
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_tsv_intr_DEFAULT        0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: umac_intr [06:06] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_intr_MASK               0x00000040
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_intr_SHIFT              6
#define BCHP_GENET_0_INTRL2_0_PCI_SET_umac_intr_DEFAULT            0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: phy_link_down_intr [05:05] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_link_down_intr_MASK      0x00000020
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_link_down_intr_SHIFT     5
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_link_down_intr_DEFAULT   0x00000001

/* GENET_0_INTRL2_0 :: PCI_SET :: phy_link_up_intr [04:04] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_link_up_intr_MASK        0x00000010
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_link_up_intr_SHIFT       4
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_link_up_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: phy_engy_det_f_intr [03:03] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_engy_det_f_intr_MASK     0x00000008
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_engy_det_f_intr_SHIFT    3
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_engy_det_f_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: phy_engy_det_r_intr [02:02] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_engy_det_r_intr_MASK     0x00000004
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_engy_det_r_intr_SHIFT    2
#define BCHP_GENET_0_INTRL2_0_PCI_SET_phy_engy_det_r_intr_DEFAULT  0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: port_intr [01:01] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_port_intr_MASK               0x00000002
#define BCHP_GENET_0_INTRL2_0_PCI_SET_port_intr_SHIFT              1
#define BCHP_GENET_0_INTRL2_0_PCI_SET_port_intr_DEFAULT            0x00000000

/* GENET_0_INTRL2_0 :: PCI_SET :: gisb_intr [00:00] */
#define BCHP_GENET_0_INTRL2_0_PCI_SET_gisb_intr_MASK               0x00000001
#define BCHP_GENET_0_INTRL2_0_PCI_SET_gisb_intr_SHIFT              0
#define BCHP_GENET_0_INTRL2_0_PCI_SET_gisb_intr_DEFAULT            0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: PCI_CLEAR :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_reserved0_MASK             0xf8000000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_reserved0_SHIFT            27

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: port_falling_edge_intr [26:26] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_port_falling_edge_intr_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_port_falling_edge_intr_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_port_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: port_rising_edge_intr [25:25] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_port_rising_edge_intr_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_port_rising_edge_intr_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_port_rising_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: mdio_error_intr [24:24] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_mdio_error_intr_MASK       0x01000000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_mdio_error_intr_SHIFT      24
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_mdio_error_intr_DEFAULT    0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: mdio_done_intr [23:23] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_mdio_done_intr_MASK        0x00800000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_mdio_done_intr_SHIFT       23
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_mdio_done_intr_DEFAULT     0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_rx_intr_MASK      0x00200000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_rx_intr_SHIFT     21
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_rx_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_tx_intr_MASK      0x00080000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_tx_intr_SHIFT     19
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_eee_tx_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: tdma_buffer_done_intr [18:18] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_tdma_buffer_done_intr_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_tdma_buffer_done_intr_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_tdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: tdma_packet_done_intr [17:17] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_tdma_packet_done_intr_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_tdma_packet_done_intr_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_tdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: tdma_multi_buffer_done_intr [16:16] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_tdma_multi_buffer_done_intr_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_tdma_multi_buffer_done_intr_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_tdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: rdma_buffer_done_intr [15:15] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rdma_buffer_done_intr_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rdma_buffer_done_intr_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rdma_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: rdma_packet_done_intr [14:14] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rdma_packet_done_intr_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rdma_packet_done_intr_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rdma_packet_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: rdma_multi_buffer_done_intr [13:13] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rdma_multi_buffer_done_intr_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rdma_multi_buffer_done_intr_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: mpd_r_intr [12:12] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_mpd_r_intr_MASK            0x00001000
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_mpd_r_intr_SHIFT           12
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_mpd_r_intr_DEFAULT         0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: hfb_mm_intr [11:11] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_hfb_mm_intr_MASK           0x00000800
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_hfb_mm_intr_SHIFT          11
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_hfb_mm_intr_DEFAULT        0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: hfb_sm_intr [10:10] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_hfb_sm_intr_MASK           0x00000400
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_hfb_sm_intr_SHIFT          10
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_hfb_sm_intr_DEFAULT        0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: rbuf_overflow_intr [09:09] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rbuf_overflow_intr_MASK    0x00000200
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rbuf_overflow_intr_SHIFT   9
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_rbuf_overflow_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: umac_tbuf_underrun [08:08] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_tbuf_underrun_MASK    0x00000100
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_tbuf_underrun_SHIFT   8
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_tbuf_underrun_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: umac_tsv_intr [07:07] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_tsv_intr_MASK         0x00000080
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_tsv_intr_SHIFT        7
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_tsv_intr_DEFAULT      0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: umac_intr [06:06] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_intr_MASK             0x00000040
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_intr_SHIFT            6
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_umac_intr_DEFAULT          0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: phy_link_down_intr [05:05] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_link_down_intr_MASK    0x00000020
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_link_down_intr_SHIFT   5
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_link_down_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: phy_link_up_intr [04:04] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_link_up_intr_MASK      0x00000010
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_link_up_intr_SHIFT     4
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_link_up_intr_DEFAULT   0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: phy_engy_det_f_intr [03:03] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_engy_det_f_intr_MASK   0x00000008
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_engy_det_f_intr_SHIFT  3
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_engy_det_f_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: phy_engy_det_r_intr [02:02] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_engy_det_r_intr_MASK   0x00000004
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_engy_det_r_intr_SHIFT  2
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_phy_engy_det_r_intr_DEFAULT 0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: port_intr [01:01] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_port_intr_MASK             0x00000002
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_port_intr_SHIFT            1
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_port_intr_DEFAULT          0x00000000

/* GENET_0_INTRL2_0 :: PCI_CLEAR :: gisb_intr [00:00] */
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_gisb_intr_MASK             0x00000001
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_gisb_intr_SHIFT            0
#define BCHP_GENET_0_INTRL2_0_PCI_CLEAR_gisb_intr_DEFAULT          0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_reserved0_MASK       0xf8000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_reserved0_SHIFT      27

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: port_falling_edge_intr_mask [26:26] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_port_falling_edge_intr_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_port_falling_edge_intr_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_port_falling_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: port_rising_edge_intr_mask [25:25] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_port_rising_edge_intr_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_port_rising_edge_intr_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_port_rising_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: mdio_error_intr_mask [24:24] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_mdio_error_intr_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_mdio_error_intr_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_mdio_error_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: mdio_done_intr_mask [23:23] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_mdio_done_intr_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_mdio_done_intr_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_mdio_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_rx_intr_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_rx_intr_SHIFT 21
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_rx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_tx_intr_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_tx_intr_SHIFT 19
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_eee_tx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_tdma_buffer_done_intr_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_tdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_tdma_packet_done_intr_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_tdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_tdma_multi_buffer_done_intr_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_tdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rdma_buffer_done_intr_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rdma_packet_done_intr_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: mpd_r_intr_mask [12:12] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_mpd_r_intr_mask_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_mpd_r_intr_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_mpd_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: hfb_mm_intr_mask [11:11] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_hfb_mm_intr_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_hfb_mm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: hfb_sm_intr_mask [10:10] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_hfb_sm_intr_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_hfb_sm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: rbuf_overflow_mask [09:09] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rbuf_overflow_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_rbuf_overflow_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_tbuf_underrun_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_tbuf_underrun_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: umac_tsv_intr_mask [07:07] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_tsv_intr_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_tsv_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: umac_intr_mask [06:06] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_intr_mask_MASK  0x00000040
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_intr_mask_SHIFT 6
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_umac_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: phy_link_down_intr_mask [05:05] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_link_down_intr_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_link_down_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: phy_link_up_intr_mask [04:04] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_link_up_intr_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_link_up_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_f_intr_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_f_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_r_intr_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_engy_det_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: phy_intr_mask [01:01] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_intr_mask_MASK   0x00000002
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_intr_mask_SHIFT  1
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_phy_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_STATUS :: gisb_intr_mask [00:00] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_gisb_intr_mask_MASK  0x00000001
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_gisb_intr_mask_SHIFT 0
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS_gisb_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_reserved0_MASK          0xf8000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_reserved0_SHIFT         27

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: port_falling_edge_intr_mask [26:26] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_port_falling_edge_intr_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_port_falling_edge_intr_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_port_falling_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: port_rising_edge_intr_mask [25:25] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_port_rising_edge_intr_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_port_rising_edge_intr_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_port_rising_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: mdio_error_intr_mask [24:24] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_mdio_error_intr_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_mdio_error_intr_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_mdio_error_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: mdio_done_intr_mask [23:23] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_mdio_done_intr_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_mdio_done_intr_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_mdio_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_rx_intr_MASK   0x00200000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_rx_intr_SHIFT  21
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_rx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_tx_intr_MASK   0x00080000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_tx_intr_SHIFT  19
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_eee_tx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_tdma_buffer_done_intr_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_tdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_tdma_packet_done_intr_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_tdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_tdma_multi_buffer_done_intr_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_tdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rdma_buffer_done_intr_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rdma_packet_done_intr_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: mpd_r_intr_mask [12:12] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_mpd_r_intr_mask_MASK    0x00001000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_mpd_r_intr_mask_SHIFT   12
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_mpd_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: hfb_mm_intr_mask [11:11] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_hfb_mm_intr_mask_MASK   0x00000800
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_hfb_mm_intr_mask_SHIFT  11
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_hfb_mm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: hfb_sm_intr_mask [10:10] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_hfb_sm_intr_mask_MASK   0x00000400
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_hfb_sm_intr_mask_SHIFT  10
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_hfb_sm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: rbuf_overflow_mask [09:09] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rbuf_overflow_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_rbuf_overflow_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_tbuf_underrun_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_tbuf_underrun_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: umac_tsv_intr_mask [07:07] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_tsv_intr_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_tsv_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: umac_intr_mask [06:06] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_intr_mask_MASK     0x00000040
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_intr_mask_SHIFT    6
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_umac_intr_mask_DEFAULT  0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: phy_link_down_intr_mask [05:05] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_link_down_intr_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_link_down_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: phy_link_up_intr_mask [04:04] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_link_up_intr_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_link_up_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_engy_det_f_intr_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_engy_det_f_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_engy_det_r_intr_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_engy_det_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: phy_intr_mask [01:01] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_intr_mask_MASK      0x00000002
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_intr_mask_SHIFT     1
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_phy_intr_mask_DEFAULT   0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_SET :: gisb_intr_mask [00:00] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_gisb_intr_mask_MASK     0x00000001
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_gisb_intr_mask_SHIFT    0
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_SET_gisb_intr_mask_DEFAULT  0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: reserved0 [31:27] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_reserved0_MASK        0xf8000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_reserved0_SHIFT       27

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: port_falling_edge_intr_mask [26:26] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_port_falling_edge_intr_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_port_falling_edge_intr_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_port_falling_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: port_rising_edge_intr_mask [25:25] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_port_rising_edge_intr_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_port_rising_edge_intr_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_port_rising_edge_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: mdio_error_intr_mask [24:24] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_mdio_error_intr_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_mdio_error_intr_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_mdio_error_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: mdio_done_intr_mask [23:23] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_mdio_done_intr_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_mdio_done_intr_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_mdio_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: umac_eee_rx_falling_edge_intr [22:22] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_rx_falling_edge_intr_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_rx_falling_edge_intr_SHIFT 22
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_rx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: umac_eee_rx_intr [21:21] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_rx_intr_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_rx_intr_SHIFT 21
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_rx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: umac_eee_tx_falling_edge_intr [20:20] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_tx_falling_edge_intr_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_tx_falling_edge_intr_SHIFT 20
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_tx_falling_edge_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: umac_eee_tx_intr [19:19] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_tx_intr_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_tx_intr_SHIFT 19
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_eee_tx_intr_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: tdma_buffer_done_intr_mask [18:18] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_tdma_buffer_done_intr_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_tdma_buffer_done_intr_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_tdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: tdma_packet_done_intr_mask [17:17] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_tdma_packet_done_intr_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_tdma_packet_done_intr_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_tdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr_mask [16:16] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: rdma_buffer_done_intr_mask [15:15] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rdma_buffer_done_intr_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rdma_buffer_done_intr_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rdma_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: rdma_packet_done_intr_mask [14:14] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rdma_packet_done_intr_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rdma_packet_done_intr_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rdma_packet_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: rdma_multi_buffer_done_intr_mask [13:13] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: mpd_r_intr_mask [12:12] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_mpd_r_intr_mask_MASK  0x00001000
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_mpd_r_intr_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_mpd_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: hfb_mm_intr_mask [11:11] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_hfb_mm_intr_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_hfb_mm_intr_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_hfb_mm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: hfb_sm_intr_mask [10:10] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_hfb_sm_intr_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_hfb_sm_intr_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_hfb_sm_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: rbuf_overflow_mask [09:09] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rbuf_overflow_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rbuf_overflow_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_rbuf_overflow_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: umac_tbuf_underrun_mask [08:08] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_tbuf_underrun_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_tbuf_underrun_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_tbuf_underrun_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: umac_tsv_intr_mask [07:07] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_tsv_intr_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_tsv_intr_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_tsv_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: umac_intr_mask [06:06] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_intr_mask_MASK   0x00000040
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_intr_mask_SHIFT  6
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_umac_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: phy_link_down_intr_mask [05:05] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_link_down_intr_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_link_down_intr_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_link_down_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: phy_link_up_intr_mask [04:04] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_link_up_intr_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_link_up_intr_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_link_up_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: phy_engy_det_f_intr_mask [03:03] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_f_intr_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_f_intr_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_f_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: phy_engy_det_r_intr_mask [02:02] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_r_intr_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_r_intr_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_engy_det_r_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: phy_intr_mask [01:01] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_intr_mask_MASK    0x00000002
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_intr_mask_SHIFT   1
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_phy_intr_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_0 :: PCI_MASK_CLEAR :: gisb_intr_mask [00:00] */
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_gisb_intr_mask_MASK   0x00000001
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_gisb_intr_mask_SHIFT  0
#define BCHP_GENET_0_INTRL2_0_PCI_MASK_CLEAR_gisb_intr_mask_DEFAULT 0x00000001

#endif /* #ifndef BCHP_GENET_0_INTRL2_0_H__ */

/* End of File */
