INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/EX4_Frequency_divider/EX4_Frequency_divider.srcs/sources_1/new/EX4_Frequency_divider_sourcecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX4_Frequency_divider_sourcecode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/EX4_Frequency_divider/EX4_Frequency_divider.srcs/sim_1/new/tb_EX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_EX4
