// Seed: 3647190043
module module_0 (
    input wire id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    input wor id_5,
    output id_6,
    input logic id_7,
    input reg id_8,
    input id_9,
    output reg id_10,
    input id_11,
    input id_12,
    output id_13,
    output id_14
);
  always @(posedge id_1 or id_2) begin
    id_4 <= 1;
    #1;
    #1 begin
      if (1) id_4 = id_8;
      else id_6[1+:1] = 1;
    end
  end
  logic id_15;
  type_25(
      id_5, id_0
  );
  reg id_16;
  assign id_6 = id_5;
  byte id_17;
  assign id_16 = 1'h0;
  type_1 id_18 (
      .id_0(id_13),
      .id_1(id_12),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_17),
      .id_5(id_2)
  );
  assign id_16 = id_8;
  logic id_19;
  assign id_10 = id_16;
endmodule
