Fastino (EEM0) starting at RTIO channel 0x000000
Fastino (EEM2) starting at RTIO channel 0x000001
USER LED at RTIO channel 0x000002
USER LED at RTIO channel 0x000003
/opt/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 238: hostname: command not found
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Feb  1 05:02:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl
# source "top_route.tcl"
## create_project -force -name top -part xc7z030-ffg676-3
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
## add_files {top.v}
## set_property library work [get_files {top.v}]
## read_xdc top.xdc
## synth_design -top top -part xc7z030-ffg676-3
Command: synth_design -top top -part xc7z030-ffg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'[0m
[32mINFO: [Device 21-403] Loading part xc7z030ffg676-3[0m
[32mINFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.[0m
[32mINFO: [Synth 8-7078] Launching helper process for spawning children vivado processes[0m
[32mINFO: [Synth 8-7075] Helper process launched with PID 61[0m
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2102.004 ; gain = 414.855 ; free physical = 2531 ; free virtual = 28774
---------------------------------------------------------------------------------
[32mINFO: [Synth 8-6157] synthesizing module 'top' from library 'work' [/build/build/top.v:2][0m
[32mINFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/build/build/top.v:67744][0m
[32mINFO: [Synth 8-3876] $readmem data file 'latency_compensation.init' is read successfully [/build/build/top.v:68615][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom.init' is read successfully [/build/build/top.v:69171][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_1.init' is read successfully [/build/build/top.v:69183][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_2.init' is read successfully [/build/build/top.v:69195][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_3.init' is read successfully [/build/build/top.v:69207][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_4.init' is read successfully [/build/build/top.v:69219][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_5.init' is read successfully [/build/build/top.v:69231][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_6.init' is read successfully [/build/build/top.v:69243][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_7.init' is read successfully [/build/build/top.v:69255][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_8.init' is read successfully [/build/build/top.v:69267][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_9.init' is read successfully [/build/build/top.v:69279][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_10.init' is read successfully [/build/build/top.v:69291][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_11.init' is read successfully [/build/build/top.v:69303][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_12.init' is read successfully [/build/build/top.v:69315][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_13.init' is read successfully [/build/build/top.v:69327][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_14.init' is read successfully [/build/build/top.v:69339][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_15.init' is read successfully [/build/build/top.v:69351][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_16.init' is read successfully [/build/build/top.v:69363][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_17.init' is read successfully [/build/build/top.v:69375][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_18.init' is read successfully [/build/build/top.v:69387][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_19.init' is read successfully [/build/build/top.v:69399][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_20.init' is read successfully [/build/build/top.v:69411][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_21.init' is read successfully [/build/build/top.v:69423][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_22.init' is read successfully [/build/build/top.v:69435][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_23.init' is read successfully [/build/build/top.v:69447][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_24.init' is read successfully [/build/build/top.v:69459][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_25.init' is read successfully [/build/build/top.v:69471][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_26.init' is read successfully [/build/build/top.v:69483][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_27.init' is read successfully [/build/build/top.v:69495][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_28.init' is read successfully [/build/build/top.v:69507][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_29.init' is read successfully [/build/build/top.v:69519][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_30.init' is read successfully [/build/build/top.v:69531][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_31.init' is read successfully [/build/build/top.v:69543][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:17736][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:18761][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:19786][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:20426][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:59103][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:59410][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:59969][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:60213][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:60457][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:61254][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:61379][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:61413][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:62986][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:63221][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64245][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64257][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64281][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64305][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64329][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64353][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64431][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64509][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64587][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64749][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64911][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:64955][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:65001][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:65043][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:65051][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:65059][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:65251][0m
[32mINFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2323][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2323][0m
[32mINFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:123980][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:123980][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIGP0ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67263][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIGP0AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67273][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIGP1ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67290][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIGP1AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67300][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIHP0ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67317][0m
[33mWARNING: [Synth 8-689] width (3) of port connection 'SAXIHP0ARSIZE' does not match port width (2) of module 'PS7' [/build/build/top.v:67321][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIHP1AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67356][0m
[33mWARNING: [Synth 8-689] width (3) of port connection 'SAXIHP1AWSIZE' does not match port width (2) of module 'PS7' [/build/build/top.v:67360][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'MAXIGP0ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67574][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'MAXIGP0AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67584][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'MAXIGP1ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67603][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'MAXIGP1AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:67613][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979][0m
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
[32mINFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979][0m
[33mWARNING: [Synth 8-7071] port 'ODIV2' of module 'IBUFDS_GTE2' is unconnected for instance 'IBUFDS_GTE2' [/build/build/top.v:67751][0m
[33mWARNING: [Synth 8-7023] instance 'IBUFDS_GTE2' of module 'IBUFDS_GTE2' has 5 connections declared, but only 4 given [/build/build/top.v:67751][0m
[32mINFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:53732][0m
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111000000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 1 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100100000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00001 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000011111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000110000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000110000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 931664906 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001000000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: FALSE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
[32mINFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:53732][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPMODE' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:67880][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPVAL' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:67881][0m
[33mWARNING: [Synth 8-689] width (16) of port connection 'TXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/build/build/top.v:67882][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'RXCHARISK' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:67900][0m
[33mWARNING: [Synth 8-689] width (16) of port connection 'RXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/build/build/top.v:67901][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'RXDISPERR' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:67902][0m
[33mWARNING: [Synth 8-7071] port 'CPLLFBCLKLOST' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'CPLLREFCLKLOST' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'DMONITOROUT' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'DRPDO' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'DRPRDY' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'EYESCANDATAERROR' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'GTREFCLKMONITOR' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'PCSRSVDOUT' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'PHYSTATUS' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXBUFSTATUS' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXBYTEISALIGNED' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXBYTEREALIGN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCDRLOCK' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHANBONDSEQ' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHANISALIGNED' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHANREALIGN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHARISCOMMA' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHBONDO' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCLKCORCNT' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCOMINITDET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCOMMADET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCOMSASDET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCOMWAKEDET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDATAVALID' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXELECIDLE' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXHEADER' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXHEADERVALID' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXMONITOROUT' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXNOTINTABLE' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXOUTCLKFABRIC' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXOUTCLKPCS' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXPHMONITOR' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXPHSLIPMONITOR' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXPRBSERR' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXQPISENN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXQPISENP' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXRATEDONE' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXSTARTOFSEQ' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXSTATUS' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXVALID' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'TSTOUT' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'TXBUFSTATUS' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'TXCOMFINISH' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'TXGEARBOXREADY' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'TXOUTCLKFABRIC' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'TXOUTCLKPCS' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'TXQPISENN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'TXQPISENP' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'TXRATEDONE' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'CFGRESET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'CLKRSVD' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'CPLLLOCKDETCLK' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'DRPADDR' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'DRPCLK' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'DRPDI' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'DRPEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'DRPWE' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'EYESCANMODE' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'EYESCANRESET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'EYESCANTRIGGER' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'GTGREFCLK' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'GTNORTHREFCLK0' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'GTNORTHREFCLK1' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'GTREFCLK1' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'GTRESETSEL' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'GTRSVD' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'GTSOUTHREFCLK0' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'GTSOUTHREFCLK1' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'LOOPBACK' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'PCSRSVDIN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'PCSRSVDIN2' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'PMARSVDIN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'PMARSVDIN2' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'QPLLCLK' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'QPLLREFCLK' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RESETOVRD' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RX8B10BEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXBUFRESET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCDRFREQRESET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCDRHOLD' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCDROVRDEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCDRRESET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCDRRESETRSV' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHBONDEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHBONDI' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHBONDLEVEL' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHBONDMASTER' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCHBONDSLAVE' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXCOMMADETEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFEAGCHOLD' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFEAGCOVRDEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFECM1EN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFELFHOLD' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFELFOVRDEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFELPMRESET' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFETAP2HOLD' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFETAP2OVRDEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFETAP3HOLD' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[33mWARNING: [Synth 8-7071] port 'RXDFETAP3OVRDEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/build/build/top.v:67851][0m
[32mINFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
[33mWARNING: [Synth 8-7023] instance 'GTXE2_CHANNEL' of module 'GTXE2_CHANNEL' has 230 connections declared, but only 60 given [/build/build/top.v:67851][0m
[32mINFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPMODE' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68041][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPVAL' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68042][0m
[33mWARNING: [Synth 8-689] width (16) of port connection 'TXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/build/build/top.v:68043][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'RXCHARISK' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68061][0m
[33mWARNING: [Synth 8-689] width (16) of port connection 'RXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/build/build/top.v:68062][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'RXDISPERR' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68063][0m
[33mWARNING: [Synth 8-7023] instance 'GTXE2_CHANNEL_1' of module 'GTXE2_CHANNEL' has 230 connections declared, but only 60 given [/build/build/top.v:68012][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPMODE' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68202][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPVAL' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68203][0m
[33mWARNING: [Synth 8-689] width (16) of port connection 'TXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/build/build/top.v:68204][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'RXCHARISK' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68222][0m
[33mWARNING: [Synth 8-689] width (16) of port connection 'RXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/build/build/top.v:68223][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'RXDISPERR' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68224][0m
[33mWARNING: [Synth 8-7023] instance 'GTXE2_CHANNEL_2' of module 'GTXE2_CHANNEL' has 230 connections declared, but only 60 given [/build/build/top.v:68173][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPMODE' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68363][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPVAL' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68364][0m
[33mWARNING: [Synth 8-689] width (16) of port connection 'TXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/build/build/top.v:68365][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'RXCHARISK' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68383][0m
[33mWARNING: [Synth 8-689] width (16) of port connection 'RXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/build/build/top.v:68384][0m
[33mWARNING: [Synth 8-689] width (2) of port connection 'RXDISPERR' does not match port width (8) of module 'GTXE2_CHANNEL' [/build/build/top.v:68385][0m
[33mWARNING: [Synth 8-7023] instance 'GTXE2_CHANNEL_3' of module 'GTXE2_CHANNEL' has 230 connections declared, but only 60 given [/build/build/top.v:68334][0m
[33mWARNING: [Synth 8-7023] instance 'IBUFDS_GTE2_1' of module 'IBUFDS_GTE2' has 5 connections declared, but only 4 given [/build/build/top.v:68411][0m
[32mINFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588][0m
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.001000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
[32mINFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588][0m
[33mWARNING: [Synth 8-7023] instance 'MMCME2_ADV' of module 'MMCME2_ADV' has 33 connections declared, but only 11 given [/build/build/top.v:68439][0m
[33mWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/build/build/top.v:68473][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921][0m
[33mWARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/build/build/top.v:68473][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323][0m
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
[32mINFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IBUFGDS__parameterized0' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'IBUFGDS__parameterized0' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934][0m
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 208.300000 - type: double 
[32mINFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934][0m
[33mWARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 2 given [/build/build/top.v:69645][0m
[32mINFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955][0m
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
[32mINFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955][0m
[33mWARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 5 given [/build/build/top.v:69655][0m
[32mINFO: [Synth 8-6157] synthesizing module 'ISERDESE2__parameterized0' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955][0m
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter NUM_CE bound to: 1 - type: integer 
[32mINFO: [Synth 8-6155] done synthesizing module 'ISERDESE2__parameterized0' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955][0m
[33mWARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 5 given [/build/build/top.v:69667][0m
[32mINFO: [Synth 8-6157] synthesizing module 'FD' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42947][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42947][0m
[32mINFO: [Synth 8-6157] synthesizing module 'FDPE' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128][0m
	Parameter INIT bound to: 1'b1 
[32mINFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128][0m
[32mINFO: [Synth 8-6157] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072][0m
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
[32mINFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072][0m
[32mINFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799][0m
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
[32mINFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'top' from library 'work' (0#1) [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-6014] Unused sequential element gtx51_k_reg was removed.  [/build/build/top.v:39402][0m
[33mWARNING: [Synth 8-6014] Unused sequential element gtx197_k_reg was removed.  [/build/build/top.v:39470][0m
[33mWARNING: [Synth 8-6014] Unused sequential element gtx342_k_reg was removed.  [/build/build/top.v:39538][0m
[33mWARNING: [Synth 8-6014] Unused sequential element gtx487_k_reg was removed.  [/build/build/top.v:39606][0m
[33mWARNING: [Synth 8-6014] Unused sequential element sync_t_lhs_self0_reg was removed.  [/build/build/top.v:39820][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record0_payload_fine_ts1_reg was removed.  [/build/build/top.v:40998][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record1_payload_fine_ts1_reg was removed.  [/build/build/top.v:41005][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record2_payload_fine_ts1_reg was removed.  [/build/build/top.v:41012][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record3_payload_fine_ts1_reg was removed.  [/build/build/top.v:41019][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record4_payload_fine_ts1_reg was removed.  [/build/build/top.v:41026][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record5_payload_fine_ts1_reg was removed.  [/build/build/top.v:41033][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record6_payload_fine_ts1_reg was removed.  [/build/build/top.v:41040][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record7_payload_fine_ts1_reg was removed.  [/build/build/top.v:41047][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record8_payload_fine_ts1_reg was removed.  [/build/build/top.v:41054][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record9_payload_fine_ts1_reg was removed.  [/build/build/top.v:41061][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record10_payload_fine_ts1_reg was removed.  [/build/build/top.v:41068][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record11_payload_fine_ts1_reg was removed.  [/build/build/top.v:41075][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record12_payload_fine_ts1_reg was removed.  [/build/build/top.v:41082][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record13_payload_fine_ts1_reg was removed.  [/build/build/top.v:41089][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record14_payload_fine_ts1_reg was removed.  [/build/build/top.v:41096][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record15_payload_fine_ts1_reg was removed.  [/build/build/top.v:41103][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record16_payload_fine_ts1_reg was removed.  [/build/build/top.v:41110][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record17_payload_fine_ts1_reg was removed.  [/build/build/top.v:41117][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record18_payload_fine_ts1_reg was removed.  [/build/build/top.v:41124][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record19_payload_fine_ts1_reg was removed.  [/build/build/top.v:41131][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record20_payload_fine_ts1_reg was removed.  [/build/build/top.v:41138][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record21_payload_fine_ts1_reg was removed.  [/build/build/top.v:41145][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record22_payload_fine_ts1_reg was removed.  [/build/build/top.v:41152][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record23_payload_fine_ts1_reg was removed.  [/build/build/top.v:41159][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record24_payload_fine_ts1_reg was removed.  [/build/build/top.v:41166][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record25_payload_fine_ts1_reg was removed.  [/build/build/top.v:41173][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record26_payload_fine_ts1_reg was removed.  [/build/build/top.v:41180][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record27_payload_fine_ts1_reg was removed.  [/build/build/top.v:41187][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record28_payload_fine_ts1_reg was removed.  [/build/build/top.v:41194][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record29_payload_fine_ts1_reg was removed.  [/build/build/top.v:41201][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record30_payload_fine_ts1_reg was removed.  [/build/build/top.v:41208][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record31_payload_fine_ts1_reg was removed.  [/build/build/top.v:41215][0m
[33mWARNING: [Synth 8-6014] Unused sequential element stb_reg was removed.  [/build/build/top.v:41360][0m
[33mWARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/build/build/top.v:41361][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record320_rec_seqn_reg was removed.  [/build/build/top.v:51679][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record320_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:51683][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record351_rec_seqn_reg was removed.  [/build/build/top.v:52827][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record351_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:52831][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record352_rec_seqn_reg was removed.  [/build/build/top.v:53501][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record352_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:53505][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record383_rec_seqn_reg was removed.  [/build/build/top.v:53621][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record383_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:53625][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record384_rec_seqn_reg was removed.  [/build/build/top.v:54541][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record384_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:54545][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record415_rec_seqn_reg was removed.  [/build/build/top.v:54597][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record415_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:54601][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record416_rec_seqn_reg was removed.  [/build/build/top.v:55669][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record416_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:55673][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record447_rec_seqn_reg was removed.  [/build/build/top.v:55693][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record447_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:55697][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record449_rec_seqn_reg was removed.  [/build/build/top.v:55703][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record449_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41005][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record450_rec_seqn_reg was removed.  [/build/build/top.v:55711][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record450_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41012][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record451_rec_seqn_reg was removed.  [/build/build/top.v:55779][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record451_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41019][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record452_rec_seqn_reg was removed.  [/build/build/top.v:55787][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record452_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41026][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record453_rec_seqn_reg was removed.  [/build/build/top.v:55855][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record453_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41033][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record454_rec_seqn_reg was removed.  [/build/build/top.v:55863][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record454_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41040][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record455_rec_seqn_reg was removed.  [/build/build/top.v:55931][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record455_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41047][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record456_rec_seqn_reg was removed.  [/build/build/top.v:55939][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record456_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41054][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record457_rec_seqn_reg was removed.  [/build/build/top.v:56007][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record457_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41061][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record458_rec_seqn_reg was removed.  [/build/build/top.v:56015][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record458_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41068][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record459_rec_seqn_reg was removed.  [/build/build/top.v:56083][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record459_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41075][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record460_rec_seqn_reg was removed.  [/build/build/top.v:56091][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record460_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41082][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record461_rec_seqn_reg was removed.  [/build/build/top.v:56159][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record461_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41089][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record462_rec_seqn_reg was removed.  [/build/build/top.v:56167][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record462_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41096][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record463_rec_seqn_reg was removed.  [/build/build/top.v:56235][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record463_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41103][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record464_rec_seqn_reg was removed.  [/build/build/top.v:56243][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record464_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41110][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record465_rec_seqn_reg was removed.  [/build/build/top.v:56311][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record465_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41117][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record466_rec_seqn_reg was removed.  [/build/build/top.v:56319][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record466_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41124][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record467_rec_seqn_reg was removed.  [/build/build/top.v:56387][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record467_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41131][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record468_rec_seqn_reg was removed.  [/build/build/top.v:56395][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record468_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41138][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record469_rec_seqn_reg was removed.  [/build/build/top.v:56463][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record469_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41145][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record470_rec_seqn_reg was removed.  [/build/build/top.v:56471][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record470_rec_payload_fine_ts_reg was removed.  [/build/build/top.v:41152][0m
[33mWARNING: [Synth 8-6014] Unused sequential element local_io_sed_record471_rec_seqn_reg was removed.  [/build/build/top.v:56539][0m
[32mINFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2785.012 ; gain = 1097.863 ; free physical = 1793 ; free virtual = 28049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2785.012 ; gain = 1097.863 ; free physical = 1814 ; free virtual = 28069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2785.012 ; gain = 1097.863 ; free physical = 1814 ; free virtual = 28069
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2785.012 ; gain = 0.000 ; free physical = 1856 ; free virtual = 28112
[32mINFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement[0m
[32mINFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds[0m
[32mINFO: [Project 1-570] Preparing netlist for logic optimization[0m

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/build/build/top.xdc]
[33mWARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME == OSERDESE2}'. [/build/build/top.xdc:402][0m
[33mWARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == OQ || REF_PIN_NAME == TQ} -of [get_cells -filter {REF_NAME == OSERDESE2}]'. [/build/build/top.xdc:402][0m
[32mINFO: [Timing 38-2] Deriving generated clocks [/build/build/top.xdc:408][0m
[33mWARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_nets gtx56_txoutclk]'. [/build/build/top.xdc:408][0m
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
[32mINFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/build/build/top.xdc:408][0m
[33mWARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_nets gtx57_rxoutclk]'. [/build/build/top.xdc:408][0m
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
[32mINFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/build/build/top.xdc:408][0m
[31mCRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_nets gtx56_txoutclk]]'. [/build/build/top.xdc:408][0m
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
[31mCRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/build/build/top.xdc:408][0m
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
[31mCRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_nets gtx57_rxoutclk]]'. [/build/build/top.xdc:408][0m
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
[31mCRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/build/build/top.xdc:408][0m
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
[31mCRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/build/build/top.xdc:408][0m
[33mWARNING: [Vivado 12-3521] Clock specified in more than one group: sys_crg_mmcm_sys [/build/build/top.xdc:410][0m
Finished Parsing XDC File [/build/build/top.xdc]
[32mINFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/build/build/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].[0m
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3063.449 ; gain = 0.000 ; free physical = 1787 ; free virtual = 28043
[32mINFO: [Project 1-111] Unisim Transformation Summary:[0m
  A total of 68 instances were transformed.
  FD => FDRE: 52 instances
  IBUFGDS => IBUFDS: 2 instances
  OBUFDS => OBUFDS: 14 instances

grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer3_clockdomainsrenamer2_state_reg' using encoding 'sequential' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'bruteforceclockaligner2_state_reg' using encoding 'sequential' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
*
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer2_state1_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer2_clockdomainsrenamer1_state_reg' using encoding 'sequential' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'bruteforceclockaligner1_state_reg' using encoding 'sequential' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
*
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer1_state1_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer1_clockdomainsrenamer0_state_reg' using encoding 'sequential' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
*
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE6 |                             0110 |                             0110
                 iSTATE4 |                             0111 |                             0111
                 iSTATE5 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer0_fsm0_state_reg' using encoding 'sequential' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE0 |                              001 |                              100
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              011 |                              101
                 iSTATE4 |                              100 |                              010
                 iSTATE3 |                              101 |                              001
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer0_fsm1_state_reg' using encoding 'sequential' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00001 |                              000
*
                  iSTATE |                            00010 |                              001
                 iSTATE0 |                            00100 |                              010
                 iSTATE1 |                            01000 |                              100
                 iSTATE2 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'crimaster_state_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
*
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'syscrg_state_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'bruteforceclockaligner0_state_reg' using encoding 'sequential' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer0_transmitter0_state_reg' using encoding 'one-hot' in module 'top'[0m
[33mWARNING: [Synth 8-6430] The Block RAM "top/mem_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer1_transmitter1_state_reg' using encoding 'one-hot' in module 'top'[0m
[33mWARNING: [Synth 8-6430] The Block RAM "top/mem_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer2_transmitter2_state_reg' using encoding 'one-hot' in module 'top'[0m
[33mWARNING: [Synth 8-6430] The Block RAM "top/mem_5_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer3_transmitter3_state_reg' using encoding 'one-hot' in module 'top'[0m
[33mWARNING: [Synth 8-6430] The Block RAM "top/mem_7_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'ddmtd1_state_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'ddmtd0_state_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
*
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer0_state1_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer0_receiver0_state_reg' using encoding 'sequential' in module 'top'[0m
[33mWARNING: [Synth 8-6430] The Block RAM "top/mem_2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer1_receiver1_state_reg' using encoding 'sequential' in module 'top'[0m
[33mWARNING: [Synth 8-6430] The Block RAM "top/mem_4_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer2_receiver2_state_reg' using encoding 'sequential' in module 'top'[0m
[33mWARNING: [Synth 8-6430] The Block RAM "top/mem_6_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer3_receiver3_state_reg' using encoding 'sequential' in module 'top'[0m
[33mWARNING: [Synth 8-6430] The Block RAM "top/mem_8_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3087.461 ; gain = 1400.312 ; free physical = 280 ; free virtual = 23421
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_8_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 18    
	   3 Input   62 Bit       Adders := 8     
	   2 Input   61 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 130   
	   4 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 104   
	   4 Input    7 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 14    
	   2 Input    5 Bit       Adders := 1     
	  10 Input    4 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 26    
	   2 Input    2 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 8     
+---XORs : 
	   2 Input     64 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 1360  
	   3 Input      1 Bit         XORs := 92    
	  12 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 4     
	  13 Input      1 Bit         XORs := 4     
+---Registers : 
	              672 Bit    Registers := 1     
	              512 Bit    Registers := 12    
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              144 Bit    Registers := 4     
	              128 Bit    Registers := 1     
	              121 Bit    Registers := 32    
	              112 Bit    Registers := 3     
	               98 Bit    Registers := 15    
	               96 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               64 Bit    Registers := 103   
	               62 Bit    Registers := 4     
	               61 Bit    Registers := 34    
	               32 Bit    Registers := 592   
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 9     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 8     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 367   
	               14 Bit    Registers := 506   
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 730   
	                7 Bit    Registers := 78    
	                6 Bit    Registers := 30    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 47    
	                3 Bit    Registers := 1044  
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 2875  
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 4     
	              32K Bit	(128 X 257 bit)          RAMs := 1     
	              15K Bit	(128 X 121 bit)          RAMs := 32    
	               8K Bit	(256 X 32 bit)          RAMs := 4     
	              768 Bit	(256 X 3 bit)          RAMs := 1     
	              300 Bit	(4 X 75 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  78 Input  672 Bit        Muxes := 1     
	   2 Input  672 Bit        Muxes := 2     
	   2 Input  568 Bit        Muxes := 2     
	   3 Input  512 Bit        Muxes := 3     
	   2 Input  512 Bit        Muxes := 3     
	   2 Input  256 Bit        Muxes := 3     
	   6 Input  112 Bit        Muxes := 1     
	   9 Input  112 Bit        Muxes := 3     
	   2 Input   98 Bit        Muxes := 12    
	   2 Input   64 Bit        Muxes := 10    
	   3 Input   64 Bit        Muxes := 3     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1268  
	   8 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 8     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 2     
	   5 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1053  
	   6 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 8     
	   3 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1260  
	  12 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 13    
	  12 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 5     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 21    
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 42    
	   5 Input    5 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 42    
	   4 Input    4 Bit        Muxes := 3     
	  12 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 5     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2219  
	  16 Input    3 Bit        Muxes := 24    
	   3 Input    3 Bit        Muxes := 16    
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 7     
	   9 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 78    
	   3 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 9     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3485  
	  32 Input    1 Bit        Muxes := 98    
	   6 Input    1 Bit        Muxes := 39    
	  10 Input    1 Bit        Muxes := 55    
	  12 Input    1 Bit        Muxes := 35    
	   8 Input    1 Bit        Muxes := 60    
	   3 Input    1 Bit        Muxes := 70    
	   5 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 36    
	  41 Input    1 Bit        Muxes := 78    
	  16 Input    1 Bit        Muxes := 32    
	   9 Input    1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
[33mWARNING: [Synth 8-3936] Found unconnected internal register 'fastino1_serdes1_miso_sr_reg' and it is trimmed from '96' to '94' bits. [/build/build/top.v:16186][0m
[32mINFO: [Synth 8-5546] ROM "drtiosatellite_link_layer_linklayerrx_decoded_aux0" won't be mapped to RAM because it is too sparse[0m
[32mINFO: [Synth 8-5546] ROM "drtiosatellite_link_layer_linklayerrx_decoded_aux1" won't be mapped to RAM because it is too sparse[0m
[32mINFO: [Synth 8-5546] ROM "drtiosatellite_link_layer_linklayerrx_decoded_aux0" won't be mapped to RAM because it is too sparse[0m
[32mINFO: [Synth 8-5546] ROM "drtiosatellite_link_layer_linklayerrx_decoded_aux1" won't be mapped to RAM because it is too sparse[0m
[32mINFO: [Synth 8-5544] ROM "sync_t_rhs_self0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_t_self0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_f_self0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "gtxinit0_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
[32mINFO: [Synth 8-3886] merging instance 'local_io_sed_record207_rec_replace_occured_reg' (FD) to 'local_io_sed_record223_rec_replace_occured_reg'[0m
[32mINFO: [Synth 8-3886] merging instance 'local_io_sed_record239_rec_replace_occured_reg' (FD) to 'local_io_sed_record255_rec_replace_occured_reg'[0m
[32mINFO: [Synth 8-3886] merging instance 'local_io_sed_record271_rec_replace_occured_reg' (FD) to 'local_io_sed_record287_rec_replace_occured_reg'[0m
[32mINFO: [Synth 8-3886] merging instance 'local_io_sed_record303_rec_replace_occured_reg' (FD) to 'local_io_sed_record319_rec_replace_occured_reg'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\local_io_sed_busy_channel_reg[0] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\local_io_sed_busy_channel_reg[1] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\local_io_sed_busy_channel_reg[2] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (local_io_sed_lane_dist_quash_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (local_io_sed_busy_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (drtiosatellite_blindtransfer7_blind_reg)[0m
[32mINFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "i2cmastermachine1_next_value_ce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "i2cmastermachine0_next_value_ce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "gtxinit2_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
[33mWARNING: [Synth 8-6430] The Block RAM "top__GCB6/mem_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
[33mWARNING: [Synth 8-6430] The Block RAM "top__GCB6/mem_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
RAM Pipeline Warning: Read Address Register Found For RAM mem_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_5_reg. We will not be able to pipeline it. This may degrade performance. 
[33mWARNING: [Synth 8-6430] The Block RAM "top__GCB6/mem_5_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
RAM Pipeline Warning: Read Address Register Found For RAM mem_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_7_reg. We will not be able to pipeline it. This may degrade performance. 
[33mWARNING: [Synth 8-6430] The Block RAM "top__GCB6/mem_7_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
[33mWARNING: [Synth 8-6430] The Block RAM "top__GCB6/mem_2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
[32mINFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM mem_2_reg to conserve power[0m
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
[33mWARNING: [Synth 8-6430] The Block RAM "top__GCB6/mem_4_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
[32mINFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM mem_4_reg to conserve power[0m
RAM Pipeline Warning: Read Address Register Found For RAM mem_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_6_reg. We will not be able to pipeline it. This may degrade performance. 
[33mWARNING: [Synth 8-6430] The Block RAM "top__GCB6/mem_6_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
[32mINFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM mem_6_reg to conserve power[0m
RAM Pipeline Warning: Read Address Register Found For RAM mem_8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_8_reg. We will not be able to pipeline it. This may degrade performance. 
[33mWARNING: [Synth 8-6430] The Block RAM "top__GCB6/mem_8_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision [0m
[32mINFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM mem_8_reg to conserve power[0m
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_8_reg. We will not be able to pipeline it. This may degrade performance. 
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[1] )[0m
[32mINFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[1]' (FDR) to 'interface13_bank_bus_dat_r_reg[4]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[2] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[2] )[0m
[32mINFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[2]' (FDR) to 'interface13_bank_bus_dat_r_reg[4]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[3] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[3] )[0m
[32mINFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[3]' (FDR) to 'interface13_bank_bus_dat_r_reg[4]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[3]' (FDR) to 'interface4_bank_bus_dat_r_reg[4]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[3]' (FDR) to 'interface3_bank_bus_dat_r_reg[4]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[3]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[3]' (FDR) to 'interface1_bank_bus_dat_r_reg[4]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[4] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[4] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface13_bank_bus_dat_r_reg[4] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[4] )[0m
[32mINFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[4]' (FDR) to 'interface4_bank_bus_dat_r_reg[5]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[4]' (FDR) to 'interface3_bank_bus_dat_r_reg[5]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[4]' (FDR) to 'interface2_bank_bus_dat_r_reg[5]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[4]' (FDR) to 'interface1_bank_bus_dat_r_reg[5]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[5] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[5] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[5] )[0m
[32mINFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[5]' (FDR) to 'interface4_bank_bus_dat_r_reg[6]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[5]' (FDR) to 'interface3_bank_bus_dat_r_reg[6]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[5]' (FDR) to 'interface2_bank_bus_dat_r_reg[6]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[5]' (FDR) to 'interface1_bank_bus_dat_r_reg[6]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[6] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[6] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[6] )[0m
[32mINFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[6]' (FDR) to 'interface4_bank_bus_dat_r_reg[7]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[6]' (FDR) to 'interface3_bank_bus_dat_r_reg[7]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[6]' (FDR) to 'interface2_bank_bus_dat_r_reg[7]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[6]' (FDR) to 'interface1_bank_bus_dat_r_reg[7]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[7] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[7] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[7] )[0m
[32mINFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[7]' (FDR) to 'interface4_bank_bus_dat_r_reg[8]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[7]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[7]' (FDR) to 'interface2_bank_bus_dat_r_reg[8]'[0m
[32mINFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[7]' (FDR) to 'interface1_bank_bus_dat_r_reg[8]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[8] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[8] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[8] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[8] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[8] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface4_bank_bus_dat_r_reg[8] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[8] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface2_bank_bus_dat_r_reg[8] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface1_bank_bus_dat_r_reg[8] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[9] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[9] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[9] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[9] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[9] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[10] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[10] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[10] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[10] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[10] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[11] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[11] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[11] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[11] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[11] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface4_bank_bus_dat_r_reg[11] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[11] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface2_bank_bus_dat_r_reg[11] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface1_bank_bus_dat_r_reg[11] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[12] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[12] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[12] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[12] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[12] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface4_bank_bus_dat_r_reg[12] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[12] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface2_bank_bus_dat_r_reg[12] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface1_bank_bus_dat_r_reg[12] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[13] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[13] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[13] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[13] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[13] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface4_bank_bus_dat_r_reg[13] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[13] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface2_bank_bus_dat_r_reg[13] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface1_bank_bus_dat_r_reg[13] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[14] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[14] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[14] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[14] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[14] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface4_bank_bus_dat_r_reg[14] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[14] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface2_bank_bus_dat_r_reg[14] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface1_bank_bus_dat_r_reg[14] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[15] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[15] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[15] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[15] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[15] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface4_bank_bus_dat_r_reg[15] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[15] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface2_bank_bus_dat_r_reg[15] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface1_bank_bus_dat_r_reg[15] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface15_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface4_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface2_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface1_bank_bus_dat_r_reg[16] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[17] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface16_bank_bus_dat_r_reg[17] )[0m
[32mINFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
[32mINFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes08_reg[0]' (FDR) to 'fastino0_serdes09_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes08_reg[1]' (FDR) to 'fastino0_serdes09_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes09_reg[0]' (FDR) to 'fastino0_serdes09_reg[1]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes09_reg[1]' (FDR) to 'fastino0_serdes011_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes010_reg[0]' (FDR) to 'fastino0_serdes011_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes010_reg[1]' (FDR) to 'fastino0_serdes011_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes011_reg[0]' (FDR) to 'fastino0_serdes011_reg[1]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes011_reg[1]' (FDR) to 'fastino0_serdes013_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes012_reg[0]' (FDR) to 'fastino0_serdes013_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes012_reg[1]' (FDR) to 'fastino0_serdes013_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino0_serdes013_reg[0]' (FDR) to 'fastino0_serdes013_reg[1]'[0m
[33mWARNING: [Synth 8-3936] Found unconnected internal register 'fastino0_serdes0_miso_sr_reg' and it is trimmed from '96' to '94' bits. [/build/build/top.v:16118][0m
[32mINFO: [Synth 8-5546] ROM "drtiorepeater2_link_layer_linklayerrx2_decoded_aux0" won't be mapped to RAM because it is too sparse[0m
[32mINFO: [Synth 8-5546] ROM "drtiorepeater2_link_layer_linklayerrx2_decoded_aux1" won't be mapped to RAM because it is too sparse[0m
[32mINFO: [Synth 8-5546] ROM "drtiorepeater2_link_layer_linklayerrx2_decoded_aux0" won't be mapped to RAM because it is too sparse[0m
[32mINFO: [Synth 8-5546] ROM "drtiorepeater2_link_layer_linklayerrx2_decoded_aux1" won't be mapped to RAM because it is too sparse[0m
[32mINFO: [Synth 8-5544] ROM "drtiosatellite_rt_packet_tx_dp_packet_last_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "drtiorepeater2_rt_packet_tx_dp_packet_last_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "drtiorepeater1_rt_packet_tx_dp_packet_last_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes113_reg[0]' (FDR) to 'fastino1_serdes112_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes113_reg[1]' (FDR) to 'fastino1_serdes112_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes112_reg[0]' (FDR) to 'fastino1_serdes112_reg[1]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes112_reg[1]' (FDR) to 'fastino1_serdes110_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes111_reg[0]' (FDR) to 'fastino1_serdes110_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes111_reg[1]' (FDR) to 'fastino1_serdes110_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes110_reg[0]' (FDR) to 'fastino1_serdes110_reg[1]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes110_reg[1]' (FDR) to 'fastino1_serdes18_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes19_reg[0]' (FDR) to 'fastino1_serdes18_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes19_reg[1]' (FDR) to 'fastino1_serdes18_reg[0]'[0m
[32mINFO: [Synth 8-3886] merging instance 'fastino1_serdes18_reg[0]' (FDR) to 'fastino1_serdes18_reg[1]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[496]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[497]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[497]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[498]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[498]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[499]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[499]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[500]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[500]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[501]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[501]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[502]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_tsc_value_reg[61]' (FDRE) to 'drtiorepeater2_rt_packet_tsc_value_reg[62]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[502]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[503]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_tsc_value_reg[62]' (FDRE) to 'drtiorepeater2_rt_packet_tsc_value_reg[63]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[503]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[504]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[504]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[505]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[505]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[506]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[506]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[507]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[507]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[508]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[508]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[509]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[509]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[510]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_reg[510]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_reg[511]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[496]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[497]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[497]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[498]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[498]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[499]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[499]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[500]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[500]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[501]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[501]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[502]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_tsc_value_reg[61]' (FDRE) to 'drtiorepeater1_rt_packet_tsc_value_reg[62]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[502]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[503]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_tsc_value_reg[62]' (FDRE) to 'drtiorepeater1_rt_packet_tsc_value_reg[63]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[503]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[504]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[504]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[505]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[505]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[506]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[506]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[507]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[507]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[508]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[508]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[509]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[509]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[510]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater1_rt_packet_wb_extra_data_reg[510]' (FDRE) to 'drtiorepeater1_rt_packet_wb_extra_data_reg[511]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[496]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[497]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[497]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[498]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[498]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[499]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[499]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[500]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[500]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[501]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[501]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[502]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[502]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[503]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[503]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[504]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[504]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[505]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[505]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[506]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[506]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[507]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[507]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[508]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[508]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[509]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[509]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[510]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater0_rt_packet_wb_extra_data_reg[510]' (FDRE) to 'drtiorepeater0_rt_packet_wb_extra_data_reg[511]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_cnt_reg[6]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_cnt_reg[5]'[0m
[32mINFO: [Synth 8-3886] merging instance 'drtiorepeater2_rt_packet_wb_extra_data_cnt_reg[7]' (FDRE) to 'drtiorepeater2_rt_packet_wb_extra_data_cnt_reg[5]'[0m
[32mINFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 3099.387 ; gain = 1412.238 ; free physical = 391 ; free virtual = 21308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|top         | sync_rhs_self6    | 64x5          | LUT            | 
|top         | sync_rhs_self7    | 64x5          | LUT            | 
|top         | sync_rhs_self4    | 64x5          | LUT            | 
|top         | sync_rhs_self5    | 64x5          | LUT            | 
|top         | sync_rhs_self2    | 64x5          | LUT            | 
|top         | sync_rhs_self3    | 64x5          | LUT            | 
|top         | sync_f_rhs_self1  | 32x1          | LUT            | 
|top         | sync_f_rhs_self5  | 32x1          | LUT            | 
|top         | sync_f_rhs_self0  | 32x6          | LUT            | 
|top         | sync_f_rhs_self2  | 32x1          | LUT            | 
|top         | sync_f_rhs_self4  | 32x6          | LUT            | 
|top         | sync_f_rhs_self6  | 32x1          | LUT            | 
|top         | sync_f_rhs_self9  | 32x1          | LUT            | 
|top         | sync_f_rhs_self13 | 32x1          | LUT            | 
|top         | sync_f_rhs_self8  | 32x6          | LUT            | 
|top         | sync_f_rhs_self10 | 32x1          | LUT            | 
|top         | sync_f_rhs_self12 | 32x6          | LUT            | 
|top         | sync_f_rhs_self14 | 32x1          | LUT            | 
|top         | sync_f_rhs_self17 | 32x1          | LUT            | 
|top         | sync_f_rhs_self21 | 32x1          | LUT            | 
|top         | sync_f_rhs_self16 | 32x6          | LUT            | 
|top         | sync_f_rhs_self18 | 32x1          | LUT            | 
|top         | sync_f_rhs_self20 | 32x6          | LUT            | 
|top         | sync_f_rhs_self22 | 32x1          | LUT            | 
|top         | sync_f_rhs_self25 | 32x1          | LUT            | 
|top         | sync_f_rhs_self29 | 32x1          | LUT            | 
|top         | sync_f_rhs_self24 | 32x6          | LUT            | 
|top         | sync_f_rhs_self26 | 32x1          | LUT            | 
|top         | sync_f_rhs_self28 | 32x6          | LUT            | 
|top         | sync_f_rhs_self30 | 32x1          | LUT            | 
|top         | sync_rhs_self0    | 64x5          | LUT            | 
|top         | sync_rhs_self1    | 64x5          | LUT            | 
|top         | sync_f_rhs_self1  | 32x1          | LUT            | 
|top         | sync_f_rhs_self0  | 32x6          | LUT            | 
|top         | sync_f_rhs_self2  | 32x1          | LUT            | 
|top         | sync_rhs_self2    | 64x5          | LUT            | 
|top         | sync_rhs_self3    | 64x5          | LUT            | 
|top         | sync_f_rhs_self9  | 32x1          | LUT            | 
|top         | sync_f_rhs_self13 | 32x1          | LUT            | 
|top         | sync_f_rhs_self8  | 32x6          | LUT            | 
|top         | sync_f_rhs_self10 | 32x1          | LUT            | 
|top         | sync_rhs_self4    | 64x5          | LUT            | 
|top         | sync_rhs_self5    | 64x5          | LUT            | 
|top         | sync_f_rhs_self12 | 32x6          | LUT            | 
|top         | sync_f_rhs_self14 | 32x1          | LUT            | 
|top         | sync_f_rhs_self17 | 32x1          | LUT            | 
|top         | sync_f_rhs_self21 | 32x1          | LUT            | 
|top         | sync_f_rhs_self16 | 32x6          | LUT            | 
|top         | sync_f_rhs_self18 | 32x1          | LUT            | 
|top         | sync_rhs_self7    | 64x5          | LUT            | 
|top         | sync_rhs_self6    | 64x5          | LUT            | 
|top         | sync_f_rhs_self20 | 32x6          | LUT            | 
|top         | sync_f_rhs_self22 | 32x1          | LUT            | 
|top         | sync_f_rhs_self25 | 32x1          | LUT            | 
|top         | sync_f_rhs_self29 | 32x1          | LUT            | 
|top         | sync_f_rhs_self24 | 32x6          | LUT            | 
|top         | sync_f_rhs_self26 | 32x1          | LUT            | 
|top         | sync_f_rhs_self28 | 32x6          | LUT            | 
|top         | sync_f_rhs_self30 | 32x1          | LUT            | 
+------------+-------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top__GCB0   | storage_31_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_23_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_22_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_21_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_20_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_19_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_18_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_17_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_16_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_30_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_29_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_28_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_27_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_26_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_25_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_24_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_reg    | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_15_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_14_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_13_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_12_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_11_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_10_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_9_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_8_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_7_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_6_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_5_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_4_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_3_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_1_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_2_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB6   | mem_1_reg      | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top__GCB6   | mem_3_reg      | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top__GCB6   | mem_5_reg      | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top__GCB6   | mem_7_reg      | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top__GCB6   | mem_2_reg      | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top__GCB6   | mem_4_reg      | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top__GCB6   | mem_6_reg      | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top__GCB6   | mem_8_reg      | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top         | storage_34_reg | 128 x 257(READ_FIRST)  | W |   | 128 x 257(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|top__GCB8   | routing_table_reg | Implied   | 256 x 3              | RAM64M x 8   | 
|top         | storage_33_reg    | Implied   | 4 x 75               | RAM32M x 13  | 
|top         | storage_32_reg    | Implied   | 4 x 75               | RAM32M x 13  | 
+------------+-------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
sys_crg_mmcm_sys in more then one group at line 410 of file /build/build/top.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:06 . Memory (MB): peak = 3099.387 ; gain = 1412.238 ; free physical = 3066 ; free virtual = 24083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:02:59 . Memory (MB): peak = 3696.348 ; gain = 2009.199 ; free physical = 2447 ; free virtual = 23487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top__GCB0   | storage_31_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_23_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_22_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_21_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_20_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_19_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_18_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_17_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_16_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_30_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_29_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_28_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_27_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_26_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_25_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB0   | storage_24_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_reg    | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_15_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_14_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_13_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_12_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_11_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_10_reg | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_9_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_8_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_7_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_6_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_5_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_4_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_3_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_1_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB2   | storage_2_reg  | 128 x 121(READ_FIRST)  | W |   | 128 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB6   | mem_1_reg      | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top__GCB6   | mem_3_reg      | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top__GCB6   | mem_5_reg      | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top__GCB6   | mem_7_reg      | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top__GCB6   | mem_2_reg      | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top__GCB6   | mem_4_reg      | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top__GCB6   | mem_6_reg      | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top__GCB6   | mem_8_reg      | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top         | storage_34_reg | 128 x 257(READ_FIRST)  | W |   | 128 x 257(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|top__GCB8   | routing_table_reg | Implied   | 256 x 3              | RAM64M x 8   | 
|top         | storage_33_reg    | Implied   | 4 x 75               | RAM32M x 13  | 
|top         | storage_32_reg    | Implied   | 4 x 75               | RAM32M x 13  | 
+------------+-------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_31_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_31_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_23_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_23_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_22_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_22_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_21_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_21_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_20_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_20_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_19_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_19_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_18_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_18_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_17_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_17_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_16_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_16_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_30_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_30_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_29_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_29_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_28_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_28_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_27_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_27_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_26_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_26_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_25_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_25_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_24_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_24_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_15_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_15_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_14_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_14_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_13_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_13_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_12_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_12_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_11_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_11_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_9_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_8_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_8_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_7_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_7_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_6_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_6_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_5_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_5_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_6/storage_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_6_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_6_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_8_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/mem_8_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_8/memadr_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_12/storage_34_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_12/storage_34_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_12/storage_34_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_12/storage_34_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:41 ; elapsed = 00:03:09 . Memory (MB): peak = 3708.273 ; gain = 2021.125 ; free physical = 420 ; free virtual = 21450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
[32mINFO: [Synth 8-7052] The timing for the instance storage_31_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_31_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_23_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_23_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_22_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_22_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_21_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_21_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_20_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_20_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_19_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_19_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_18_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_18_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_17_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:62984][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:62984][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:62984][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:62984][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:59047][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:59047][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:59047][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:59047][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:14328][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:59354][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:59354][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:59354][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:59354][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:28893][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:29403][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:29403][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:20366][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:20366][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:39818][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:39818][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:39818][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:39818][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:39818][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:39818][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:39818][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:39818][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:39818][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:20366][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:20366][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:20366][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:21530][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:20344][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:50516][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:49476][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:54548][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:53508][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:40996][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:55668][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[32mINFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:49 ; elapsed = 00:03:17 . Memory (MB): peak = 3708.273 ; gain = 2021.125 ; free physical = 361 ; free virtual = 21476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:50 ; elapsed = 00:03:17 . Memory (MB): peak = 3708.273 ; gain = 2021.125 ; free physical = 361 ; free virtual = 21476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:53 ; elapsed = 00:03:21 . Memory (MB): peak = 3708.273 ; gain = 2021.125 ; free physical = 362 ; free virtual = 21477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:53 ; elapsed = 00:03:21 . Memory (MB): peak = 3708.273 ; gain = 2021.125 ; free physical = 362 ; free virtual = 21477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:55 ; elapsed = 00:03:23 . Memory (MB): peak = 3708.273 ; gain = 2021.125 ; free physical = 362 ; free virtual = 21477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:55 ; elapsed = 00:03:23 . Memory (MB): peak = 3708.273 ; gain = 2021.125 ; free physical = 362 ; free virtual = 21477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | local_io_sed_record184_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record270_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record286_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record413_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record304_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record288_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record0_payload_data2_reg[31]             | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record273_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record257_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record386_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record387_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record412_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record446_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record417_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | fastino1_serdes1_miso_sr_reg[89]                       | 7      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|top         | fastino1_serdes1_miso_sr_reg[5]                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record319_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record319_rec_seqn_reg[13]                | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|top         | local_io_sed_record31_payload_data2_reg[31]            | 6      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top         | local_io_sed_record175_rec_seqn_reg[13]                | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|top         | local_io_sed_record167_rec_seqn_reg[13]                | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|top         | local_io_sed_record288_rec_payload_address_reg[7]      | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record257_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record257_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record288_rec_payload_channel_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record257_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record270_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record270_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record270_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record168_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record160_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record303_rec_seqn_reg[13]                | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|top         | local_io_sed_record160_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record168_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record160_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record168_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record303_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record412_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record286_rec_seqn_reg[13]                | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|top         | local_io_sed_record270_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record257_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record273_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record413_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record288_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record288_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | local_io_sed_record304_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record304_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | local_io_sed_record446_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record446_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | local_io_sed_record387_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record386_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record417_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record417_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | local_io_sed_record184_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record176_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record304_rec_nondata_replace_occured_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record286_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record413_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record413_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record286_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record446_rec_nondata_replace_occured_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record446_rec_replace_occured_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record448_rec_nondata_replace_occured_reg | 5      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top         | local_io_sed_record257_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record288_rec_nondata_replace_occured_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record160_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record168_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record288_rec_replace_occured_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record270_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record270_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record160_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record168_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record176_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record184_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record191_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record183_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record304_rec_payload_address_reg[7]      | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|top         | local_io_sed_record304_rec_payload_channel_reg[2]      | 4      | 3     | NO           | YES                | YES               | 3      | 0       | 
|top         | local_io_sed_record286_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record31_payload_channel2_reg[2]          | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record0_payload_channel2_reg[2]           | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record319_rec_payload_channel_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record303_rec_payload_channel_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record319_rec_payload_address_reg[7]      | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record303_rec_payload_address_reg[7]      | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record286_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record273_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record304_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | YES                | YES               | 3      | 0       | 
|top         | local_io_sed_record303_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record319_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record413_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record413_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record412_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record286_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record273_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record446_rec_payload_address_reg[7]      | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record413_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record446_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record446_rec_payload_channel_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record386_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record417_rec_payload_channel_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record386_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record417_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record386_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record417_rec_payload_address_reg[7]      | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record412_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record412_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record387_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record387_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record31_payload_address2_reg[7]          | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record0_payload_address2_reg[7]           | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record387_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record191_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record167_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record175_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record168_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record160_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | local_io_sed_record175_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record167_rec_payload_channel_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record175_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record167_rec_payload_address_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | local_io_sed_record288_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record175_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | local_io_sed_record167_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | fastino0_serdes0_miso_sr_reg[89]                       | 7      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|top         | fastino0_serdes0_miso_sr_reg[5]                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record160_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record168_rec_seqn_reg[13]                | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|top         | local_io_sed_record184_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record176_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record304_rec_replace_occured_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record273_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record448_rec_replace_occured_reg         | 5      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top         | local_io_sed_record273_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record387_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record417_rec_replace_occured_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record386_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record412_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record412_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record387_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record417_rec_nondata_replace_occured_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record386_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record257_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record304_rec_valid_reg                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record31_valid1_reg                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record0_valid1_reg                        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record417_rec_valid_reg                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | local_io_sed_record288_rec_valid_reg                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BIBUF         |    57|
|2     |BUFG          |    11|
|3     |CARRY4        |  1429|
|4     |GTXE2_CHANNEL |     4|
|5     |IBUFDS_GTE2   |     2|
|6     |IDDR          |     2|
|7     |IDELAYCTRL    |     1|
|8     |IDELAYE2      |     1|
|9     |ISERDESE2     |     2|
|11    |LUT1          |   457|
|12    |LUT2          |  3325|
|13    |LUT3          |  9108|
|14    |LUT4          |  6561|
|15    |LUT5          | 27613|
|16    |LUT6          | 12235|
|17    |MMCME2_ADV    |     1|
|18    |MUXF7         |  7985|
|19    |MUXF8         |   236|
|20    |ODDR          |    14|
|21    |PS7           |     1|
|22    |RAM32M        |    26|
|23    |RAM64M        |     8|
|24    |RAMB18E1      |     1|
|25    |RAMB36E1      |    80|
|28    |SRL16E        |  1168|
|29    |FD            |    48|
|30    |FDPE          |    18|
|31    |FDRE          | 59517|
|32    |FDSE          |   261|
|33    |IBUF          |     4|
|34    |IBUFDS        |     2|
|35    |IBUFGDS       |     2|
|36    |IOBUF         |     2|
|37    |OBUF          |     2|
|38    |OBUFDS        |    14|
|39    |OBUFT         |     2|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:56 ; elapsed = 00:03:23 . Memory (MB): peak = 3708.273 ; gain = 2021.125 ; free physical = 363 ; free virtual = 21479
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58026 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:44 ; elapsed = 00:03:15 . Memory (MB): peak = 3708.273 ; gain = 1730.766 ; free physical = 6606 ; free virtual = 27721
Synthesis Optimization Complete : Time (s): cpu = 00:03:56 ; elapsed = 00:03:24 . Memory (MB): peak = 3708.273 ; gain = 2021.125 ; free physical = 6627 ; free virtual = 27715
[32mINFO: [Project 1-571] Translating synthesized netlist[0m
Netlist sorting complete. Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3708.273 ; gain = 0.000 ; free physical = 6635 ; free virtual = 27722
[32mINFO: [Netlist 29-17] Analyzing 9853 Unisim elements for replacement[0m
[32mINFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds[0m
[33mWARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.[0m
[32mINFO: [Project 1-570] Preparing netlist for logic optimization[0m
[32mINFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.[0m
[32mINFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.[0m
Parsing XDC File [/build/build/top.xdc]
[33mWARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME == OSERDESE2}'. [/build/build/top.xdc:402][0m
[33mWARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == OQ || REF_PIN_NAME == TQ} -of [get_cells -filter {REF_NAME == OSERDESE2}]'. [/build/build/top.xdc:402][0m
[32mINFO: [Timing 38-35] Done setting XDC timing constraints. [/build/build/top.xdc:408][0m
[32mINFO: [Timing 38-2] Deriving generated clocks [/build/build/top.xdc:408][0m
[33mWARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_nets gtx56_txoutclk]'. [/build/build/top.xdc:408][0m
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
[32mINFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/build/build/top.xdc:408][0m
[33mWARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_nets gtx57_rxoutclk]'. [/build/build/top.xdc:408][0m
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
[32mINFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/build/build/top.xdc:408][0m
[31mCRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks -of [get_nets gtx56_txoutclk]]'. [/build/build/top.xdc:408][0m
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
[31mCRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/build/build/top.xdc:408][0m
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
[31mCRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks -of [get_nets gtx57_rxoutclk]]'. [/build/build/top.xdc:408][0m
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
[31mCRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/build/build/top.xdc:408][0m
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
[31mCRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/build/build/top.xdc:408][0m
[33mWARNING: [Vivado 12-3521] Clock specified in more than one group: sys_crg_mmcm_sys [/build/build/top.xdc:410][0m
Finished Parsing XDC File [/build/build/top.xdc]
[32mINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).[0m
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6399 ; free virtual = 27487
[32mINFO: [Project 1-111] Unisim Transformation Summary:[0m
  A total of 100 instances were transformed.
  FD => FDRE: 48 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 14 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances

Synth Design complete | Checksum: 18490d11
[32mINFO: [Common 17-83] Releasing license: Synthesis[0m
524 Infos, 379 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:18 ; elapsed = 00:03:44 . Memory (MB): peak = 4027.188 ; gain = 2340.047 ; free physical = 6400 ; free virtual = 27487
[32mINFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 9209.271; main = 3162.816; forked = 7365.521[0m
[32mINFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22927.586; main = 4027.191; forked = 19832.113[0m
## report_timing_summary -file top_timing_synth.rpt
[32mINFO: [Timing 38-35] Done setting XDC timing constraints.[0m
[32mINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.[0m
[32mINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs[0m
## report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
## report_utilization -file top_utilization_synth.rpt
## opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m
Running DRC as a precondition to command opt_design

Starting DRC Task
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings[0m
[32mINFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.[0m

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6397 ; free virtual = 27484

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c67272ad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6397 ; free virtual = 27484

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1c67272ad

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6391 ; free virtual = 27479

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c67272ad

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6391 ; free virtual = 27479
Phase 1 Initialization | Checksum: 1c67272ad

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6391 ; free virtual = 27479

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c67272ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6394 ; free virtual = 27482

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c67272ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6394 ; free virtual = 27482
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c67272ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6394 ; free virtual = 27482

Phase 3 Retarget
[32mINFO: [Opt 31-1851] Number of loadless carry chains removed were: 0[0m
[32mINFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0[0m
[32mINFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 102 pins[0m
[32mINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).[0m
[32mINFO: [Opt 31-49] Retargeted 0 cell(s).[0m
Phase 3 Retarget | Checksum: 2071f7f61

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6396 ; free virtual = 27484
Retarget | Checksum: 2071f7f61
[32mINFO: [Opt 31-389] Phase Retarget created 23 cells and removed 34 cells[0m
[32mINFO: [Opt 31-1021] In phase Retarget, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. [0m

Phase 4 Constant propagation
[32mINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).[0m
Phase 4 Constant propagation | Checksum: 1d4183027

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6396 ; free virtual = 27484
Constant propagation | Checksum: 1d4183027
[32mINFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 2 cells[0m
[32mINFO: [Opt 31-1021] In phase Constant propagation, 131 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. [0m

Phase 5 Sweep
[32mINFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8[0m
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6398 ; free virtual = 27486
Phase 5 Sweep | Checksum: 28f127940

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4027.188 ; gain = 0.000 ; free physical = 6398 ; free virtual = 27486
Sweep | Checksum: 28f127940
[32mINFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells[0m
[32mINFO: [Opt 31-1021] In phase Sweep, 16256 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. [0m

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 28f127940

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4059.203 ; gain = 32.016 ; free physical = 6399 ; free virtual = 27487
BUFG optimization | Checksum: 28f127940
[32mINFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.[0m

Phase 7 Shift Register Optimization
[32mINFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs[0m
Phase 7 Shift Register Optimization | Checksum: 28f127940

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4059.203 ; gain = 32.016 ; free physical = 6400 ; free virtual = 27488
Shift Register Optimization | Checksum: 28f127940
[32mINFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells[0m

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 28f127940

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4059.203 ; gain = 32.016 ; free physical = 6400 ; free virtual = 27488
Post Processing Netlist | Checksum: 28f127940
[32mINFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells[0m
[32mINFO: [Opt 31-1021] In phase Post Processing Netlist, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. [0m

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 244027870

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4059.203 ; gain = 32.016 ; free physical = 6400 ; free virtual = 27488

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4059.203 ; gain = 0.000 ; free physical = 6401 ; free virtual = 27488
Phase 9.2 Verifying Netlist Connectivity | Checksum: 244027870

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4059.203 ; gain = 32.016 ; free physical = 6401 ; free virtual = 27489
Phase 9 Finalization | Checksum: 244027870

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4059.203 ; gain = 32.016 ; free physical = 6401 ; free virtual = 27489
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |              34  |                                            100  |
|  Constant propagation         |               1  |               2  |                                            131  |
|  Sweep                        |               0  |               2  |                                          16256  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             11  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 244027870

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4059.203 ; gain = 32.016 ; free physical = 6402 ; free virtual = 27489

Starting Power Optimization Task
[32mINFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.[0m
[33mWARNING: [Power 33-198] PS7 POWER property is not specified on the PS7 instance. Power reported will not be accurate.[0m
[32mINFO: [Timing 38-35] Done setting XDC timing constraints.[0m
[32mINFO: [Pwropt 34-9] Applying IDT optimizations ...[0m
[32mINFO: [Pwropt 34-10] Applying ODC optimizations ...[0m
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
[32mINFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 81 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.[0m
[32mINFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports[0m
Number of BRAM Ports augmented: 0 newly gated: 12 Total Ports: 162
Ending PowerOpt Patch Enables Task | Checksum: 25cb6f4ab

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6251 ; free virtual = 27338
Ending Power Optimization Task | Checksum: 25cb6f4ab

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 4321.203 ; gain = 262.000 ; free physical = 6251 ; free virtual = 27338

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25cb6f4ab

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6251 ; free virtual = 27338

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6251 ; free virtual = 27338
Ending Netlist Obfuscation Task | Checksum: 275a98f28

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6251 ; free virtual = 27338
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4321.203 ; gain = 294.016 ; free physical = 6251 ; free virtual = 27338
## place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors[0m
[32mINFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.[0m
Running DRC as a precondition to command place_design
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 14 Warnings[0m
[32mINFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.[0m
[32mINFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs[0m

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6251 ; free virtual = 27338
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a896bb32

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6251 ; free virtual = 27338
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6251 ; free virtual = 27338

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[32mINFO: [Timing 38-35] Done setting XDC timing constraints.[0m
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 122c9a814

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6251 ; free virtual = 27339

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c04cb129

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6254 ; free virtual = 27342

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c04cb129

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6254 ; free virtual = 27342
Phase 1 Placer Initialization | Checksum: 1c04cb129

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6254 ; free virtual = 27342

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 212d99da9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6260 ; free virtual = 27347

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d79992d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6260 ; free virtual = 27347

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d79992d0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6260 ; free virtual = 27347

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 24f2f65d3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6273 ; free virtual = 27360

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1ae5a187c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6273 ; free virtual = 27360

Phase 2.5.2 Physical Synthesis In Placer
[32mINFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1506 LUT instances to create LUTNM shape[0m
[32mINFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0[0m
[32mINFO: [Physopt 32-1138] End 1 Pass. Optimized 596 nets or LUTs. Breaked 0 LUT, combined 596 existing LUTs and moved 0 existing LUT[0m
[32mINFO: [Physopt 32-65] No nets found for high-fanout optimization.[0m
[32mINFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.[0m
[32mINFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell[0m
[32mINFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.[0m
[32mINFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.[0m
[32mINFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.[0m
[32mINFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.[0m
[32mINFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.[0m
[32mINFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication[0m
[32mINFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell[0m
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6273 ; free virtual = 27360

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            596  |                   596  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            596  |                   596  |           1  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d7251b2a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6273 ; free virtual = 27360
Phase 2.5 Global Place Phase2 | Checksum: 1a0ed284e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:32 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6271 ; free virtual = 27358
Phase 2 Global Placement | Checksum: 1a0ed284e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:32 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6271 ; free virtual = 27358

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1460be242

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6271 ; free virtual = 27358

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20d8b64ab

Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6271 ; free virtual = 27359

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c976143d

Time (s): cpu = 00:01:33 ; elapsed = 00:00:35 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6271 ; free virtual = 27359

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bdb8f6d1

Time (s): cpu = 00:01:33 ; elapsed = 00:00:35 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6271 ; free virtual = 27359

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 136d19867

Time (s): cpu = 00:01:44 ; elapsed = 00:00:45 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1207f3012

Time (s): cpu = 00:01:46 ; elapsed = 00:00:47 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 168522c29

Time (s): cpu = 00:01:46 ; elapsed = 00:00:47 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
Phase 3 Detail Placement | Checksum: 168522c29

Time (s): cpu = 00:01:46 ; elapsed = 00:00:47 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
[32mINFO: [Timing 38-35] Done setting XDC timing constraints.[0m

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a66ceee3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
[32mINFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs[0m
[32mINFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.362 | TNS=0.000 |[0m
Phase 1 Physical Synthesis Initialization | Checksum: 1871870af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
[32mINFO: [Place 46-33] Processed net sys_rst, BUFG insertion was skipped due to placement/routing conflicts.[0m
[32mINFO: [Place 46-33] Processed net rio_rst, BUFG insertion was skipped due to placement/routing conflicts.[0m
[32mINFO: [Place 46-33] Processed net rio_phy_rst, BUFG insertion was skipped due to placement/routing conflicts.[0m
[32mINFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.[0m
Ending Physical Synthesis Task | Checksum: 20d6d5e81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a66ceee3

Time (s): cpu = 00:02:03 ; elapsed = 00:00:53 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 4.1.1.2 Post Placement Timing Optimization
[32mINFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.[0m
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1924cfc0b

Time (s): cpu = 00:02:04 ; elapsed = 00:00:54 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Time (s): cpu = 00:02:04 ; elapsed = 00:00:54 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
Phase 4.1 Post Commit Optimization | Checksum: 1924cfc0b

Time (s): cpu = 00:02:05 ; elapsed = 00:00:54 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1924cfc0b

Time (s): cpu = 00:02:05 ; elapsed = 00:00:54 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
[32mINFO: [Place 30-612] Post-Placement Estimated Congestion [0m
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|              16x16|              32x32|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1924cfc0b

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
Phase 4.3 Placer Reporting | Checksum: 1924cfc0b

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a4628dbc

Time (s): cpu = 00:02:07 ; elapsed = 00:00:54 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
Ending Placer Task | Checksum: 194e51b77

Time (s): cpu = 00:02:07 ; elapsed = 00:00:54 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
## report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
## report_utilization -file top_utilization_place.rpt
## report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
## report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
## report_clock_utilization -file top_clock_utilization.rpt
## route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m


Starting Routing Task
[32mINFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs[0m

Phase 1 Build RT Design
Checksum: PlaceDB: a5e5bddf ConstDB: 0 ShapeSum: 6608ca12 RouteDB: 88f69386
Post Restoration Checksum: NetGraph: 224c8ed2 | NumContArr: e1d40db | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1b5bbc4e7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b5bbc4e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b5bbc4e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f773fa80

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357
[32mINFO: [Route 35-416] Intermediate Timing Summary | WNS=0.903  | TNS=0.000  | WHS=-0.242 | THS=-1727.129|[0m


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 82841
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 82841
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27cac0ac3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 27cac0ac3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6269 ; free virtual = 27357

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2756fddbd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352
Phase 4 Initial Routing | Checksum: 2756fddbd

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7306
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
[32mINFO: [Route 35-416] Intermediate Timing Summary | WNS=0.658  | TNS=0.000  | WHS=N/A    | THS=N/A    |[0m

Phase 5.1 Global Iteration 0 | Checksum: 24cdceec4

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352
Phase 5 Rip-up And Reroute | Checksum: 24cdceec4

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 24cdceec4

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 24cdceec4

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352
Phase 6 Delay and Skew Optimization | Checksum: 24cdceec4

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
[32mINFO: [Route 35-416] Intermediate Timing Summary | WNS=0.658  | TNS=0.000  | WHS=0.047  | THS=0.000  |[0m

Phase 7.1 Hold Fix Iter | Checksum: 26d9ab63e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352
Phase 7 Post Hold Fix | Checksum: 26d9ab63e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.5365 %
  Global Horizontal Routing Utilization  = 23.9538 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 26d9ab63e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26d9ab63e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6264 ; free virtual = 27352

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 254251ee5

Time (s): cpu = 00:01:42 ; elapsed = 00:00:45 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6263 ; free virtual = 27351

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 254251ee5

Time (s): cpu = 00:01:42 ; elapsed = 00:00:45 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6263 ; free virtual = 27351

Phase 12 Post Router Timing
[32mINFO: [Route 35-57] Estimated Timing Summary | WNS=0.658  | TNS=0.000  | WHS=0.047  | THS=0.000  |[0m

[32mINFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.[0m
Phase 12 Post Router Timing | Checksum: 254251ee5

Time (s): cpu = 00:01:42 ; elapsed = 00:00:45 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6263 ; free virtual = 27351
Total Elapsed time in route_design: 45.27 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1306b5c35

Time (s): cpu = 00:01:43 ; elapsed = 00:00:45 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6263 ; free virtual = 27351
[32mINFO: [Route 35-16] Router Completed Successfully[0m
Ending Routing Task | Checksum: 1306b5c35

Time (s): cpu = 00:01:44 ; elapsed = 00:00:46 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6263 ; free virtual = 27351

Routing Is Done.
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:00:46 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6263 ; free virtual = 27351
## phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m
[32mINFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode [0m

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6263 ; free virtual = 27351
[32mINFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.659 | TNS= 0.000 | [0m
[32mINFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.[0m
[32mINFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.[0m
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6263 ; free virtual = 27351
## report_timing_summary -no_header -no_detailed_paths
[32mINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.[0m
[32mINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs[0m
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3221)
2. checking constant_clock (0)
3. checking pulse_width_clock (4)
4. checking unconstrained_internal_endpoints (7574)
5. checking no_input_delay (4)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3221)
---------------------------
 There are 204 register/latch pins with no clock driven by root clock pin: ddmtd_helper_clk_p (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: GTXE2_CHANNEL/RXOUTCLK (HIGH)

 There are 940 register/latch pins with no clock driven by root clock pin: GTXE2_CHANNEL_1/RXOUTCLK (HIGH)

 There are 940 register/latch pins with no clock driven by root clock pin: GTXE2_CHANNEL_2/RXOUTCLK (HIGH)

 There are 940 register/latch pins with no clock driven by root clock pin: GTXE2_CHANNEL_3/RXOUTCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (4)
---------------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (7574)
---------------------------------------------------
 There are 7574 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.659        0.000                      0                95305        0.048        0.000                      0                95296        0.464        0.000                       0                 58234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
cdr_clk_clean_fabric_p  {0.000 4.000}        8.000           125.000         
clk125_gtp_p            {0.000 4.000}        8.000           125.000         
  sys_crg_mmcm_clk208   {0.000 2.400}        4.800           208.333         
  sys_crg_mmcm_fb_clk   {0.000 4.000}        8.000           125.000         
  sys_crg_mmcm_sys      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_gtp_p                 2.578        0.000                      0                  206        0.106        0.000                      0                  206        2.000        0.000                       0                   138  
  sys_crg_mmcm_clk208        3.213        0.000                      0                   13        0.199        0.000                      0                   13        0.464        0.000                       0                    10  
  sys_crg_mmcm_fb_clk                                                                                                                                                    7.063        0.000                       0                     2  
  sys_crg_mmcm_sys           0.659        0.000                      0                95077        0.048        0.000                      0                95077        3.326        0.000                       0                 58084  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                     sys_crg_mmcm_clk208        4.926        0.000                      0                    1                                                                        
                     sys_crg_mmcm_sys           4.883        0.000                      0                    3                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                     1.880        0.000                      0                    5                                                                        


## write_checkpoint -force top_route.dcp
[32mINFO: [Timing 38-480] Writing timing data to binary archive.[0m
Write ShapeDB Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6227 ; free virtual = 27343
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6138 ; free virtual = 27331
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6138 ; free virtual = 27331
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6126 ; free virtual = 27332
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6110 ; free virtual = 27332
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6110 ; free virtual = 27333
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6110 ; free virtual = 27333
[32mINFO: [Common 17-1381] The checkpoint '/build/build/top_route.dcp' has been generated.[0m
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4321.203 ; gain = 0.000 ; free physical = 6114 ; free virtual = 27281
## report_route_status -file top_route_status.rpt
## report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
[32mINFO: [IP_Flow 19-234] Refreshing IP repositories[0m
[32mINFO: [IP_Flow 19-1704] No user IP repositories specified[0m
[32mINFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.[0m
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Vivado_Tcl 2-168] The results of DRC are in file /build/build/top_drc.rpt.[0m
report_drc completed successfully
## report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
[32mINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.[0m
[32mINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs[0m
## report_power -file top_power.rpt
Command: report_power -file top_power.rpt
[33mWARNING: [Power 33-198] PS7 POWER property is not specified on the PS7 instance. Power reported will not be accurate.[0m
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
[33mWARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.[0m
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4411.430 ; gain = 64.035 ; free physical = 6007 ; free virtual = 27174
# source "top_bitstream.tcl"
## set_property BITSTREAM.GENERAL.COMPRESS True [current_design]
## write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m
Running DRC as a precondition to command write_bitstream
[32mINFO: [IP_Flow 19-1839] IP Catalog is up to date.[0m
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Vivado 12-3199] DRC finished with 0 Errors[0m
[32mINFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.[0m
[32mINFO: [Designutils 20-2272] Running write_bitstream with 8 threads.[0m
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 17440640 bits.
Writing bitstream ./top.bit...
[32mINFO: [Vivado 12-1842] Bitgen Completed Successfully.[0m
[32mINFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.[0m
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 4752.988 ; gain = 341.559 ; free physical = 5614 ; free virtual = 26784
## quit
[32mINFO: [Common 17-206] Exiting Vivado at Sat Feb  1 05:08:45 2025...[0m
[0m