/**
 * @file packet_generation.c
 * @brief Implementation of PM4 packet generation functions for counter
 * operations
 */

#include "packet_generation.h"

#ifdef __KERNEL__
#include <linux/errno.h>
#else
#include <errno.h>
#include <stdbool.h>
#include <stdio.h>
#endif

#define VALIDATE_BLOCK_ID(arch, counter)                          \
	(((counter)->block_id >= HW_IP_BLOCK_LAST) ||             \
	 ((counter)->block_id > (arch)->block_map.block_count) || \
	 (!(arch)->block_map.blocks[(counter)->block_id]))

/**
 * @brief Generate CS partial flush packet to synchronize compute shader execution
 *
 * Appends an EVENT_WRITE packet that triggers a CS_PARTIAL_FLUSH event, which
 * ensures that all compute shader work preceding this point completes before
 * subsequent commands execute. Used for synchronization in performance counter
 * start/stop/read sequences.
 *
 * This function is analogous to the barrier commands in GpuPmcBuilder::Start() and
 * GpuPmcBuilder::Read() in projects/aqlprofile/src/pm4/pmc_builder.h:240, 507
 *
 * @param buffer PM4 buffer to append packet to
 * @param arch Architecture information containing event configuration
 * @return 0 on success, -EINVAL if buffer or arch is NULL
 *
 * @note Called at critical synchronization points: before starting counters,
 *       before reading counter values, and after stopping counters
 * @see pm4_append_event_write(), GpuPmcBuilder::Start in
 *      projects/aqlprofile/src/pm4/pmc_builder.h:240
 */
int generate_cs_partial_flush(pm4_buffer_t *buffer, const arch_t *arch)
{
	if (!buffer || !arch) {
		return -EINVAL;
	}

	return pm4_append_event_write(buffer, arch->control_regs.cs_partial_flush_event,
				      arch->control_regs.event_index_flush);
}

/**
 * @brief Set GRBM to broadcast mode for writing to all GPU instances
 *
 * Configures the GRBM_GFX_INDEX register to broadcast writes to all Shader Engines,
 * Shader Arrays, and WGPs simultaneously. This is essential before configuring
 * performance counters that exist across multiple hardware instances.
 *
 * This function is analogous to GpuPmcBuilder::SetGrbmBroadcast() in
 * projects/aqlprofile/src/pm4/pmc_builder.h:191-193
 *
 * @param buffer PM4 buffer to append packet to
 * @param arch Architecture information with GRBM_GFX_INDEX register offset
 * @return 0 on success, -EINVAL if buffer or arch is NULL
 *
 * @note Must be called before any counter configuration to ensure all instances
 *       receive the same settings
 * @see pm4_grbm_broadcast(), GpuPmcBuilder::SetGrbmBroadcast in
 *      projects/aqlprofile/src/pm4/pmc_builder.h:191
 */
int generate_grbm_broadcast(pm4_buffer_t *buffer, const arch_t *arch)
{
	if (!buffer || !arch) {
		return -EINVAL;
	}

	return pm4_grbm_broadcast(buffer, arch->control_regs.grbm_gfx_index);
}

/**
 * @brief Enable or disable performance monitoring with optional sampling
 *
 * Writes to the CP_PERFMON_CNTL register to control the performance monitoring
 * state machine. The perfmon state determines whether counters are running,
 * stopped, or disabled. The sample bit enables reading counter values without
 * stopping them.
 *
 * This function is analogous to GpuPmcBuilder::SetPerfmonCntl() in
 * projects/aqlprofile/src/pm4/pmc_builder.h:195-198
 *
 * @param buffer PM4 buffer to append packet to
 * @param arch Architecture information with CP_PERFMON_CNTL register offset
 * @param enable_state Perfmon state: 0=disable, 1=enable/start, 2=stop
 * @param sample_enable If true, sets the sample bit to enable non-destructive reads
 * @return 0 on success, -EINVAL if buffer or arch is NULL
 *
 * @note The perfmon_state field (bits 0-3) controls the state machine
 * @note The sample bit (typically bit 10) enables reading while counting
 * @see pm4_perfcount_enable(), GpuPmcBuilder::SetPerfmonCntl in
 *      projects/aqlprofile/src/pm4/pmc_builder.h:195
 */
int generate_perfmon_enable(pm4_buffer_t *buffer, const arch_t *arch, uint8_t enable_state,
			    bool sample_enable)
{
	if (!buffer || !arch) {
		return -EINVAL;
	}

	/* Build perfmon control value */
	uint32_t perfmon_value = enable_state & 0xF; /* perfmon_state in bits 0-3 */
	if (sample_enable) {
		perfmon_value |= (1U << arch->control_regs.perfmon_states.perfmon_sample_bit);
	}

	return pm4_perfcount_enable(buffer, arch->control_regs.cp_perfmon_cntl, perfmon_value);
}

/**
 * @brief Configure counter selection and control registers for a specific counter
 *
 * Writes the event ID to the counter's SELECT register and optionally configures
 * the CONTROL register (for SQ counters, enables all shader stages). This sets up
 * what event the hardware will count.
 *
 * This function is analogous to the counter configuration loop in
 * GpuPmcBuilder::Start() at projects/aqlprofile/src/pm4/pmc_builder.h:284-439
 *
 * @param buffer PM4 buffer to append packets to
 * @param arch Architecture information with block definitions
 * @param counter Counter to configure (block, event ID, counter index)
 * @return 0 on success, -EINVAL for invalid parameters, -ENOENT if block not found
 *
 * @note For SQ (shader) counters, enables all shader stages (PS, GS, HS, CS)
 * @note Validates counter index against block's counter_count
 * @see generate_start_packet(), GpuPmcBuilder::Start in
 *      projects/aqlprofile/src/pm4/pmc_builder.h:284
 */
int generate_counter_config(pm4_buffer_t *buffer, const arch_t *arch, const counter_info_t *counter)
{
	int ret;

	if (!buffer || !arch || !counter) {
		return -EINVAL;
	}

	/* Get block info for this counter */
	if (VALIDATE_BLOCK_ID(arch, counter)) {
		return -ENOENT; /* Block not found */
	}

	block_info_t *block = arch->block_map.blocks[counter->block_id];
	/* Validate counter index */
	if (counter->counter_index >= block->counter_count) {
		return -EINVAL; /* Counter index out of range */
	}

	/* Get register info for this counter */
	counter_reg_info_t *reg_info = &block->counter_reg_info[counter->counter_index];

	/* Write counter select register.
	 * GFX9 SQ counters require additional mask fields in the select value;
	 * GFX12 uses a simple 9-bit event ID.
	 */
	uint32_t select_value = counter->event_id & 0x1FF; /* 9-bit event ID */

	if (counter->block_id == HW_IP_BLOCK_SQ && arch->control_regs.sq_select_masks.simd_mask) {
		/* GFX9 SQ select: event_id | SIMD_MASK | SQC_BANK_MASK | SQC_CLIENT_MASK */
		select_value |= (arch->control_regs.sq_select_masks.simd_mask
				 << arch->control_regs.sq_select_masks.simd_mask_shift);
		select_value |= (arch->control_regs.sq_select_masks.sqc_bank_mask
				 << arch->control_regs.sq_select_masks.sqc_bank_mask_shift);
		select_value |= (arch->control_regs.sq_select_masks.sqc_client_mask
				 << arch->control_regs.sq_select_masks.sqc_client_mask_shift);
	}

	ret = pm4_append_set_uconfig_reg(buffer, reg_info->select_addr, select_value);
	if (ret < 0) {
		return ret;
	}

	/* Write counter control register if present */
	if (reg_info->control_addr != 0) {
		uint32_t control_value = 0;

		/* For SQ counters, enable all shader stages */
		if (counter->block_id == HW_IP_BLOCK_SQ) {
			control_value |=
				(1U
				 << arch->control_regs.counter_control_bits.sq_ps_en_bit); /* PS */
			control_value |=
				(1U
				 << arch->control_regs.counter_control_bits.sq_gs_en_bit); /* GS */
			control_value |=
				(1U
				 << arch->control_regs.counter_control_bits.sq_hs_en_bit); /* HS */
			control_value |=
				(1U
				 << arch->control_regs.counter_control_bits.sq_cs_en_bit); /* CS */

			/* GFX9: also enable VS, ES, LS stages and VMID_MASK */
			if (arch->control_regs.counter_control_bits.sq_vs_en_bit) {
				control_value |=
					(1U << arch->control_regs.counter_control_bits
						      .sq_vs_en_bit); /* VS */
				control_value |=
					(1U << arch->control_regs.counter_control_bits
						      .sq_es_en_bit); /* ES */
				control_value |=
					(1U << arch->control_regs.counter_control_bits
						      .sq_ls_en_bit); /* LS */
				/* VMID_MASK = 0xFFFF in bits 16-31 */
				control_value |= (0xFFFFU << 16);
			}
		}

		ret = pm4_append_set_uconfig_reg(buffer, reg_info->control_addr, control_value);
		if (ret < 0) {
			return ret;
		}
	}

	return 0;
}

/* Generate PM4 packet sequence to start performance counters */
int generate_start_packet(pm4_buffer_t *buffer, const arch_t *arch,
			  const counter_collection_t *collection)
{
	int ret;

	/*
	 * START packet programming sequence intentionally mirrors aqlprofile:
	 * - force known perfmon baseline (flush + broadcast + disable)
	 * - program architecture-specific control registers
	 * - configure each selected counter block
	 * - enable counting and flush again
	 *
	 * The order is important to avoid stale state across prior queue users.
	 */
	if (!buffer || !arch || !collection || !collection->counters) {
		return -EINVAL;
	}

	/* 1. CS partial flush */
	ret = generate_cs_partial_flush(buffer, arch);
	if (ret < 0)
		return ret;

	/* 2. GRBM broadcast mode */
	ret = generate_grbm_broadcast(buffer, arch);
	if (ret < 0)
		return ret;

	/* 3. Disable perfmon initially */
	ret = generate_perfmon_enable(
		buffer, arch, arch->control_regs.perfmon_states.perfmon_state_disable, false);
	if (ret < 0)
		return ret;

	/* 4a. GFX9: Enable RLC_PERFMON_CLK_CNTL = 1 (force perf counter clocks on) */
	if (arch->control_regs.rlc_perfmon_clk_cntl) {
		ret = pm4_append_set_uconfig_reg(buffer, arch->control_regs.rlc_perfmon_clk_cntl,
						  1);
		if (ret < 0)
			return ret;
	}

	/* 4b. Enable SQ_PERFCOUNTER_CTRL2 (force_en=1, vmid_en=0xFFFF)
	 * Only programmed for SQ-type or TC-type (GL2C/TCC) counter blocks.
	 * Matches aqlprofile: conditioned on CounterBlockSqAttr | CounterBlockTcAttr.
	 * Programming this for blocks like GRBM breaks their counter collection.
	 */
	{
		bool needs_sq_ctrl2 = false;
		for (size_t i = 0; i < collection->counter_count; i++) {
			uint32_t bid = collection->counters[i].block_id;
			/* SqAttr blocks: SQ. TcAttr blocks: GL2C, TCC, TA, TCP, TD */
			if (bid == HW_IP_BLOCK_SQ || bid == HW_IP_BLOCK_GL2C ||
			    bid == HW_IP_BLOCK_TCC || bid == HW_IP_BLOCK_TA ||
			    bid == HW_IP_BLOCK_TCP || bid == HW_IP_BLOCK_TD) {
				needs_sq_ctrl2 = true;
				break;
			}
		}
		if (needs_sq_ctrl2) {
			uint32_t sq_ctrl2_value = (1U << 0) | (0xFFFFU << 1); /* force_en | vmid_en */
			ret = pm4_append_set_uconfig_reg(
				buffer,
				arch->control_regs.sq_perfcounter_ctrl2,
				sq_ctrl2_value);
			if (ret < 0)
				return ret;
		}
	}

	/* 4c. GFX9: Set SQ_PERFCOUNTER_MASK = 0xFFFF0000 | 0xFFFF (SH0_MASK | SH1_MASK) */
	if (arch->control_regs.sq_perfcounter_mask) {
		ret = pm4_append_set_uconfig_reg(buffer, arch->control_regs.sq_perfcounter_mask,
						  0xFFFFFFFF);
		if (ret < 0)
			return ret;
	}

	/* 4d. GFX9: Set SQ_PERFCOUNTER_CTRL (simd_mask=0xF, all stages enabled) */
	if (arch->control_regs.sq_perfcounter_ctrl) {
		uint32_t sq_ctrl_value = 0;
		/* Enable all shader stages */
		sq_ctrl_value |= (1U << arch->control_regs.counter_control_bits.sq_ps_en_bit);
		sq_ctrl_value |= (1U << arch->control_regs.counter_control_bits.sq_vs_en_bit);
		sq_ctrl_value |= (1U << arch->control_regs.counter_control_bits.sq_gs_en_bit);
		sq_ctrl_value |= (1U << arch->control_regs.counter_control_bits.sq_es_en_bit);
		sq_ctrl_value |= (1U << arch->control_regs.counter_control_bits.sq_hs_en_bit);
		sq_ctrl_value |= (1U << arch->control_regs.counter_control_bits.sq_ls_en_bit);
		sq_ctrl_value |= (1U << arch->control_regs.counter_control_bits.sq_cs_en_bit);
		/* VMID_MASK = 0xFFFF in bits 16-31 */
		sq_ctrl_value |= (0xFFFFU << 16);
		ret = pm4_append_set_uconfig_reg(buffer, arch->control_regs.sq_perfcounter_ctrl,
						  sq_ctrl_value);
		if (ret < 0)
			return ret;
	}

	/* 5. Configure each counter */
	for (size_t i = 0; i < collection->counter_count; i++) {
		counter_info_t *counter = &collection->counters[i];

		/* GL2C and TCC counters need per-instance configuration instead of broadcast.
     * Other blocks (SQ, GRBM, TA) work correctly with broadcast mode. */
		bool needs_per_instance_config = (counter->block_id == HW_IP_BLOCK_GL2C ||
						  counter->block_id == HW_IP_BLOCK_TCC);

		if (needs_per_instance_config) {
			/* Get block info to determine number of instances */
			block_info_t *block = arch->block_map.blocks[counter->block_id];
			uint32_t num_instances = block->instance_count;

			/* Configure each instance separately */
			for (uint32_t instance = 0; instance < num_instances; instance++) {
				/* Set GRBM_GFX_INDEX to select this specific instance */
				uint32_t grbm_value = 0xa0000000u | instance;
				ret = pm4_append_set_uconfig_reg(
					buffer, arch->control_regs.grbm_gfx_index, grbm_value);
				if (ret < 0)
					return ret;

				/* Configure the counter for this instance */
				ret = generate_counter_config(buffer, arch, counter);
				if (ret < 0)
					return ret;
			}

			/* Reset to broadcast mode after per-instance config */
			ret = generate_grbm_broadcast(buffer, arch);
			if (ret < 0)
				return ret;

		} else {
			/* Other blocks: Configure once in broadcast mode (already set) */
			ret = generate_counter_config(buffer, arch, counter);
			if (ret < 0)
				return ret;
		}
	}

	/* 6. GRBM broadcast again */
	ret = generate_grbm_broadcast(buffer, arch);
	if (ret < 0)
		return ret;

	/* 7. Enable compute perfcount */
	ret = pm4_append_write_sh_reg(buffer, arch->control_regs.compute_perfcount_enable,
				      0x1, /* enable */
				      0, 0);
	if (ret < 0)
		return ret;

	/* 8. Enable perfmon (disable first, then enable) */
	ret = generate_perfmon_enable(
		buffer, arch, arch->control_regs.perfmon_states.perfmon_state_disable, false);
	if (ret < 0)
		return ret;

	ret = generate_perfmon_enable(
		buffer, arch, arch->control_regs.perfmon_states.perfmon_state_enable, false);
	if (ret < 0)
		return ret;

	/* 9. Final CS partial flush */
	ret = generate_cs_partial_flush(buffer, arch);
	if (ret < 0)
		return ret;

	return 0;
}

/* Generate PM4 packet sequence to read performance counters */
int generate_read_packet(pm4_buffer_t *buffer, const arch_t *arch,
			 const counter_collection_t *collection)
{
	int ret;
	uint64_t current_addr;

	/*
	 * READ packet strategy:
	 * - enable sampling mode and flush
	 * - walk each counter across all relevant topology instances
	 * - copy register values into GPU memory buffer in a deterministic layout
	 * - issue acquire_mem so CPU-side reads observe completed writes
	 *
	 * Dimension filtering is deferred to software in read path.
	 */
	if (!buffer || !arch || !collection || !collection->counters) {
		return -EINVAL;
	}

	/* 1. Enable perfmon with sampling */
	ret = generate_perfmon_enable(buffer, arch,
				      arch->control_regs.perfmon_states.perfmon_state_enable,
				      true); /* enable sampling */
	if (ret < 0)
		return ret;

	/* 2. GRBM broadcast mode */
	ret = generate_grbm_broadcast(buffer, arch);
	if (ret < 0)
		return ret;

	/* 3. CS partial flush */
	ret = generate_cs_partial_flush(buffer, arch);
	if (ret < 0)
		return ret;

	/* 4. Read counters from all topology locations */
	current_addr = collection->gpu_memory_addr;

	for (size_t counter_idx = 0; counter_idx < collection->counter_count; counter_idx++) {
		counter_info_t *counter = &collection->counters[counter_idx];
		block_info_t *block = arch->block_map.blocks[counter->block_id];

		if (!block) {
			return -ENOENT;
		}

		/* Reset to broadcast mode for each counter
     * Skip for multi-instance global blocks (GL2C, TCC) - they handle broadcast per-instance */
		bool is_multi_instance_global = (counter->block_id == HW_IP_BLOCK_GL2C ||
						 counter->block_id == HW_IP_BLOCK_TCC);

		if (!is_multi_instance_global) {
			ret = generate_grbm_broadcast(buffer, arch);
			if (ret < 0)
				return ret;
		}

		/* Get register info */
		counter_reg_info_t *reg_info = &block->counter_reg_info[counter->counter_index];

		/*
     * Always iterate through GPU topology based on block dimensions.
     * This reads all instances; software filtering will select specific
     * dimensions if needed.
     */
		bool has_se_dimension = false;
		uint32_t num_se = arch->num_se;
		uint32_t num_sa = arch->num_sa;
		uint32_t num_wgp = arch->num_wgp_per_sa;

		/* Extract dimension sizes from block dimensions */
		for (size_t dim_idx = 0; dim_idx < block->dimension_count; dim_idx++) {
			dimension_t *dim = &block->dimensions[dim_idx];
			if (dim->dim == HARDWARE_DIM_SE) {
				num_se = dim->size;
				has_se_dimension = true;
			} else if (dim->dim == HARDWARE_DIM_SA) {
				num_sa = dim->size;
			} else if (dim->dim == HARDWARE_DIM_WGP) {
				num_wgp = dim->size;
			}
		}

		if (has_se_dimension) {
			/*
       * SE-dependent block - iterate through SE x SA x WGP using block-specific dimensions.
       *
       * Read Strategy Rationale:
       * We always read ALL instances from the GPU (broadcast mode) and perform software
       * filtering to return specific dimensions when requested. This approach is preferred
       * because:
       *
       * 1. Hardware Consistency: GRBM_GFX_INDEX SE-level filtering is well-tested and
       *    reliable across AMD GPU generations. Finer-grained WGP/CU filtering via
       *    instance_index has hardware quirks and varies by architecture.
       *
       * 2. Reference Implementation: This matches the approach used in aqlprofiler
       *    (projects/aqlprofile), which successfully uses SE-level filtering with
       *    software aggregation for production workloads.
       *
       * 3. Simplicity: Using broadcast mode for reads and filtering in software keeps
       *    the PM4 packet generation straightforward and reduces hardware-specific edge
       *    cases.
       *
       * 4. Performance: For typical perf use cases reading a small number of counters,
       *    the overhead of reading all instances is negligible compared to GPU execution
       *    and kernel overhead.
       *
       * Software filtering in aql_perf_measurement_read() handles dimension-specific
       * requests by indexing into the results array using encode_dimension_index().
       */
			/* For blocks with instance_count > 1 (e.g., TA with 2 instances per WGP),
		 * iterate per-instance using grbm_inst_se_sh_wgp_index_value encoding.
		 * This matches aqlprofile's behavior for CounterBlockWgpAttr blocks. */
			uint32_t num_instances = block->instance_count;
			for (uint32_t se = 0; se < num_se; se++) {
				for (uint32_t sa = 0; sa < num_sa; sa++) {
					for (uint32_t wgp = 0; wgp < num_wgp; wgp++) {
						for (uint32_t inst = 0; inst < num_instances; inst++) {
							/* Set GRBM index for specific location + instance.
							 * GFX9: direct instance index, SH-based addressing.
							 * GFX12: WGP-shifted index, SA-based addressing.
							 */
							if (arch->type == ARCH_TYPE_GFX9) {
								if (num_instances > 1) {
									ret = pm4_set_grbm_index_gfx9(
										buffer,
										arch->control_regs.grbm_gfx_index,
										wgp * num_instances + inst,
										sa, se);
								} else {
									ret = pm4_set_grbm_index_gfx9(
										buffer,
										arch->control_regs.grbm_gfx_index,
										wgp, sa, se);
								}
							} else if (num_instances > 1) {
								ret = pm4_set_grbm_index_with_instance(
									buffer, arch->control_regs.grbm_gfx_index,
									wgp, inst, sa, se);
							} else {
								ret = pm4_set_grbm_index(
									buffer, arch->control_regs.grbm_gfx_index,
									wgp, sa, se);
							}
							if (ret < 0)
								return ret;

							/* Copy counter data to memory.
							 * Match aqlprofile dw_mask logic:
							 * - If register_addr_hi != 0: read both LO and HI
							 *   as separate 32-bit COPY_DATA packets
							 * - If register_addr_hi == 0: read only LO (32-bit counter)
							 * Always allocate 8 bytes per read location.
							 */
							pm4_copy_data_flags_t flags = {
								.bits = { .src_sel =
										  0, /* Non-priv registers */
									  .dst_sel = 2, /* TC_L2 memory */
									  .src_temporal =
										  3, /* LU cache policy */
									  .dst_temporal =
										  3, /* LU cache policy */
									  .count_sel = 0, /* 32-bit data */
									  .wr_confirm = 0 }
							};

							/* Read LO register */
							ret = pm4_append_copy_data(
								buffer, flags, reg_info->register_addr_lo,
								0, current_addr);
							if (ret < 0)
								return ret;

							if (reg_info->register_addr_hi != 0) {
								/* 64-bit counter: read HI register */
								ret = pm4_append_copy_data(
									buffer, flags,
									reg_info->register_addr_hi,
									0, current_addr + 4);
								if (ret < 0)
									return ret;
							}

							current_addr += 8; /* Always 8 bytes per read */
						}
					}
				}
			}
		} else {
			/* No SE dimension found - global block
       * Check if block has multiple instances (e.g., GL2C has 16 instances, TCC has 16)
       */
			uint32_t num_instances = block->instance_count;

			if (num_instances > 1) {
				/* Multi-instance global block - iterate through each instance
         *
         * This handles blocks like GL2C and TCC which have multiple hardware instances
         * that must be read separately. Each instance is selected by setting the
         * INSTANCE_INDEX field in GRBM_GFX_INDEX while broadcasting to all SE/SA.
         *
         * Reference: aqlprofile pmc_builder.h lines 593-594:
         *   else if (block_info->instance_count > 1) {
         *     grbm_value = Primitives::grbm_inst_index_value(block_des.index);
         *   }
         */

				/* GL2C and TCC blocks require separate LO+HI reads like GRBM.
         * Our register addresses already include BASE_IDX adjustments, so we can
         * use them directly in COPY_DATA packets.
         */
				bool is_split_read_block = (counter->block_id == HW_IP_BLOCK_GL2C ||
							    counter->block_id == HW_IP_BLOCK_TCC);

				for (uint32_t instance = 0; instance < num_instances; instance++) {
					/* GL2C requires a broadcast->instance toggle sequence per rocprofv3.
           * Reset to broadcast mode first, then set the specific instance.
           * This ensures the GPU properly routes subsequent operations to the correct instance. */
					ret = generate_grbm_broadcast(buffer, arch);
					if (ret < 0)
						return ret;

					/* Set GRBM index to select specific instance
           * GRBM_GFX_INDEX format for instance selection:
           * - INSTANCE_INDEX = instance number (bits 0-7)
           * - SE_BROADCAST_WRITES = 1 (broadcast to all SEs, bit 30)
           * - SA_BROADCAST_WRITES = 1 (broadcast to all SAs, bit 29)
           * Value = 0xa0000000 | instance
           */
					uint32_t grbm_value = 0xa0000000u | instance;
					ret = pm4_append_set_uconfig_reg(
						buffer, arch->control_regs.grbm_gfx_index,
						grbm_value);
					if (ret < 0)
						return ret;

					if (is_split_read_block) {
						/* GL2C/TCC: Read LO and HI separately as 32-bit values
             *
             * GL2C and TCC counters must be read as separate 32-bit LO/HI operations
             * instead of combined 64-bit reads. This matches aqlprofile's implementation
             * for these blocks on GFX12.
             *
             * The register addresses in gfx12_creator.c are already absolute UCONFIG
             * addresses with BASE_IDX=1 adjustment applied (e.g., GL2C_PERFCOUNTER0_LO
             * is defined as 0xd380 = 0xc000 + (0x3380 - 0x2000)).
             *
             * For COPY_DATA, pm4_append_copy_data expects the UCONFIG-relative offset,
             * so we subtract UCONFIG_SPACE_START (0xc000) to get the packet register field.
             */

						pm4_copy_data_flags_t flags = {
							.bits = { .src_sel =
									  0, /* Non-priv registers */
								  .dst_sel = 2, /* TC_L2 memory */
								  .src_temporal =
									  3, /* LU cache policy */
								  .dst_temporal =
									  3, /* LU cache policy */
								  .count_sel = 0, /* 32-bit data */
								  .wr_confirm = 0 }
						};

						/* COPY_DATA expects absolute UCONFIG addresses, not offsets.
             * GL2C register definitions are already absolute (e.g., 0xd380), so use them directly. */
						uint32_t reg_lo = reg_info->register_addr_lo;
						uint32_t reg_hi = reg_info->register_addr_hi;

						/* Read LO register (32-bit) */
						ret = pm4_append_copy_data(buffer, flags, reg_lo, 0,
									   current_addr);
						if (ret < 0)
							return ret;
						current_addr += 4; /* 32-bit value */

						/* Read HI register (32-bit) */
						ret = pm4_append_copy_data(buffer, flags, reg_hi, 0,
									   current_addr);
						if (ret < 0)
							return ret;
						current_addr += 4; /* 32-bit value */
					} else {
						/* Other multi-instance blocks: Combined 64-bit read */
						pm4_copy_data_flags_t flags = {
							.bits = { .src_sel =
									  0, /* Non-priv registers */
								  .dst_sel = 2, /* TC_L2 memory */
								  .src_temporal =
									  3, /* LU cache policy */
								  .dst_temporal =
									  3, /* LU cache policy */
								  .count_sel = 0, /* 32-bit data */
								  .wr_confirm = 0 }
						};

						ret = pm4_append_copy_data(
							buffer, flags, reg_info->register_addr_lo,
							reg_info->register_addr_hi, current_addr);
						if (ret < 0)
							return ret;

						current_addr += 8; /* 64-bit counter value */
					}
				}
			} else {
				/* Single-instance global block - read once
         *
         * Special case for GRBM: Read LO and HI as separate 32-bit COPY_DATA packets
         * instead of one combined 64-bit read. This matches aqlprofile's implementation
         * for GRBM counters on GFX12.
         *
         * Reference: aqlprofile pmc_builder.h ReadXccPackets() - GRBM counters are read
         * with two separate BuildCopyCounterDataPacket() calls for LO and HI registers.
         */
				if (counter->block_id == HW_IP_BLOCK_GRBM) {
					/* GRBM: Read LO and HI separately as 32-bit values
           *
           * GRBM register addresses in gfx12_creator.c are already absolute UCONFIG
           * addresses (e.g., 0xd040 for GRBM_PERFCOUNTER0_LO). No runtime adjustment
           * is needed - use them directly with pm4_append_copy_data.
           *
           * This matches how aqlprofile handles GRBM registers on GFX12.
           */
					pm4_copy_data_flags_t flags = {
						.bits = { .src_sel = 0, /* Non-priv registers */
							  .dst_sel = 2, /* TC_L2 memory */
							  .src_temporal = 3, /* LU cache policy */
							  .dst_temporal = 3, /* LU cache policy */
							  .count_sel = 0, /* 32-bit data */
							  .wr_confirm = 0 }
					};

					/* Read LO register (32-bit) - use absolute address directly */
					ret = pm4_append_copy_data(buffer, flags,
								   reg_info->register_addr_lo, 0,
								   current_addr);
					if (ret < 0)
						return ret;
					current_addr += 4; /* 32-bit value */

					/* Read HI register (32-bit) - use absolute address directly */
					ret = pm4_append_copy_data(buffer, flags,
								   reg_info->register_addr_hi, 0,
								   current_addr);
					if (ret < 0)
						return ret;
					current_addr += 4; /* 32-bit value */
				} else {
					/* Normal global block: Read LO+HI as one 64-bit value */
					pm4_copy_data_flags_t flags = {
						.bits = { .src_sel = 0, /* Non-priv registers */
							  .dst_sel = 2, /* TC_L2 memory */
							  .src_temporal = 3, /* LU cache policy */
							  .dst_temporal = 3, /* LU cache policy */
							  .count_sel = 0, /* 32-bit data */
							  .wr_confirm = 0 }
					};

					ret = pm4_append_copy_data(buffer, flags,
								   reg_info->register_addr_lo,
								   reg_info->register_addr_hi,
								   current_addr);
					if (ret < 0)
						return ret;

					current_addr += 8; /* 64-bit counter value */
				}
			}
		}
	}

	/* 5. Restore broadcast mode */
	ret = generate_grbm_broadcast(buffer, arch);
	if (ret < 0)
		return ret;

	/* 6. Cache coherency flush - architecture-specific */
	if (arch->control_regs.cp_coher_cntl_default) {
		/* GFX9: 7-DWORD ACQUIRE_MEM with CP_COHER_CNTL */
		ret = pm4_append_acquire_mem_gfx9(buffer, collection->gpu_memory_addr,
						   collection->memory_size,
						   arch->control_regs.cp_coher_cntl_default);
	} else {
		/* GFX10+: 8-DWORD ACQUIRE_MEM with GCR_CNTL */
		ret = pm4_append_acquire_mem(buffer, collection->gpu_memory_addr,
					      collection->memory_size,
					      arch->control_regs.gcr_cntl_default);
	}
	if (ret < 0)
		return ret;

	return 0;
}

/* Generate PM4 packet sequence to stop performance counters */
int generate_stop_packet(pm4_buffer_t *buffer, const arch_t *arch)
{
	int ret;

	/*
	 * STOP packet intentionally stays minimal:
	 * - restore broadcast indexing
	 * - transition perfmon FSM to stop
	 * - flush outstanding writes
	 * - optionally gate perf clocks back off (gfx9 paths)
	 */
	if (!buffer || !arch) {
		return -EINVAL;
	}

	/* 1. GRBM broadcast mode */
	ret = generate_grbm_broadcast(buffer, arch);
	if (ret < 0)
		return ret;

	/* 2. Set perfmon state to stop with sampling enabled */
	ret = generate_perfmon_enable(buffer, arch,
				      arch->control_regs.perfmon_states.perfmon_state_stop, false);
	if (ret < 0)
		return ret;

	/* 3. CS partial flush */
	ret = generate_cs_partial_flush(buffer, arch);
	if (ret < 0)
		return ret;

	/* 4. GFX9: Disable RLC_PERFMON_CLK_CNTL = 0 (release perf counter clocks) */
	if (arch->control_regs.rlc_perfmon_clk_cntl) {
		ret = pm4_append_set_uconfig_reg(buffer, arch->control_regs.rlc_perfmon_clk_cntl,
						  0);
		if (ret < 0)
			return ret;
	}

	return 0;
}

/* Calculate total memory size needed for counter data collection */
size_t calculate_counter_memory_size(const arch_t *arch, const counter_collection_t *collection)
{
	if (!arch || !collection || !collection->counters) {
		return 0;
	}

	size_t total_size = 0;

	for (size_t i = 0; i < collection->counter_count; i++) {
		counter_info_t *counter = &collection->counters[i];
		block_info_t *block = arch->block_map.blocks[counter->block_id];

		if (!block) {
			continue; /* Skip invalid blocks */
		}

		size_t counter_size = 8; /* Base 64-bit counter size */

		/* Check if block has SE/SA/WGP dimensions */
		bool has_se_dimension = false;
		for (size_t dim_idx = 0; dim_idx < block->dimension_count; dim_idx++) {
			dimension_t *dim = &block->dimensions[dim_idx];
			if (dim->dim == HARDWARE_DIM_SE) {
				has_se_dimension = true;
			}
			/* Multiply by topology dimensions - use block-specific dimension sizes */
			counter_size *= dim->size;
		}

		/* For global blocks (no SE dimension) with multiple instances,
     * multiply by instance count to allocate space for all instances.
     * This handles blocks like GL2C (16 instances) and TCC (16 instances).
     */
		if (!has_se_dimension && block->instance_count > 1) {
			counter_size *= block->instance_count;
		}

		total_size += counter_size;
	}

	return total_size;
}

/* Validate counter collection configuration */
int validate_counter_collection(const arch_t *arch, const counter_collection_t *collection)
{
	if (!arch || !collection || !collection->counters) {
		return -EINVAL;
	}

	if (collection->counter_count == 0) {
		return -EINVAL;
	}

	/* Check each counter */
	for (size_t i = 0; i < collection->counter_count; i++) {
		counter_info_t *counter = &collection->counters[i];

		/* Validate block ID */
		if (VALIDATE_BLOCK_ID(arch, counter)) {
			return -EINVAL;
		}

		/* Check if block exists in architecture */
		block_info_t *block = arch->block_map.blocks[counter->block_id];
		if (!block) {
			return -ENOENT;
		}

		/* Validate counter index */
		if (counter->counter_index >= block->counter_count) {
			return -EINVAL;
		}

		/* Validate event ID */
		if (counter->event_id > block->event_id_max) {
			return -EINVAL;
		}
	}

	return 0;
}
