$date
	Mon May 25 23:29:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a_gt_eq_six_tb $end
$var wire 1 ! a_gt_eq_six $end
$var reg 1 " a0 $end
$var reg 1 # a1 $end
$var reg 1 $ a2 $end
$scope module inst1 $end
$var wire 1 " a0 $end
$var wire 1 # a1 $end
$var wire 1 $ a2 $end
$var reg 1 ! a_gt_eq_six $end
$upscope $end
$scope begin estimulate_design $end
$var reg 4 % invect [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#10
1"
b1 %
#20
1#
0"
b10 %
#30
1"
b11 %
#40
1$
0#
0"
b100 %
#50
1"
b101 %
#60
1!
1#
0"
b110 %
#70
1"
b111 %
#80
b1000 %
