# VHDLexamples
I did these as homework for FPGA Lesson at my university years. Hope these help you.

Contents:
- NAND gate with delay
- NOR gate with delay
- NOT gate with delay
- XOR gate with delay
- 1-bit full adder with NAND gates
- D Flip Flop
- D Latch with logic gates
- 2x1 MUX with logic gates
- 2x1 MUX 16-bit input
- 16x1 MUX 16-bit input
- 32x1 MUX with 2x1 MUX
- 32-bit register
- Testbenches
