m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
valtera_avalon_sc_fifo
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1592056249
!i10b 1
!s100 AmIg@HKgzRdiLX?Qo8hRz3
IB`fkmHhKi48[9`jQY[Z@>1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_sc_fifo_v_unit
S1
Z3 d/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Z4 w1592055745
8./../disenyo_qsys_tb/simulation/submodules/altera_avalon_sc_fifo.v
F./../disenyo_qsys_tb/simulation/submodules/altera_avalon_sc_fifo.v
L0 21
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1592056249.000000
!s107 ./../disenyo_qsys_tb/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-sv|./../disenyo_qsys_tb/simulation/submodules/altera_avalon_sc_fifo.v|-work|ensamblado_procesador_0_avalon_master_limiter|
!i113 1
Z7 o-sv -work ensamblado_procesador_0_avalon_master_limiter
Z8 tCvgOpt 0
valtera_avalon_st_pipeline_base
R0
!s110 1592056250
!i10b 1
!s100 IZ246NSd;dW2a7WAUFMLa1
ILh3l8<O0AZbKl6?0h@lcW1
R2
!s105 altera_avalon_st_pipeline_base_v_unit
S1
R3
R4
8./../disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
F./../disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
L0 22
R5
r1
!s85 0
31
R6
!s107 ./../disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|./../disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|-work|ensamblado_procesador_0_avalon_master_limiter|
!i113 1
R7
R8
valtera_merlin_reorder_memory
R0
R1
!i10b 1
!s100 B]Q3gm[]eMNh?7KLoTHDO0
ISHnz79SJRR4I43[cTXHGl2
R2
Z9 !s105 altera_merlin_reorder_memory_sv_unit
S1
R3
Z10 w1592055746
Z11 8./../disenyo_qsys_tb/simulation/submodules/altera_merlin_reorder_memory.sv
Z12 F./../disenyo_qsys_tb/simulation/submodules/altera_merlin_reorder_memory.sv
L0 28
R5
r1
!s85 0
31
R6
Z13 !s107 ./../disenyo_qsys_tb/simulation/submodules/altera_merlin_reorder_memory.sv|
Z14 !s90 -reportprogress|300|-sv|./../disenyo_qsys_tb/simulation/submodules/altera_merlin_reorder_memory.sv|-work|ensamblado_procesador_0_avalon_master_limiter|
!i113 1
R7
R8
valtera_merlin_traffic_limiter
R0
R1
!i10b 1
!s100 0h4;DR_^c13j]SXILa7d?1
IeO?QBC@in?ai_5L:4[o;X0
R2
!s105 altera_merlin_traffic_limiter_sv_unit
S1
R3
R10
8./../disenyo_qsys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
F./../disenyo_qsys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
L0 49
R5
r1
!s85 0
31
R6
!s107 ./../disenyo_qsys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|./../disenyo_qsys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv|-work|ensamblado_procesador_0_avalon_master_limiter|
!i113 1
R7
R8
vmemory_pointer_controller
R0
R1
!i10b 1
!s100 SnO4nm[FfBVF>D;LEgjzR2
IPkZfQ6_AgXlCQ<N:MUCFE1
R2
R9
S1
R3
R10
R11
R12
L0 185
R5
r1
!s85 0
31
R6
R13
R14
!i113 1
R7
R8
