/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 224 224)
	(text "control_unit" (rect 5 0 49 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "opcode[10..0]" (rect 0 0 51 12)(font "Arial" ))
		(text "opcode[10..0]" (rect 21 59 72 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "reg2loc" (rect 0 0 28 12)(font "Arial" ))
		(text "reg2loc" (rect 159 27 187 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 1))
	)
	(port
		(pt 208 48)
		(output)
		(text "uncondBranch" (rect 0 0 56 12)(font "Arial" ))
		(text "uncondBranch" (rect 131 43 187 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 1))
	)
	(port
		(pt 208 64)
		(output)
		(text "branch" (rect 0 0 27 12)(font "Arial" ))
		(text "branch" (rect 160 59 187 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64)(line_width 1))
	)
	(port
		(pt 208 80)
		(output)
		(text "mem_w" (rect 0 0 33 12)(font "Arial" ))
		(text "mem_w" (rect 154 75 187 87)(font "Arial" ))
		(line (pt 208 80)(pt 192 80)(line_width 1))
	)
	(port
		(pt 208 96)
		(output)
		(text "mem_r" (rect 0 0 30 12)(font "Arial" ))
		(text "mem_r" (rect 157 91 187 103)(font "Arial" ))
		(line (pt 208 96)(pt 192 96)(line_width 1))
	)
	(port
		(pt 208 112)
		(output)
		(text "memToReg" (rect 0 0 49 12)(font "Arial" ))
		(text "memToReg" (rect 138 107 187 119)(font "Arial" ))
		(line (pt 208 112)(pt 192 112)(line_width 1))
	)
	(port
		(pt 208 128)
		(output)
		(text "aluCtl[3..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "aluCtl[3..0]" (rect 146 123 187 135)(font "Arial" ))
		(line (pt 208 128)(pt 192 128)(line_width 3))
	)
	(port
		(pt 208 144)
		(output)
		(text "aluSrc" (rect 0 0 24 12)(font "Arial" ))
		(text "aluSrc" (rect 163 139 187 151)(font "Arial" ))
		(line (pt 208 144)(pt 192 144)(line_width 1))
	)
	(port
		(pt 208 160)
		(output)
		(text "regWrite" (rect 0 0 35 12)(font "Arial" ))
		(text "regWrite" (rect 152 155 187 167)(font "Arial" ))
		(line (pt 208 160)(pt 192 160)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 192 192)(line_width 1))
	)
)
