# Project: Direct Mapped Cache
# Contributers: Daniel Giro, Ian Lane
## Introduction
This project is direct mapped cache created in VHDL with schematics and layouts.

## Notes
