
// Generated by Cadence Genus(TM) Synthesis Solution 23.12-s086_1
// Generated on: Mar 18 2025 13:07:03 -03 (Mar 18 2025 16:07:03 UTC)

// Verification Directory fv/full_adder 

module full_adder(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  ADDFX2 g89__2398(.A (A), .B (Cin), .CI (B), .CO (Cout), .S (S));
endmodule

