

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 17:02:46 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution9
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  453|  453|  453|  453|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |  451|  451|        20|         18|          1|    25|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|     20|       -|       -|
|Expression       |        -|      0|       0|    1786|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     626|
|Register         |        -|      -|     964|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     20|     964|    2412|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U2   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U4   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U5   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U7   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U8   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U9   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U10  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U12  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U13  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U14  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U15  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U16  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U18  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U19  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U20  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdcud_U3   |conv2d_mac_muladdcud  | i0 + i1 * i2 |
    |conv2d_mac_muladdcud_U6   |conv2d_mac_muladdcud  | i0 + i1 * i2 |
    |conv2d_mac_muladdcud_U11  |conv2d_mac_muladdcud  | i0 + i1 * i2 |
    |conv2d_mac_muladdcud_U17  |conv2d_mac_muladdcud  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1925_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_1955_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_1971_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_1979_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_1987_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_2031_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_2039_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_2055_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_2063_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_2071_p2                  |     *    |      0|  0|  41|           8|           8|
    |tmp_7_1_1_fu_1096_p2            |     *    |      0|  0|  41|           8|           8|
    |tmp_7_2_1_fu_1150_p2            |     *    |      0|  0|  41|           8|           8|
    |tmp_7_4_1_fu_1477_p2            |     *    |      0|  0|  41|           8|           8|
    |tmp_7_4_3_fu_1515_p2            |     *    |      0|  0|  41|           8|           8|
    |tmp_7_4_5_fu_1597_p2            |     *    |      0|  0|  41|           8|           8|
    |tmp_7_5_1_fu_1639_p2            |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_781_p2                   |     +    |      0|  0|  12|           3|           1|
    |i_1_mid1_fu_897_p2              |     +    |      0|  0|  12|           3|           2|
    |indvar_flatten_next_fu_793_p2   |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_985_p2                   |     +    |      0|  0|  12|           3|           1|
    |res_d0                          |     +    |      0|  0|  16|          16|          16|
    |tmp10_fu_1909_p2                |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_1905_p2                |     +    |      0|  0|  16|          16|          16|
    |tmp14_fu_1333_p2                |     +    |      0|  0|  23|          16|          16|
    |tmp18_fu_1809_p2                |     +    |      0|  0|  16|          16|          16|
    |tmp19_fu_1805_p2                |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_1914_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp20_fu_1444_p2                |     +    |      0|  0|  23|          16|          16|
    |tmp23_fu_1603_p2                |     +    |      0|  0|  23|          16|          16|
    |tmp27_fu_1770_p2                |     +    |      0|  0|  16|          16|          16|
    |tmp28_fu_1762_p2                |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_1846_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp31_fu_1766_p2                |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_1842_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_1196_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp_10_fu_933_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_13_fu_1049_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_16_fu_1222_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_19_fu_1398_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_22_fu_1550_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_23_fu_1645_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_24_fu_974_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_25_fu_1231_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_26_fu_1236_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_27_fu_1404_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_28_fu_1556_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_29_fu_1894_p2               |     +    |      0|  0|  16|           6|           6|
    |tmp_30_fu_1649_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_31_fu_994_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_32_fu_1058_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_33_fu_1247_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_34_fu_1414_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_35_fu_1566_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_36_fu_1653_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_37_fu_1078_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_38_fu_1105_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_39_fu_1257_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_40_fu_1448_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_41_fu_1607_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_42_fu_1657_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_43_fu_1661_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_44_fu_1124_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_45_fu_1262_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_46_fu_1460_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_47_fu_1616_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_48_fu_865_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_49_fu_1665_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_4_s_fu_958_p2               |     +    |      0|  0|  12|           3|           2|
    |tmp_50_fu_1159_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_51_fu_1267_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_52_fu_1483_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_53_fu_1669_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_54_fu_886_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_55_fu_1678_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_56_fu_1172_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_57_fu_1272_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_58_fu_1492_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_59_fu_1682_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_5_2_mid2_v_fu_946_p2        |     +    |      0|  0|  12|           3|           3|
    |tmp_5_4_mid2_v_fu_1368_p2       |     +    |      0|  0|  13|           4|           3|
    |tmp_5_5_mid2_v_fu_1521_p2       |     +    |      0|  0|  13|           4|           3|
    |tmp_6_fu_845_p2                 |     +    |      0|  0|  15|           8|           8|
    |tmp_8_0_2_fu_1069_p2            |     +    |      0|  0|  12|           3|           2|
    |tmp_8_0_3_fu_1115_p2            |     +    |      0|  0|  12|           3|           2|
    |tmp_8_0_4_fu_855_p2             |     +    |      0|  0|  13|           4|           3|
    |tmp_8_0_5_fu_876_p2             |     +    |      0|  0|  13|           4|           3|
    |tmp_9_fu_1885_p2                |     +    |      0|  0|  16|           6|           6|
    |exitcond_flatten_fu_787_p2      |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_799_p2              |   icmp   |      0|  0|   9|           3|           3|
    |j_mid2_fu_805_p3                |  select  |      0|  0|   3|           1|           1|
    |tmp_5_1_mid2_fu_903_p3          |  select  |      0|  0|   3|           1|           3|
    |tmp_5_2_mid2_v_v_cas_fu_939_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_5_3_mid2_v_fu_964_p3        |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_813_p3              |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |tmp_4_3_mid1_fu_952_p2          |    xor   |      0|  0|   4|           3|           4|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1786|         763|         754|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |a_address0                               |   93|         19|    7|        133|
    |a_address1                               |   93|         19|    7|        133|
    |ap_NS_fsm                                |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_744_p4               |    9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_733_p4  |    9|          2|    5|         10|
    |ap_phi_mux_j_phi_fu_756_p4               |    9|          2|    3|          6|
    |b_0_address0                             |   21|          4|    3|         12|
    |b_0_address1                             |   21|          4|    3|         12|
    |b_1_address0                             |   21|          4|    3|         12|
    |b_1_address1                             |   21|          4|    3|         12|
    |b_2_address0                             |   21|          4|    3|         12|
    |b_2_address1                             |   21|          4|    3|         12|
    |b_3_address0                             |   21|          4|    3|         12|
    |b_3_address1                             |   21|          4|    3|         12|
    |b_4_address0                             |   21|          4|    3|         12|
    |b_4_address1                             |   21|          4|    3|         12|
    |b_5_address0                             |   21|          4|    3|         12|
    |b_5_address1                             |   21|          4|    3|         12|
    |i_reg_740                                |    9|          2|    3|          6|
    |indvar_flatten_reg_729                   |    9|          2|    5|         10|
    |j_reg_752                                |    9|          2|    3|          6|
    |reg_771                                  |    9|          2|    8|         16|
    |reg_776                                  |    9|          2|    8|         16|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  626|        126|   90|        510|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |b_0_load_1_reg_2390                      |   8|   0|    8|          0|
    |b_0_load_2_reg_2576                      |   8|   0|    8|          0|
    |b_0_load_3_reg_2415                      |   8|   0|    8|          0|
    |b_0_load_4_reg_2486                      |   8|   0|    8|          0|
    |b_0_load_5_reg_2516                      |   8|   0|    8|          0|
    |b_0_load_reg_2526                        |   8|   0|    8|          0|
    |b_1_load_4_reg_2491                      |   8|   0|    8|          0|
    |b_1_load_5_reg_2586                      |   8|   0|    8|          0|
    |b_2_load_2_reg_2395                      |   8|   0|    8|          0|
    |b_2_load_3_reg_2471                      |   8|   0|    8|          0|
    |b_2_load_4_reg_2496                      |   8|   0|    8|          0|
    |b_2_load_5_reg_2591                      |   8|   0|    8|          0|
    |b_3_load_1_reg_2561                      |   8|   0|    8|          0|
    |b_3_load_2_reg_2400                      |   8|   0|    8|          0|
    |b_3_load_3_reg_2420                      |   8|   0|    8|          0|
    |b_3_load_4_reg_2501                      |   8|   0|    8|          0|
    |b_3_load_5_reg_2521                      |   8|   0|    8|          0|
    |b_3_load_reg_2556                        |   8|   0|    8|          0|
    |b_4_load_1_reg_2566                      |   8|   0|    8|          0|
    |b_4_load_2_reg_2405                      |   8|   0|    8|          0|
    |b_4_load_3_reg_2476                      |   8|   0|    8|          0|
    |b_4_load_4_reg_2506                      |   8|   0|    8|          0|
    |b_4_load_5_reg_2596                      |   8|   0|    8|          0|
    |b_5_load_1_reg_2571                      |   8|   0|    8|          0|
    |b_5_load_2_reg_2410                      |   8|   0|    8|          0|
    |b_5_load_3_reg_2481                      |   8|   0|    8|          0|
    |b_5_load_4_reg_2511                      |   8|   0|    8|          0|
    |b_5_load_5_reg_2601                      |   8|   0|    8|          0|
    |exitcond_flatten_reg_2264                |   1|   0|    1|          0|
    |exitcond_flatten_reg_2264_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond_reg_2273                        |   1|   0|    1|          0|
    |i_1_reg_2259                             |   3|   0|    3|          0|
    |i_reg_740                                |   3|   0|    3|          0|
    |indvar_flatten_next_reg_2268             |   5|   0|    5|          0|
    |indvar_flatten_reg_729                   |   5|   0|    5|          0|
    |j_1_reg_2372                             |   3|   0|    3|          0|
    |j_mid2_reg_2280                          |   3|   0|    3|          0|
    |j_mid2_reg_2280_pp0_iter1_reg            |   3|   0|    3|          0|
    |j_reg_752                                |   3|   0|    3|          0|
    |reg_763                                  |   8|   0|    8|          0|
    |reg_767                                  |   8|   0|    8|          0|
    |reg_771                                  |   8|   0|    8|          0|
    |reg_776                                  |   8|   0|    8|          0|
    |tmp12_reg_2964                           |  16|   0|   16|          0|
    |tmp13_reg_2969                           |  16|   0|   16|          0|
    |tmp14_reg_2691                           |  16|   0|   16|          0|
    |tmp15_reg_2636                           |  16|   0|   16|          0|
    |tmp17_reg_2676                           |  16|   0|   16|          0|
    |tmp18_reg_2944                           |  16|   0|   16|          0|
    |tmp20_reg_2739                           |  16|   0|   16|          0|
    |tmp21_reg_2696                           |  16|   0|   16|          0|
    |tmp22_reg_2711                           |  16|   0|   16|          0|
    |tmp23_reg_2814                           |  16|   0|   16|          0|
    |tmp24_reg_2744                           |  16|   0|   16|          0|
    |tmp26_reg_2786                           |  16|   0|   16|          0|
    |tmp27_reg_2924                           |  16|   0|   16|          0|
    |tmp29_reg_2819                           |  16|   0|   16|          0|
    |tmp2_reg_2959                            |  16|   0|   16|          0|
    |tmp30_reg_2839                           |  16|   0|   16|          0|
    |tmp32_reg_2889                           |  16|   0|   16|          0|
    |tmp34_reg_2904                           |  16|   0|   16|          0|
    |tmp4_reg_2919                            |  16|   0|   16|          0|
    |tmp5_reg_2939                            |  16|   0|   16|          0|
    |tmp6_reg_2631                            |  16|   0|   16|          0|
    |tmp7_reg_2425                            |  16|   0|   16|          0|
    |tmp9_reg_2606                            |  16|   0|   16|          0|
    |tmp_10_reg_2340                          |   7|   0|    8|          1|
    |tmp_13_reg_2430                          |   6|   0|    7|          1|
    |tmp_19_reg_2721                          |   7|   0|    8|          1|
    |tmp_22_reg_2791                          |   7|   0|    8|          1|
    |tmp_23_reg_2844                          |   8|   0|    8|          0|
    |tmp_25_reg_2641                          |   7|   0|    7|          0|
    |tmp_2_cast_reg_2360                      |   3|   0|    8|          5|
    |tmp_30_reg_2849                          |   8|   0|    8|          0|
    |tmp_36_reg_2854                          |   8|   0|    8|          0|
    |tmp_39_reg_2656                          |   7|   0|    7|          0|
    |tmp_42_reg_2859                          |   8|   0|    8|          0|
    |tmp_43_reg_2864                          |   8|   0|    8|          0|
    |tmp_45_reg_2661                          |   7|   0|    7|          0|
    |tmp_49_reg_2869                          |   8|   0|    8|          0|
    |tmp_51_reg_2666                          |   7|   0|    7|          0|
    |tmp_55_reg_2879                          |   8|   0|    8|          0|
    |tmp_57_reg_2671                          |   7|   0|    7|          0|
    |tmp_5_2_mid2_v_reg_2348                  |   3|   0|    3|          0|
    |tmp_5_3_mid2_v_reg_2354                  |   3|   0|    3|          0|
    |tmp_5_4_mid2_v_v_reg_2716                |   3|   0|    4|          1|
    |tmp_6_reg_2298                           |   7|   0|    8|          1|
    |tmp_7_1_1_reg_2466                       |  16|   0|   16|          0|
    |tmp_7_2_1_reg_2581                       |  16|   0|   16|          0|
    |tmp_7_4_1_reg_2766                       |  16|   0|   16|          0|
    |tmp_7_4_3_reg_2781                       |  16|   0|   16|          0|
    |tmp_7_4_5_reg_2809                       |  16|   0|   16|          0|
    |tmp_7_5_1_reg_2834                       |  16|   0|   16|          0|
    |tmp_8_0_2_reg_2449                       |   3|   0|    3|          0|
    |tmp_8_0_3_reg_2541                       |   3|   0|    3|          0|
    |tmp_8_0_4_reg_2306                       |   4|   0|    4|          0|
    |tmp_8_0_5_reg_2323                       |   4|   0|    4|          0|
    |tmp_9_0_1_cast1_reg_2439                 |   3|   0|    7|          4|
    |tmp_9_0_1_cast_reg_2378                  |   3|   0|    8|          5|
    |tmp_9_0_2_cast1_reg_2531                 |   3|   0|    7|          4|
    |tmp_9_0_2_cast_reg_2454                  |   3|   0|    8|          5|
    |tmp_9_0_3_cast1_reg_2546                 |   3|   0|    7|          4|
    |tmp_9_0_3_cast_reg_2754                  |   3|   0|    8|          5|
    |tmp_9_0_4_cast1_reg_2611                 |   4|   0|    7|          3|
    |tmp_9_0_4_cast_reg_2311                  |   4|   0|    8|          4|
    |tmp_9_0_5_cast1_reg_2621                 |   4|   0|    7|          3|
    |tmp_9_0_5_cast_reg_2328                  |   4|   0|    8|          4|
    |tmp_mid2_reg_2290                        |   3|   0|    3|          0|
    |tmp_mid2_reg_2290_pp0_iter1_reg          |   3|   0|    3|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 964|   0| 1016|         52|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_address0    | out |    7|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|a_address1    | out |    7|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |    8|  ap_memory |       a      |     array    |
|b_0_address0  | out |    3|  ap_memory |      b_0     |     array    |
|b_0_ce0       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0        |  in |    8|  ap_memory |      b_0     |     array    |
|b_0_address1  | out |    3|  ap_memory |      b_0     |     array    |
|b_0_ce1       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q1        |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0  | out |    3|  ap_memory |      b_1     |     array    |
|b_1_ce0       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0        |  in |    8|  ap_memory |      b_1     |     array    |
|b_1_address1  | out |    3|  ap_memory |      b_1     |     array    |
|b_1_ce1       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q1        |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0  | out |    3|  ap_memory |      b_2     |     array    |
|b_2_ce0       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0        |  in |    8|  ap_memory |      b_2     |     array    |
|b_2_address1  | out |    3|  ap_memory |      b_2     |     array    |
|b_2_ce1       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q1        |  in |    8|  ap_memory |      b_2     |     array    |
|b_3_address0  | out |    3|  ap_memory |      b_3     |     array    |
|b_3_ce0       | out |    1|  ap_memory |      b_3     |     array    |
|b_3_q0        |  in |    8|  ap_memory |      b_3     |     array    |
|b_3_address1  | out |    3|  ap_memory |      b_3     |     array    |
|b_3_ce1       | out |    1|  ap_memory |      b_3     |     array    |
|b_3_q1        |  in |    8|  ap_memory |      b_3     |     array    |
|b_4_address0  | out |    3|  ap_memory |      b_4     |     array    |
|b_4_ce0       | out |    1|  ap_memory |      b_4     |     array    |
|b_4_q0        |  in |    8|  ap_memory |      b_4     |     array    |
|b_4_address1  | out |    3|  ap_memory |      b_4     |     array    |
|b_4_ce1       | out |    1|  ap_memory |      b_4     |     array    |
|b_4_q1        |  in |    8|  ap_memory |      b_4     |     array    |
|b_5_address0  | out |    3|  ap_memory |      b_5     |     array    |
|b_5_ce0       | out |    1|  ap_memory |      b_5     |     array    |
|b_5_q0        |  in |    8|  ap_memory |      b_5     |     array    |
|b_5_address1  | out |    3|  ap_memory |      b_5     |     array    |
|b_5_ce1       | out |    1|  ap_memory |      b_5     |     array    |
|b_5_q1        |  in |    8|  ap_memory |      b_5     |     array    |
|res_address0  | out |    5|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

