
// Library name: cse463_project
// Cell name: 8_bit_reg_v1_test
// View name: schematic
I0 (F1 F2 Load Load Load Load Load Load Load Load Out0 Out1 Out2 Out3 Out4 \
        Out5 Out6 Out7 S0 S1 0) cse463_project_8_bit_reg_v1_schematic
V0 (Load 0) vsource type=pulse val0=5 val1=0 period=200n width=100n
V3 (F2 0) vsource type=pulse val0=0 val1=5 period=100n delay=62.5n \
        width=25n
V2 (F1 0) vsource type=pulse val0=0 val1=5 period=100n width=50n
V5 (S0 0) vsource type=pulse val0=0 val1=5 period=600n delay=100n \
        width=300n
V4 (S1 0) vsource type=pulse val0=0 val1=5 period=400n width=200n
C11 (Out0 0) capacitor c=100f m=1
C10 (Out1 0) capacitor c=100f m=1
C9 (Out2 0) capacitor c=100f m=1
C8 (Out3 0) capacitor c=100f m=1
C6 (Out4 0) capacitor c=100f m=1
C4 (Out5 0) capacitor c=100f m=1
C2 (Out6 0) capacitor c=100f m=1
C0 (Out7 0) capacitor c=100f m=1
V1 (vdd! 0) vsource type=dc dc=5
