$date
	Fri Aug 15 17:54:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FullAdder_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # Cin $end
$var reg 1 $ X $end
$var reg 1 % Y $end
$scope module FA $end
$var wire 1 # Cin $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$var wire 1 $ X $end
$var wire 1 % Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0"
0!
0#
0%
0$
#10
1!
1#
#15
0#
1%
#20
1"
0!
1#
#25
0"
1!
0#
0%
1$
#30
1"
0!
1#
#35
0#
1%
#40
1!
1#
#45
