#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr  5 17:19:38 2022
# Process ID: 15808
# Current directory: D:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/cordic_acc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21376 D:\WSZYSTKO\Studia\Magister\Semestr_I\FPGA\lab4_pipeline\lab4_pipeline\cordic_acc\cordic_acc.xpr
# Log file: D:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/cordic_acc/vivado.log
# Journal file: D:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/cordic_acc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/cordic_acc/cordic_acc.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/cordic_acc/cordic_acc.srcs/sources_1/bd/design_acc/design_acc.bd}
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0_project d:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse {D:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/ip_repo/cordic_ip_1.0/hdl/cordic_step.v D:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/ip_repo/cordic_ip_1.0/hdl/cordic_pipe_rtl.v D:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/ip_repo/cordic_ip_1.0/hdl/mul_Kn.v}
update_compile_order -fileset sources_1
ipx::unload_core d:/WSZYSTKO/Studia/Magister/Semestr_I/FPGA/lab4_pipeline/lab4_pipeline/ip_repo/cordic_ip_1.0/component.xml
current_project cordic_acc
set_property screensize {155 768} [get_bd_cells cordic_ip_0]
undo
current_project cordic_ip_v1_0_project
synth_design -rtl -name rtl_1
show_objects -name sin_tab [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ OTHERS.*.* } ]
show_objects -name find_1 [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*sin_tab*" && TYPE == "DONT_CARE" } ]
show_objects -name find_1 [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*sin_tab*" && TYPE == "DONT_CARE" } ]
show_objects -name find_1 [get_nets -hierarchical -top_net_of_hierarchical_group "*sin_tab*" ]
show_objects -name find_1 [get_nets -hierarchical -top_net_of_hierarchical_group "*sin_tab*" ]
show_objects -name find_2 [get_ports "*valid_out*" ]
show_objects -name find_2 [get_ports "*valid_out*" ]
show_objects -name find_2 [get_ports "*valid_out*" ]
file mkdir d:/wszystko/studia/magister/semestr_i/fpga/lab4_pipeline/lab4_pipeline/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0_project/cordic_ip_v1_0_project.srcs/sources_1/new
close [ open d:/wszystko/studia/magister/semestr_i/fpga/lab4_pipeline/lab4_pipeline/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0_project/cordic_ip_v1_0_project.srcs/sources_1/new/cordic_pipe_rtl_TB.v w ]
add_files d:/wszystko/studia/magister/semestr_i/fpga/lab4_pipeline/lab4_pipeline/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0_project/cordic_ip_v1_0_project.srcs/sources_1/new/cordic_pipe_rtl_TB.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cordic_pipe_rtl_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source cordic_pipe_rtl_TB.tcl
run all
run all
close_sim
launch_simulation
source cordic_pipe_rtl_TB.tcl
run all
close_sim
launch_simulation
source cordic_pipe_rtl_TB.tcl
run all
file mkdir d:/wszystko/studia/magister/semestr_i/fpga/lab4_pipeline/lab4_pipeline/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0_project/cordic_ip_v1_0_project.srcs/sim_1/new
close [ open d:/wszystko/studia/magister/semestr_i/fpga/lab4_pipeline/lab4_pipeline/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0_project/cordic_ip_v1_0_project.srcs/sources_1/new/elipse_coord.v w ]
add_files d:/wszystko/studia/magister/semestr_i/fpga/lab4_pipeline/lab4_pipeline/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0_project/cordic_ip_v1_0_project.srcs/sources_1/new/elipse_coord.v
update_compile_order -fileset sources_1
close_design
close_sim
close_project
