Line number: 
[1557, 1621]
Comment: 
This block handles register updates in a pipelined processor during the 'clock positive edge' when no 'instruction fetch stall' occurs. It updates a variety of important registers, control signals and status bits based on next state values. These updates include reading the data, handling exception flags, setting the control flow flags, condition check, addressing modes, byte enable selection and exclusive execution flags among others. It also directs the operation of the arithmetic logic unit (ALU), such as the function to execute and whether to use the carry input. Further, it handles status of the interrupt, user mode controls, ALU related controls, and updates related to coprocessor opcodes, underlying operation, and write enable control.