

================================================================
== Vitis HLS Report for 'svd_float_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2'
================================================================
* Date:           Tue Apr  4 19:45:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.392 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1722_1_VITIS_LOOP_1723_2  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|     107|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       57|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|       57|     179|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_4ns_4ns_8_4_1_U91  |mac_muladd_4ns_4ns_4ns_8_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1722_1_fu_139_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1722_fu_151_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln1723_fu_183_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln1724_1_fu_231_p2     |         +|   0|  0|  19|           8|           8|
    |sub_ln1724_fu_222_p2       |         -|   0|  0|  19|           8|           8|
    |icmp_ln1722_fu_133_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1723_fu_157_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln1722_1_fu_171_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln1722_fu_163_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 107|          47|          38|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |i_fu_50                               |   9|          2|    4|          8|
    |indvar_flatten_fu_54                  |   9|          2|    8|         16|
    |j_fu_46                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   34|         68|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |add_ln1724_1_reg_305                   |  8|   0|    8|          0|
    |add_ln1724_1_reg_305_pp0_iter3_reg     |  8|   0|    8|          0|
    |ap_CS_fsm                              |  1|   0|    1|          0|
    |ap_done_reg                            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |  1|   0|    1|          0|
    |i_fu_50                                |  4|   0|    4|          0|
    |indvar_flatten_fu_54                   |  8|   0|    8|          0|
    |j_fu_46                                |  4|   0|    4|          0|
    |select_ln1722_1_reg_289                |  4|   0|    4|          0|
    |select_ln1722_1_reg_289_pp0_iter1_reg  |  4|   0|    4|          0|
    |select_ln1722_reg_284                  |  4|   0|    4|          0|
    |select_ln1722_reg_284_pp0_iter1_reg    |  4|   0|    4|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 57|   0|   57|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|bound             |   in|    8|     ap_none|                                                    bound|        scalar|
|sext_ln1722       |   in|    3|     ap_none|                                              sext_ln1722|        scalar|
|zext_ln1722_1     |   in|    3|     ap_none|                                            zext_ln1722_1|        scalar|
|A_address0        |  out|    8|   ap_memory|                                                        A|         array|
|A_ce0             |  out|    1|   ap_memory|                                                        A|         array|
|A_we0             |  out|    1|   ap_memory|                                                        A|         array|
|A_d0              |  out|   32|   ap_memory|                                                        A|         array|
|A_input_address0  |  out|    8|   ap_memory|                                                  A_input|         array|
|A_input_ce0       |  out|    1|   ap_memory|                                                  A_input|         array|
|A_input_q0        |   in|   32|   ap_memory|                                                  A_input|         array|
+------------------+-----+-----+------------+---------------------------------------------------------+--------------+

