# RISC-V CPU in Verilog

This repository contains a custom-designed single cycle RISC-V CPU implemented in Verilog. The design follows the RISC-V instruction set architecture (rv32i) and is built to execute essential instructions efficiently.
