ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usbd_dfu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.USBD_DFU_GetCfgDesc,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	USBD_DFU_GetCfgDesc:
  25              	.LFB129:
  26              		.file 1 "Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c"
   1:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
   2:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   ******************************************************************************
   3:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @file    usbd_dfu.c
   4:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @author  MCD Application Team
   5:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @version V2.4.2
   6:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @date    11-December-2015
   7:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief   This file provides the DFU core functions.
   8:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
   9:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @verbatim
  10:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *      
  11:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *          ===================================================================      
  12:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *                                DFU Class Driver Description
  13:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *          =================================================================== 
  14:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           This driver manages the DFU class V1.1 following the "Device Class Specification for 
  15:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           Device Firmware Upgrade Version 1.1 Aug 5, 2004".
  16:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           This driver implements the following aspects of the specification:
  17:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Device descriptor management
  18:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Configuration descriptor management
  19:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Enumeration as DFU device (in DFU mode only)
  20:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Requests management (supporting ST DFU sub-protocol)
  21:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Memory operations management (Download/Upload/Erase/Detach/GetState/GetStatus)
  22:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - DFU state machine implementation.
  23:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *          
  24:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           @note
  25:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            ST DFU sub-protocol is compliant with DFU protocol and use sub-requests to manage
  26:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            memory addressing, commands processing, specific memories operations (ie. Erase) ...
  27:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            As required by the DFU specification, only endpoint 0 is used in this application.
  28:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            Other endpoints and functions may be added to the application (ie. DFU ...)
  29:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * 
  30:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           These aspects may be enriched or modified for a specific user application.
  31:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *          
  32:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           This driver doesn't implement the following aspects of the specification 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 2


  33:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           (but it is possible to manage these features with some modifications on this driver):
  34:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Manifestation Tolerant mode
  35:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *      
  36:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *  @endverbatim
  37:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  38:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   ******************************************************************************
  39:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @attention
  40:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  41:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
  42:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  43:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  44:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * You may not use this file except in compliance with the License.
  45:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * You may obtain a copy of the License at:
  46:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  47:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  48:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  49:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * Unless required by applicable law or agreed to in writing, software 
  50:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  51:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  52:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * See the License for the specific language governing permissions and
  53:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * limitations under the License.
  54:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  55:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   ******************************************************************************
  56:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
  57:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  58:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* Includes ------------------------------------------------------------------*/
  59:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #include "usbd_dfu.h"
  60:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #include "usbd_desc.h"
  61:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #include "usbd_ctlreq.h"
  62:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  63:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  64:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @addtogroup STM32_USB_DEVICE_LIBRARY
  65:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  66:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  67:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  68:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  69:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU 
  70:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief usbd core module
  71:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  72:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
  73:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  74:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_TypesDefinitions
  75:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  76:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
  77:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
  78:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
  79:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
  80:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  81:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  82:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Defines
  83:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  84:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
  85:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  86:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
  87:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
  88:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
  89:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 3


  90:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  91:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Macros
  92:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  93:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
  94:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #define DFU_SAMPLE_FREQ(frq)      (uint8_t)(frq), (uint8_t)((frq >> 8)), (uint8_t)((frq >> 16))
  95:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  96:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #define DFU_PACKET_SZE(frq)          (uint8_t)(((frq * 2 * 2)/1000) & 0xFF), \
  97:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                        (uint8_t)((((frq * 2 * 2)/1000) >> 8) & 0xFF)
  98:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                          
  99:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 100:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
 101:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
 102:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 103:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 104:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 105:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 106:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_FunctionPrototypes
 107:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
 108:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 109:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 110:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 111:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Init (USBD_HandleTypeDef *pdev, 
 112:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                uint8_t cfgidx);
 113:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 114:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DeInit (USBD_HandleTypeDef *pdev, 
 115:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                  uint8_t cfgidx);
 116:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 117:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Setup (USBD_HandleTypeDef *pdev, 
 118:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                 USBD_SetupReqTypedef *req);
 119:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 120:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetCfgDesc (uint16_t *length);
 121:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 122:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetDeviceQualifierDesc (uint16_t *length);
 123:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 124:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum);
 125:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 126:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum);
 127:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 128:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_RxReady (USBD_HandleTypeDef *pdev);
 129:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 130:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_TxReady (USBD_HandleTypeDef *pdev);
 131:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 132:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_SOF (USBD_HandleTypeDef *pdev);
 133:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 134:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoINIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum);
 135:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 136:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoOutIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum);
 137:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 138:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_SUPPORT_USER_STRING == 1)  
 139:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t* USBD_DFU_GetUsrStringDesc ( USBD_HandleTypeDef *pdev, uint8_t index , uint16_t *len
 140:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 141:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 142:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Detach    (USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
 143:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 144:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Download  (USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
 145:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 146:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Upload    (USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 4


 147:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 148:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetStatus (USBD_HandleTypeDef *pdev);
 149:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 150:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_ClearStatus (USBD_HandleTypeDef *pdev);
 151:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 152:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetState  (USBD_HandleTypeDef *pdev);
 153:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 154:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Abort     (USBD_HandleTypeDef *pdev);
 155:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 156:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Leave  (USBD_HandleTypeDef *pdev); 
 157:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 158:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 159:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 160:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
 161:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
 162:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 163:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Variables
 164:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
 165:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
 166:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 167:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** USBD_ClassTypeDef  USBD_DFU = 
 168:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 169:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_Init,
 170:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_DeInit,
 171:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_Setup,
 172:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_EP0_TxReady,  
 173:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_EP0_RxReady,
 174:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_DataIn,
 175:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_DataOut,
 176:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_SOF,
 177:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IsoINIncomplete,
 178:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IsoOutIncomplete,      
 179:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetCfgDesc,
 180:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetCfgDesc, 
 181:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetCfgDesc,
 182:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetDeviceQualifierDesc,
 183:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_SUPPORT_USER_STRING == 1)  
 184:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetUsrStringDesc
 185:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 186:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** };
 187:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 188:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* USB DFU device Configuration Descriptor */
 189:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** __ALIGN_BEGIN static uint8_t USBD_DFU_CfgDesc[USB_DFU_CONFIG_DESC_SIZ] __ALIGN_END =
 190:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 191:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x09, /* bLength: Configuation Descriptor size */
 192:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_DESC_TYPE_CONFIGURATION, /* bDescriptorType: Configuration */
 193:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_DFU_CONFIG_DESC_SIZ,
 194:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* wTotalLength: Bytes returned */
 195:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 196:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01,         /*bNumInterfaces: 1 interface*/
 197:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01,         /*bConfigurationValue: Configuration value*/
 198:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x02,         /*iConfiguration: Index of string descriptor describing the configuration*/
 199:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0xC0,         /*bmAttributes: bus powered and Supprts Remote Wakeup */
 200:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x32,         /*MaxPower 100 mA: this current is used for detecting Vbus*/
 201:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* 09 */
 202:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 203:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 0 **************/  
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 5


 204:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(0), /* This interface is mandatory for all devices */
 205:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 206:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 1)
 207:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 1 **************/ 
 208:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(1),
 209:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 1) */
 210:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 211:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 2)
 212:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 2 **************/ 
 213:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(2),
 214:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 2) */
 215:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 216:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 3)
 217:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 3 **************/ 
 218:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(3),
 219:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 3) */
 220:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 221:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 4)
 222:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 4 **************/ 
 223:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(4),
 224:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 4) */
 225:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 226:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 5)
 227:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 5 **************/ 
 228:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(5),
 229:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 5) */
 230:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 231:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 6)
 232:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #error "ERROR: usbd_dfu_core.c: Modify the file to support more descriptors!"
 233:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 6) */
 234:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 235:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /******************** DFU Functional Descriptor********************/
 236:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x09,   /*blength = 9 Bytes*/
 237:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   DFU_DESCRIPTOR_TYPE,   /* DFU Functional Descriptor*/
 238:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x0B,   /*bmAttribute
 239:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitCanDnload             = 1      (bit 0)
 240:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitCanUpload             = 1      (bit 1)
 241:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitManifestationTolerant = 0      (bit 2)
 242:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitWillDetach            = 1      (bit 3)
 243:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 Reserved                          (bit4-6)
 244:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitAcceleratedST         = 0      (bit 7)*/
 245:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0xFF,   /*DetachTimeOut= 255 ms*/
 246:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 247:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /*WARNING: In DMA mode the multiple MPS packets feature is still not supported
 248:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****    ==> In this case, when using DMA USBD_DFU_XFER_SIZE should be set to 64 in usbd_conf.h */
 249:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   TRANSFER_SIZE_BYTES(USBD_DFU_XFER_SIZE),       /* TransferSize = 1024 Byte*/         
 250:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x1A,                                /* bcdDFUVersion*/
 251:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01
 252:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /***********************************************************/
 253:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* 9*/
 254:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** };
 255:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 256:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* USB Standard Device Descriptor */
 257:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** __ALIGN_BEGIN static uint8_t USBD_DFU_DeviceQualifierDesc[USB_LEN_DEV_QUALIFIER_DESC] __ALIGN_END =
 258:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 259:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_LEN_DEV_QUALIFIER_DESC,
 260:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_DESC_TYPE_DEVICE_QUALIFIER,
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 6


 261:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 262:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x02,
 263:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 264:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 265:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 266:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x40,
 267:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01,
 268:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 269:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** };
 270:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 271:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 272:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
 273:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
 274:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 275:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Functions
 276:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
 277:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */ 
 278:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 279:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 280:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_Init
 281:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Initialize the DFU interface
 282:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 283:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  cfgidx: Configuration index
 284:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 285:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 286:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Init (USBD_HandleTypeDef *pdev, 
 287:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                uint8_t cfgidx)
 288:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 289:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 290:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 291:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  /* Allocate Audio structure */
 292:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   pdev->pClassData = USBD_malloc(sizeof (USBD_DFU_HandleTypeDef));
 293:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 294:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if(pdev->pClassData == NULL)
 295:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 296:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_FAIL; 
 297:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 298:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 299:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 300:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 301:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 302:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->alt_setting = 0;
 303:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 304:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0;
 305:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0;
 306:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 307:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 308:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 309:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 311:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 312:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;   
 313:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0;
 314:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = DFU_STATE_IDLE;    
 315:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0;    
 316:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 317:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Initialize Hardware layer */
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 7


 318:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Init() != USBD_OK)
 319:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 320:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       return USBD_FAIL;
 321:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }   
 322:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 323:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 324:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 325:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 326:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 327:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_Init
 328:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         De-Initialize the DFU layer
 329:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 330:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  cfgidx: Configuration index
 331:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 332:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 333:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DeInit (USBD_HandleTypeDef *pdev, 
 334:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                  uint8_t cfgidx)
 335:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 336:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 337:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 338:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 339:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wblock_num = 0;
 340:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wlength = 0;
 341:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 342:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_state = DFU_STATE_IDLE;
 343:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[0] = DFU_ERROR_NONE;
 344:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[4] = DFU_STATE_IDLE;
 345:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 346:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* DeInit  physical Interface components */
 347:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if(pdev->pClassData != NULL)
 348:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 349:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* De-Initialize Hardware layer */
 350:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->DeInit(); 
 351:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_free(pdev->pClassData);
 352:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     pdev->pClassData = NULL;
 353:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   } 
 354:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 355:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 356:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 357:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 358:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 359:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_Setup
 360:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handle the DFU specific requests
 361:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: instance
 362:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: usb requests
 363:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 365:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Setup (USBD_HandleTypeDef *pdev, 
 366:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                 USBD_SetupReqTypedef *req)
 367:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 368:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t *pbuf = 0;
 369:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t len = 0;
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t ret = USBD_OK;
 371:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 372:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 373:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 374:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 8


 375:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   switch (req->bmRequest & USB_REQ_TYPE_MASK)
 376:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 377:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   case USB_REQ_TYPE_CLASS :  
 378:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     switch (req->bRequest)
 379:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 380:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_DNLOAD:
 381:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Download(pdev, req);
 382:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 383:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 384:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_UPLOAD:
 385:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Upload(pdev, req);   
 386:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 387:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 388:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_GETSTATUS:
 389:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_GetStatus(pdev);
 390:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 391:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 392:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_CLRSTATUS:
 393:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_ClearStatus(pdev);
 394:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;      
 395:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 396:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_GETSTATE:
 397:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_GetState(pdev);
 398:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;  
 399:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 400:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_ABORT:
 401:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Abort(pdev);
 402:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 403:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 404:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_DETACH:
 405:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Detach(pdev, req);
 406:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 407:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 408:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 409:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     default:
 410:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 411:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL; 
 412:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 413:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 414:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 415:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   case USB_REQ_TYPE_STANDARD:
 416:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     switch (req->bRequest)
 417:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 418:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case USB_REQ_GET_DESCRIPTOR: 
 419:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if( (req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 420:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 421:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         pbuf = USBD_DFU_CfgDesc + (9 * (USBD_DFU_MAX_ITF_NUM + 1));
 422:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         len = MIN(USB_DFU_DESC_SIZ , req->wLength);
 423:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 424:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 425:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlSendData (pdev, 
 426:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                         pbuf,
 427:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                         len);
 428:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 429:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 430:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case USB_REQ_GET_INTERFACE :
 431:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlSendData (pdev,
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 9


 432:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                         (uint8_t *)&hdfu->alt_setting,
 433:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                         1);
 434:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 435:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 436:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case USB_REQ_SET_INTERFACE :
 437:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 438:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 439:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->alt_setting = (uint8_t)(req->wValue);
 440:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 441:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 442:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 443:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked */
 444:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, req);
 445:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         ret = USBD_FAIL;  
 446:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 447:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 448:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 449:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     default:
 450:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 451:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL;     
 452:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 453:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 454:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return ret;
 455:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 456:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 457:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 458:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 459:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_GetCfgDesc 
 460:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         return configuration descriptor
 461:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  speed : current device speed
 462:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  length : pointer data length
 463:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval pointer to descriptor buffer
 464:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 465:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetCfgDesc (uint16_t *length)
 466:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  27              		.loc 1 466 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
 467:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *length = sizeof (USBD_DFU_CfgDesc);
  33              		.loc 1 467 0
  34 0000 1B23     		movs	r3, #27
  35 0002 0380     		strh	r3, [r0]	@ movhi
 468:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_DFU_CfgDesc;
 469:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
  36              		.loc 1 469 0
  37 0004 0048     		ldr	r0, .L2
  38              	.LVL1:
  39 0006 7047     		bx	lr
  40              	.L3:
  41              		.align	2
  42              	.L2:
  43 0008 00000000 		.word	.LANCHOR0
  44              		.cfi_endproc
  45              	.LFE129:
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 10


  47              		.section	.text.USBD_DFU_DataIn,"ax",%progbits
  48              		.align	1
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv4-sp-d16
  54              	USBD_DFU_DataIn:
  55              	.LFB130:
 470:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 471:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 472:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_DataIn
 473:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data IN Stage
 474:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 475:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 476:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 477:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 478:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataIn (USBD_HandleTypeDef *pdev, 
 479:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                               uint8_t epnum)
 480:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  56              		.loc 1 480 0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61              	.LVL2:
 481:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 482:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 483:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
  62              		.loc 1 483 0
  63 0000 0020     		movs	r0, #0
  64              	.LVL3:
  65 0002 7047     		bx	lr
  66              		.cfi_endproc
  67              	.LFE130:
  69              		.section	.text.USBD_DFU_EP0_RxReady,"ax",%progbits
  70              		.align	1
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  74              		.fpu fpv4-sp-d16
  76              	USBD_DFU_EP0_RxReady:
  77              	.LFB131:
 484:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 485:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 486:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_EP0_RxReady
 487:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle EP0 Rx Ready event
 488:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 489:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 490:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 491:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_RxReady (USBD_HandleTypeDef *pdev)
 492:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  78              		.loc 1 492 0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.LVL4:
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 11


 493:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 494:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 495:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
  84              		.loc 1 495 0
  85 0000 0020     		movs	r0, #0
  86              	.LVL5:
  87 0002 7047     		bx	lr
  88              		.cfi_endproc
  89              	.LFE131:
  91              		.section	.text.USBD_DFU_SOF,"ax",%progbits
  92              		.align	1
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  96              		.fpu fpv4-sp-d16
  98              	USBD_DFU_SOF:
  99              	.LFB133:
 496:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 497:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_EP0_TxReady
 498:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle EP0 TRx Ready event
 499:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 500:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 501:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 502:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_TxReady (USBD_HandleTypeDef *pdev)
 503:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 504:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  uint32_t addr;
 505:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_SetupReqTypedef     req; 
 506:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 507:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 508:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 509:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 510:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 511:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 512:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Decode the Special Command*/
 513:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->wblock_num == 0)   
 514:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 515:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if ((hdfu->buffer.d8[0] ==  DFU_CMD_GETCOMMANDS) && (hdfu->wlength == 1))
 516:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 517:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****        
 518:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 519:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else if  (( hdfu->buffer.d8[0] ==  DFU_CMD_SETADDRESSPOINTER ) && (hdfu->wlength == 5))
 520:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 521:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr  = hdfu->buffer.d8[1];
 522:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[2] << 8;
 523:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[3] << 16;
 524:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[4] << 24;
 525:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 526:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else if (( hdfu->buffer.d8[0] ==  DFU_CMD_ERASE ) && (hdfu->wlength == 5))
 527:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 528:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr  = hdfu->buffer.d8[1];
 529:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[2] << 8;
 530:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[3] << 16;
 531:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[4] << 24;
 532:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****        
 533:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Erase(hdfu->data_ptr) != USBD_OK)
 534:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 535:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           return USBD_FAIL;
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 12


 536:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 537:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 538:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 539:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Reset the global length and block number */
 541:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wlength = 0;
 542:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wblock_num = 0;     
 543:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked) */
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.bmRequest = 0;
 545:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.wLength = 1;
 546:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, &req);
 547:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 548:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 549:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Regular Download Command */
 550:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else if (hdfu->wblock_num > 1)  
 551:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 552:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Decode the required address */
 553:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       addr = ((hdfu->wblock_num - 2) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 554:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 555:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Preform the write operation */
 556:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Write(hdfu->buffer.d8, (uint8_t *)addr, hdfu-
 557:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         return USBD_FAIL;
 559:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }      
 560:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 561:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Reset the global length and block number */
 562:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0;
 563:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0;
 564:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 565:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Update the state machine */
 566:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 567:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 568:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 569:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 570:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0;
 571:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;    
 572:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_OK;
 573:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 574:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress*/
 575:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 576:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Start leaving DFU mode */
 577:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     DFU_Leave(pdev);
 578:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 579:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 580:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 581:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 582:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_SOF
 584:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle SOF event
 585:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 586:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 587:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 588:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_SOF (USBD_HandleTypeDef *pdev)
 589:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 100              		.loc 1 589 0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 13


 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105              	.LVL6:
 590:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 591:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 592:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 106              		.loc 1 592 0
 107 0000 0020     		movs	r0, #0
 108              	.LVL7:
 109 0002 7047     		bx	lr
 110              		.cfi_endproc
 111              	.LFE133:
 113              		.section	.text.USBD_DFU_IsoINIncomplete,"ax",%progbits
 114              		.align	1
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 118              		.fpu fpv4-sp-d16
 120              	USBD_DFU_IsoINIncomplete:
 121              	.LFB134:
 593:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 594:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_IsoINIncomplete
 595:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data ISO IN Incomplete event
 596:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 597:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 598:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 599:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 600:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoINIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
 601:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 122              		.loc 1 601 0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.LVL8:
 602:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 603:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 604:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 128              		.loc 1 604 0
 129 0000 0020     		movs	r0, #0
 130              	.LVL9:
 131 0002 7047     		bx	lr
 132              		.cfi_endproc
 133              	.LFE134:
 135              		.section	.text.USBD_DFU_IsoOutIncomplete,"ax",%progbits
 136              		.align	1
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv4-sp-d16
 142              	USBD_DFU_IsoOutIncomplete:
 143              	.LFB135:
 605:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 606:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_IsoOutIncomplete
 607:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data ISO OUT Incomplete event
 608:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 609:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 14


 610:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 611:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 612:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoOutIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
 613:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 144              		.loc 1 613 0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 149              	.LVL10:
 614:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 615:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 616:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 150              		.loc 1 616 0
 151 0000 0020     		movs	r0, #0
 152              	.LVL11:
 153 0002 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE135:
 157              		.section	.text.USBD_DFU_DataOut,"ax",%progbits
 158              		.align	1
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 162              		.fpu fpv4-sp-d16
 164              	USBD_DFU_DataOut:
 165              	.LFB136:
 617:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 618:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_DataOut
 619:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data OUT Stage
 620:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 621:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 622:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 623:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 624:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataOut (USBD_HandleTypeDef *pdev, 
 625:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                               uint8_t epnum)
 626:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 166              		.loc 1 626 0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 171              	.LVL12:
 627:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 628:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 629:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 172              		.loc 1 629 0
 173 0000 0020     		movs	r0, #0
 174              	.LVL13:
 175 0002 7047     		bx	lr
 176              		.cfi_endproc
 177              	.LFE136:
 179              		.section	.text.USBD_DFU_GetDeviceQualifierDesc,"ax",%progbits
 180              		.align	1
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 15


 184              		.fpu fpv4-sp-d16
 186              	USBD_DFU_GetDeviceQualifierDesc:
 187              	.LFB137:
 630:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 631:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 632:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @brief  DeviceQualifierDescriptor 
 633:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** *         return Device Qualifier descriptor
 634:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @param  length : pointer data length
 635:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @retval pointer to descriptor buffer
 636:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** */
 637:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetDeviceQualifierDesc (uint16_t *length)
 638:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 188              		.loc 1 638 0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 193              	.LVL14:
 639:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *length = sizeof (USBD_DFU_DeviceQualifierDesc);
 194              		.loc 1 639 0
 195 0000 0A23     		movs	r3, #10
 196 0002 0380     		strh	r3, [r0]	@ movhi
 640:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_DFU_DeviceQualifierDesc;
 641:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 197              		.loc 1 641 0
 198 0004 0048     		ldr	r0, .L11
 199              	.LVL15:
 200 0006 7047     		bx	lr
 201              	.L12:
 202              		.align	2
 203              	.L11:
 204 0008 00000000 		.word	.LANCHOR1
 205              		.cfi_endproc
 206              	.LFE137:
 208              		.section	.text.DFU_ClearStatus,"ax",%progbits
 209              		.align	1
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu fpv4-sp-d16
 215              	DFU_ClearStatus:
 216              	.LFB144:
 642:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 643:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 644:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_GetUsrStringDesc
 645:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Manages the transfer of memory interfaces string descriptors.
 646:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  speed : current device speed
 647:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  index: desciptor index
 648:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  length : pointer data length
 649:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
 650:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 651:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_SUPPORT_USER_STRING == 1)  
 652:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t* USBD_DFU_GetUsrStringDesc (USBD_HandleTypeDef *pdev, uint8_t index , uint16_t *leng
 653:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 654:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   static uint8_t USBD_StrDesc[255];
 655:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Check if the requested string interface is supported */
 656:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 16


 657:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 658:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_GetString ((uint8_t *)((USBD_DFU_MediaTypeDef *)pdev->pUserData)->pStrDesc, USBD_StrDesc, 
 659:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;  
 660:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 661:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Not supported Interface Descriptor index */
 662:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 663:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 664:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return NULL;
 665:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 666:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 667:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 668:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 669:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 670:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @brief  USBD_MSC_RegisterStorage
 671:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @param  fops: storage callback
 672:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @retval status
 673:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** */
 674:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** uint8_t  USBD_DFU_RegisterMedia    (USBD_HandleTypeDef   *pdev, 
 675:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                     USBD_DFU_MediaTypeDef *fops)
 676:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 677:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if(fops != NULL)
 678:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 679:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     pdev->pUserData= fops;
 680:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 681:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return 0;
 682:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 683:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 684:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /******************************************************************************
 685:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****      DFU Class requests management
 686:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** ******************************************************************************/
 687:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 688:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Detach
 689:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU DETACH request.
 690:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 691:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: pointer to the request structure.
 692:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None.
 693:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 694:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 695:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 696:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 697:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 698:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 699:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 700:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_IDLE || hdfu->dev_state == DFU_STATE_DNLOAD_SYNC
 701:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 702:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE )
 703:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 704:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Update the state machine */
 705:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 706:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 707:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 708:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 709:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0; /*bwPollTimeout=0ms*/
 710:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 711:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0; /*iString*/
 712:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0;
 713:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0;
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 17


 714:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   } 
 715:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 716:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Check the detach capability in the DFU functional descriptor */
 717:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if ((USBD_DFU_CfgDesc[12 + (9 * USBD_DFU_MAX_ITF_NUM)]) & DFU_DETACH_MASK)
 718:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 719:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Perform an Attach-Detach operation on USB bus */
 720:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Stop (pdev);
 721:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Start (pdev);  
 722:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 723:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 724:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 725:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Wait for the period of time specified in Detach request */
 726:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Delay (req->wValue);  
 727:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 728:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 729:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 730:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 731:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Download
 732:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU DNLOAD request.
 733:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 734:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: pointer to the request structure
 735:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
 736:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 737:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 738:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 739:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 740:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 741:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 742:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 743:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Data setup request */
 744:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (req->wLength > 0)
 745:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 746:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 747:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 748:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Update the global length and block number */
 749:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = req->wValue;
 750:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 751:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 752:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Update the state machine */
 753:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 754:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 755:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 756:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Prepare the reception of the buffer over EP0 */
 757:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlPrepareRx (pdev,
 758:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                          (uint8_t*)hdfu->buffer.d8,                                  
 759:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                          hdfu->wlength);
 760:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 761:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Unsupported state */
 762:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 763:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 764:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 765:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 766:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 767:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 768:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* 0 Data DNLOAD request */
 769:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 770:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 18


 771:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* End of DNLOAD operation*/
 772:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_IDLE )
 773:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 774:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 775:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 776:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0;
 777:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 778:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;        
 780:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 781:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 782:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 783:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 784:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 785:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 786:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }  
 787:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 788:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 789:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 790:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Upload
 791:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU UPLOAD request.
 792:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: instance
 793:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: pointer to the request structure
 794:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 795:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 796:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 797:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 798:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 799:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 800:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 801:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 802:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t *phaddr = NULL;
 803:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint32_t addr = 0;
 804:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 805:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Data setup request */
 806:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (req->wLength > 0)
 807:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 808:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 809:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 810:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Update the global length and block number */
 811:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = req->wValue;
 812:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 813:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 814:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* DFU Get Command */
 815:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (hdfu->wblock_num == 0)  
 816:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 817:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Update the state machine */
 818:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = (hdfu->wlength > 3)? DFU_STATE_IDLE:DFU_STATE_UPLOAD_IDLE;        
 819:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 820:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0;
 821:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0;
 822:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0;
 823:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;       
 824:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 825:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Store the values of all supported commands */
 826:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 827:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 19


 828:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 829:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 830:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Send the status data over EP0 */
 831:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlSendData (pdev,
 832:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                           (uint8_t *)(&(hdfu->buffer.d8[0])),
 833:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                           3);
 834:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 835:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else if (hdfu->wblock_num > 1)
 836:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 837:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_STATE_UPLOAD_IDLE ;
 838:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 839:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0;
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0;
 841:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0;
 842:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 843:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 844:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         addr = ((hdfu->wblock_num - 2) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;  /* Change is Accele
 845:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 846:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Return the physical address where data are stored */
 847:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         phaddr =  ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Read((uint8_t *)addr, hdfu->buffer.d8
 848:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 849:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Send the status data over EP0 */
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlSendData (pdev,
 851:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                           phaddr,
 852:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                           hdfu->wlength);
 853:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 854:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else  /* unsupported hdfu->wblock_num */
 855:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 856:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 857:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 858:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0;
 859:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0;
 860:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0;
 861:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;        
 862:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 863:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked */
 864:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, req); 
 865:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 866:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 867:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Unsupported state */
 868:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 869:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 870:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = 0;
 871:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = 0;   
 872:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 873:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 874:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 875:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 876:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* No Data setup request */
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 878:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 879:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 880:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****      
 881:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 882:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 883:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0;
 884:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 20


 885:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 886:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 887:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 888:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 889:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_GetStatus
 890:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU GETSTATUS request.
 891:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: instance
 892:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 893:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 894:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetStatus(USBD_HandleTypeDef *pdev)
 895:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 896:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 897:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 898:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 899:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 900:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   switch (hdfu->dev_state)
 901:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 902:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   case   DFU_STATE_DNLOAD_SYNC:
 903:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->wlength != 0)
 904:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 905:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 906:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****        
 907:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0;
 908:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 909:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 910:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 911:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 912:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if ((hdfu->wblock_num == 0) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 913:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 914:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hdfu
 915:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 916:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 917:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 918:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, hd
 919:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 920:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 921:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else  /* (hdfu->wlength==0)*/
 922:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 923:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 924:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 925:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0;
 926:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 927:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 928:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;     
 929:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 930:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 931:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 932:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   case   DFU_STATE_MANIFEST_SYNC :
 933:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 934:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 935:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_MANIFEST;
 936:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 937:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 1;             /*bwPollTimeout = 1ms*/
 938:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 939:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;   
 941:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 21


 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) && \
 943:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ((USBD_DFU_CfgDesc[(11 + (9 * USBD_DFU_MAX_ITF_NUM))]) & 0x04))
 944:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 945:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_IDLE;
 946:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 947:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0;
 948:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 949:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 950:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;      
 951:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 952:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 953:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 954:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   default :
 955:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 956:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 957:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 958:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Send the status data over EP0 */
 959:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_CtlSendData (pdev,
 960:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                     (uint8_t *)(&(hdfu->dev_status[0])),
 961:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                     6);
 962:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 963:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 964:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 965:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_ClearStatus 
 966:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU CLRSTATUS request.
 967:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 968:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 969:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 970:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
 971:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 217              		.loc 1 971 0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 222              	.LVL16:
 972:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 973:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 974:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 223              		.loc 1 974 0
 224 0000 D0F81832 		ldr	r3, [r0, #536]
 225              	.LVL17:
 975:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 976:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_ERROR)
 226              		.loc 1 976 0
 227 0004 93F80024 		ldrb	r2, [r3, #1024]	@ zero_extendqisi2
 228 0008 0A2A     		cmp	r2, #10
 229 000a 11D0     		beq	.L16
 977:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 978:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 979:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;/*bStatus*/
 980:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 981:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 982:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0; /*bwPollTimeout=0ms*/
 983:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
 984:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0;/*iString*/
 985:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 22


 986:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 987:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {   /*State Error*/
 988:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_ERROR;
 230              		.loc 1 988 0
 231 000c 0A21     		movs	r1, #10
 232 000e 83F80014 		strb	r1, [r3, #1024]
 989:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_UNKNOWN;/*bStatus*/
 233              		.loc 1 989 0
 234 0012 0E22     		movs	r2, #14
 235 0014 83F80124 		strb	r2, [r3, #1025]
 990:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 236              		.loc 1 990 0
 237 0018 0022     		movs	r2, #0
 238 001a 83F80224 		strb	r2, [r3, #1026]
 991:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 239              		.loc 1 991 0
 240 001e 83F80324 		strb	r2, [r3, #1027]
 992:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0; /*bwPollTimeout=0ms*/
 241              		.loc 1 992 0
 242 0022 83F80424 		strb	r2, [r3, #1028]
 993:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
 243              		.loc 1 993 0
 244 0026 83F80514 		strb	r1, [r3, #1029]
 994:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0;/*iString*/
 245              		.loc 1 994 0
 246 002a 83F80624 		strb	r2, [r3, #1030]
 995:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 996:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 247              		.loc 1 996 0
 248 002e 7047     		bx	lr
 249              	.L16:
 978:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;/*bStatus*/
 250              		.loc 1 978 0
 251 0030 0221     		movs	r1, #2
 252 0032 83F80014 		strb	r1, [r3, #1024]
 979:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 253              		.loc 1 979 0
 254 0036 0022     		movs	r2, #0
 255 0038 83F80124 		strb	r2, [r3, #1025]
 980:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 256              		.loc 1 980 0
 257 003c 83F80224 		strb	r2, [r3, #1026]
 981:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0; /*bwPollTimeout=0ms*/
 258              		.loc 1 981 0
 259 0040 83F80324 		strb	r2, [r3, #1027]
 982:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
 260              		.loc 1 982 0
 261 0044 83F80424 		strb	r2, [r3, #1028]
 983:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0;/*iString*/
 262              		.loc 1 983 0
 263 0048 83F80514 		strb	r1, [r3, #1029]
 984:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 264              		.loc 1 984 0
 265 004c 83F80624 		strb	r2, [r3, #1030]
 266 0050 7047     		bx	lr
 267              		.cfi_endproc
 268              	.LFE144:
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 23


 270              		.section	.text.DFU_Abort,"ax",%progbits
 271              		.align	1
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu fpv4-sp-d16
 277              	DFU_Abort:
 278              	.LFB146:
 997:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 998:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 999:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_GetState
1000:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU GETSTATE request.
1001:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
1002:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
1003:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
1004:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetState(USBD_HandleTypeDef *pdev)
1005:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
1006:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
1007:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
1008:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
1009:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
1010:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Return the current state of the DFU interface */
1011:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_CtlSendData (pdev, 
1012:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                     &hdfu->dev_state,
1013:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                     1);  
1014:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
1015:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1016:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
1017:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Abort
1018:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU ABORT request.
1019:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
1020:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
1021:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
1022:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Abort(USBD_HandleTypeDef *pdev)
1023:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 279              		.loc 1 1023 0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              		@ link register save eliminated.
 284              	.LVL18:
1024:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
1025:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
1026:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 285              		.loc 1 1026 0
 286 0000 D0F81832 		ldr	r3, [r0, #536]
 287              	.LVL19:
1027:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
1028:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_IDLE || hdfu->dev_state == DFU_STATE_DNLOAD_SYNC
 288              		.loc 1 1028 0
 289 0004 93F80014 		ldrb	r1, [r3, #1024]	@ zero_extendqisi2
 290 0008 8A1E     		subs	r2, r1, #2
 291 000a D2B2     		uxtb	r2, r2
 292 000c 012A     		cmp	r2, #1
 293 000e 05D9     		bls	.L18
1029:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 294              		.loc 1 1029 0
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 24


 295 0010 0529     		cmp	r1, #5
 296 0012 03D0     		beq	.L18
 297              		.loc 1 1029 0 is_stmt 0 discriminator 1
 298 0014 0629     		cmp	r1, #6
 299 0016 01D0     		beq	.L18
1030:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE )
 300              		.loc 1 1030 0 is_stmt 1
 301 0018 0929     		cmp	r1, #9
 302 001a 13D1     		bne	.L17
 303              	.L18:
1031:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1032:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 304              		.loc 1 1032 0
 305 001c 0221     		movs	r1, #2
 306 001e 83F80014 		strb	r1, [r3, #1024]
1033:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 307              		.loc 1 1033 0
 308 0022 0022     		movs	r2, #0
 309 0024 83F80124 		strb	r2, [r3, #1025]
1034:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 310              		.loc 1 1034 0
 311 0028 83F80224 		strb	r2, [r3, #1026]
1035:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 312              		.loc 1 1035 0
 313 002c 83F80324 		strb	r2, [r3, #1027]
1036:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0; /*bwPollTimeout=0ms*/
 314              		.loc 1 1036 0
 315 0030 83F80424 		strb	r2, [r3, #1028]
1037:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 316              		.loc 1 1037 0
 317 0034 83F80514 		strb	r1, [r3, #1029]
1038:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0; /*iString*/
 318              		.loc 1 1038 0
 319 0038 83F80624 		strb	r2, [r3, #1030]
1039:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0;
 320              		.loc 1 1039 0
 321 003c C3F80824 		str	r2, [r3, #1032]
1040:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0;
 322              		.loc 1 1040 0
 323 0040 C3F80C24 		str	r2, [r3, #1036]
 324              	.L17:
1041:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }  
1042:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 325              		.loc 1 1042 0
 326 0044 7047     		bx	lr
 327              		.cfi_endproc
 328              	.LFE146:
 330              		.section	.text.USBD_DFU_GetUsrStringDesc,"ax",%progbits
 331              		.align	1
 332              		.syntax unified
 333              		.thumb
 334              		.thumb_func
 335              		.fpu fpv4-sp-d16
 337              	USBD_DFU_GetUsrStringDesc:
 338              	.LFB138:
 653:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   static uint8_t USBD_StrDesc[255];
 339              		.loc 1 653 0
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 25


 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              	.LVL20:
 656:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 344              		.loc 1 656 0
 345 0000 0629     		cmp	r1, #6
 346 0002 09D8     		bhi	.L22
 653:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   static uint8_t USBD_StrDesc[255];
 347              		.loc 1 653 0
 348 0004 10B5     		push	{r4, lr}
 349              	.LCFI0:
 350              		.cfi_def_cfa_offset 8
 351              		.cfi_offset 4, -8
 352              		.cfi_offset 14, -4
 658:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;  
 353              		.loc 1 658 0
 354 0006 D0F81C32 		ldr	r3, [r0, #540]
 355 000a 044C     		ldr	r4, .L27
 356 000c 2146     		mov	r1, r4
 357              	.LVL21:
 358 000e 1868     		ldr	r0, [r3]
 359              	.LVL22:
 360 0010 FFF7FEFF 		bl	USBD_GetString
 361              	.LVL23:
 659:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 362              		.loc 1 659 0
 363 0014 2046     		mov	r0, r4
 666:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 364              		.loc 1 666 0
 365 0016 10BD     		pop	{r4, pc}
 366              	.LVL24:
 367              	.L22:
 368              	.LCFI1:
 369              		.cfi_def_cfa_offset 0
 370              		.cfi_restore 4
 371              		.cfi_restore 14
 664:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 372              		.loc 1 664 0
 373 0018 0020     		movs	r0, #0
 374              	.LVL25:
 666:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 375              		.loc 1 666 0
 376 001a 7047     		bx	lr
 377              	.L28:
 378              		.align	2
 379              	.L27:
 380 001c 00000000 		.word	.LANCHOR2
 381              		.cfi_endproc
 382              	.LFE138:
 384              		.section	.text.DFU_Leave,"ax",%progbits
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 391              	DFU_Leave:
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 26


 392              	.LFB147:
1043:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1044:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
1045:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Leave
1046:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the sub-protocol DFU leave DFU mode request (leaves DFU mode
1047:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         and resets device to jump to user loaded code).
1048:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
1049:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
1050:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
1051:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** void DFU_Leave(USBD_HandleTypeDef *pdev)
1052:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 393              		.loc 1 1052 0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              	.LVL26:
1053:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
1054:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
1055:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 398              		.loc 1 1055 0
 399 0000 D0F81832 		ldr	r3, [r0, #536]
 400              	.LVL27:
1056:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
1057:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 401              		.loc 1 1057 0
 402 0004 0022     		movs	r2, #0
 403 0006 83F80724 		strb	r2, [r3, #1031]
1058:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1059:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if ((USBD_DFU_CfgDesc[(11 + (9 * USBD_DFU_MAX_ITF_NUM))]) & 0x04)
 404              		.loc 1 1059 0
 405 000a 194A     		ldr	r2, .L35
 406 000c 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 407 000e 12F0040F 		tst	r2, #4
 408 0012 0CD0     		beq	.L30
1060:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1061:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 409              		.loc 1 1061 0
 410 0014 0621     		movs	r1, #6
 411 0016 83F80014 		strb	r1, [r3, #1024]
1062:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1063:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 412              		.loc 1 1063 0
 413 001a 0022     		movs	r2, #0
 414 001c 83F80224 		strb	r2, [r3, #1026]
1064:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 415              		.loc 1 1064 0
 416 0020 83F80324 		strb	r2, [r3, #1027]
1065:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0;
 417              		.loc 1 1065 0
 418 0024 83F80424 		strb	r2, [r3, #1028]
1066:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;       
 419              		.loc 1 1066 0
 420 0028 83F80514 		strb	r1, [r3, #1029]
 421 002c 7047     		bx	lr
 422              	.L30:
1052:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 423              		.loc 1 1052 0
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 27


 424 002e 10B5     		push	{r4, lr}
 425              	.LCFI2:
 426              		.cfi_def_cfa_offset 8
 427              		.cfi_offset 4, -8
 428              		.cfi_offset 14, -4
 429 0030 0446     		mov	r4, r0
1067:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return;
1068:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
1069:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
1070:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1071:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
1072:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 430              		.loc 1 1072 0
 431 0032 0821     		movs	r1, #8
 432 0034 83F80014 		strb	r1, [r3, #1024]
1073:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
1074:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 433              		.loc 1 1074 0
 434 0038 0022     		movs	r2, #0
 435 003a 83F80224 		strb	r2, [r3, #1026]
1075:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 436              		.loc 1 1075 0
 437 003e 83F80324 		strb	r2, [r3, #1027]
1076:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0;
 438              		.loc 1 1076 0
 439 0042 83F80424 		strb	r2, [r3, #1028]
1077:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;     
 440              		.loc 1 1077 0
 441 0046 83F80514 		strb	r1, [r3, #1029]
1078:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
1079:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Disconnect the USB device */
1080:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Stop (pdev);
 442              		.loc 1 1080 0
 443 004a FFF7FEFF 		bl	USBD_Stop
 444              	.LVL28:
1081:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1082:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* DeInitilialize the MAL(Media Access Layer) */
1083:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->DeInit();
 445              		.loc 1 1083 0
 446 004e D4F81C32 		ldr	r3, [r4, #540]
 447 0052 9B68     		ldr	r3, [r3, #8]
 448 0054 9847     		blx	r3
 449              	.LVL29:
 450              	.LBB16:
 451              	.LBB17:
 452              	.LBB18:
 453              	.LBB19:
 454              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 28


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 29


  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 30


 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 31


 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 32


 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 33


 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 34


 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 35


 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 455              		.loc 2 429 0
 456              		.syntax unified
 457              	@ 429 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 458 0056 BFF34F8F 		dsb 0xF
 459              	@ 0 "" 2
 460              		.thumb
 461              		.syntax unified
 462              	.LBE19:
 463              	.LBE18:
 464              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/core_cm4.h **** 
   9:Drivers/CMSIS/Include/core_cm4.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/core_cm4.h ****    *
  21:Drivers/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 36


  27:Drivers/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** 
  35:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:Drivers/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:Drivers/CMSIS/Include/core_cm4.h **** #endif
  40:Drivers/CMSIS/Include/core_cm4.h **** 
  41:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  45:Drivers/CMSIS/Include/core_cm4.h **** 
  46:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  47:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  48:Drivers/CMSIS/Include/core_cm4.h **** #endif
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h **** /**
  51:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:Drivers/CMSIS/Include/core_cm4.h **** 
  57:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:Drivers/CMSIS/Include/core_cm4.h **** 
  60:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:Drivers/CMSIS/Include/core_cm4.h ****  */
  63:Drivers/CMSIS/Include/core_cm4.h **** 
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  66:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  67:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  68:Drivers/CMSIS/Include/core_cm4.h **** /**
  69:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  70:Drivers/CMSIS/Include/core_cm4.h ****   @{
  71:Drivers/CMSIS/Include/core_cm4.h ****  */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:Drivers/CMSIS/Include/core_cm4.h **** 
  79:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:Drivers/CMSIS/Include/core_cm4.h **** 
  81:Drivers/CMSIS/Include/core_cm4.h **** 
  82:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  83:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 37


  84:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:Drivers/CMSIS/Include/core_cm4.h **** 
  87:Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:Drivers/CMSIS/Include/core_cm4.h **** 
  92:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  93:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:Drivers/CMSIS/Include/core_cm4.h **** 
  97:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:Drivers/CMSIS/Include/core_cm4.h **** 
 102:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 103:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:Drivers/CMSIS/Include/core_cm4.h **** 
 106:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 107:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:Drivers/CMSIS/Include/core_cm4.h **** 
 111:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 112:Drivers/CMSIS/Include/core_cm4.h ****   #define __packed
 113:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:Drivers/CMSIS/Include/core_cm4.h **** 
 117:Drivers/CMSIS/Include/core_cm4.h **** #else
 118:Drivers/CMSIS/Include/core_cm4.h ****   #error Unknown compiler
 119:Drivers/CMSIS/Include/core_cm4.h **** #endif
 120:Drivers/CMSIS/Include/core_cm4.h **** 
 121:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:Drivers/CMSIS/Include/core_cm4.h **** */
 124:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 38


 141:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 162:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:Drivers/CMSIS/Include/core_cm4.h ****     #else
 165:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 168:Drivers/CMSIS/Include/core_cm4.h ****   #else
 169:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 171:Drivers/CMSIS/Include/core_cm4.h **** 
 172:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 173:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 176:Drivers/CMSIS/Include/core_cm4.h ****     #else
 177:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 179:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 180:Drivers/CMSIS/Include/core_cm4.h ****   #else
 181:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 182:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 183:Drivers/CMSIS/Include/core_cm4.h **** 
 184:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 185:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 186:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 188:Drivers/CMSIS/Include/core_cm4.h ****     #else
 189:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 191:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 192:Drivers/CMSIS/Include/core_cm4.h ****   #else
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 194:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 195:Drivers/CMSIS/Include/core_cm4.h **** 
 196:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 197:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 39


 198:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 200:Drivers/CMSIS/Include/core_cm4.h ****     #else
 201:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 203:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 204:Drivers/CMSIS/Include/core_cm4.h ****   #else
 205:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 206:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** #endif
 209:Drivers/CMSIS/Include/core_cm4.h **** 
 210:Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:Drivers/CMSIS/Include/core_cm4.h **** 
 214:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:Drivers/CMSIS/Include/core_cm4.h **** }
 216:Drivers/CMSIS/Include/core_cm4.h **** #endif
 217:Drivers/CMSIS/Include/core_cm4.h **** 
 218:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:Drivers/CMSIS/Include/core_cm4.h **** 
 220:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:Drivers/CMSIS/Include/core_cm4.h **** 
 222:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:Drivers/CMSIS/Include/core_cm4.h **** 
 225:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 226:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 227:Drivers/CMSIS/Include/core_cm4.h **** #endif
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 230:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 232:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 235:Drivers/CMSIS/Include/core_cm4.h **** 
 236:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 240:Drivers/CMSIS/Include/core_cm4.h **** 
 241:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 245:Drivers/CMSIS/Include/core_cm4.h **** 
 246:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 250:Drivers/CMSIS/Include/core_cm4.h **** 
 251:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 40


 255:Drivers/CMSIS/Include/core_cm4.h **** #endif
 256:Drivers/CMSIS/Include/core_cm4.h **** 
 257:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:Drivers/CMSIS/Include/core_cm4.h **** /**
 259:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:Drivers/CMSIS/Include/core_cm4.h **** 
 261:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:Drivers/CMSIS/Include/core_cm4.h **** */
 265:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 266:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:Drivers/CMSIS/Include/core_cm4.h **** #else
 268:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:Drivers/CMSIS/Include/core_cm4.h **** #endif
 270:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:Drivers/CMSIS/Include/core_cm4.h **** 
 273:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 274:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:Drivers/CMSIS/Include/core_cm4.h **** 
 278:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:Drivers/CMSIS/Include/core_cm4.h **** 
 280:Drivers/CMSIS/Include/core_cm4.h **** 
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 283:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 284:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 285:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 286:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 287:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 288:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 289:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 290:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 291:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 292:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 293:Drivers/CMSIS/Include/core_cm4.h **** /**
 294:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:Drivers/CMSIS/Include/core_cm4.h **** */
 297:Drivers/CMSIS/Include/core_cm4.h **** 
 298:Drivers/CMSIS/Include/core_cm4.h **** /**
 299:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 302:Drivers/CMSIS/Include/core_cm4.h ****   @{
 303:Drivers/CMSIS/Include/core_cm4.h ****  */
 304:Drivers/CMSIS/Include/core_cm4.h **** 
 305:Drivers/CMSIS/Include/core_cm4.h **** /**
 306:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:Drivers/CMSIS/Include/core_cm4.h ****  */
 308:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 309:Drivers/CMSIS/Include/core_cm4.h **** {
 310:Drivers/CMSIS/Include/core_cm4.h ****   struct
 311:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 41


 312:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 323:Drivers/CMSIS/Include/core_cm4.h **** 
 324:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 325:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:Drivers/CMSIS/Include/core_cm4.h **** 
 328:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:Drivers/CMSIS/Include/core_cm4.h **** 
 331:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:Drivers/CMSIS/Include/core_cm4.h **** 
 334:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:Drivers/CMSIS/Include/core_cm4.h **** 
 337:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** 
 344:Drivers/CMSIS/Include/core_cm4.h **** /**
 345:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:Drivers/CMSIS/Include/core_cm4.h ****  */
 347:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 348:Drivers/CMSIS/Include/core_cm4.h **** {
 349:Drivers/CMSIS/Include/core_cm4.h ****   struct
 350:Drivers/CMSIS/Include/core_cm4.h ****   {
 351:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 356:Drivers/CMSIS/Include/core_cm4.h **** 
 357:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 358:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** 
 362:Drivers/CMSIS/Include/core_cm4.h **** /**
 363:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:Drivers/CMSIS/Include/core_cm4.h ****  */
 365:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 366:Drivers/CMSIS/Include/core_cm4.h **** {
 367:Drivers/CMSIS/Include/core_cm4.h ****   struct
 368:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 42


 369:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 383:Drivers/CMSIS/Include/core_cm4.h **** 
 384:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 385:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:Drivers/CMSIS/Include/core_cm4.h **** 
 388:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:Drivers/CMSIS/Include/core_cm4.h **** 
 391:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:Drivers/CMSIS/Include/core_cm4.h **** 
 394:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:Drivers/CMSIS/Include/core_cm4.h **** 
 397:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:Drivers/CMSIS/Include/core_cm4.h **** 
 400:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:Drivers/CMSIS/Include/core_cm4.h **** 
 406:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:Drivers/CMSIS/Include/core_cm4.h **** 
 409:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:Drivers/CMSIS/Include/core_cm4.h **** 
 412:Drivers/CMSIS/Include/core_cm4.h **** 
 413:Drivers/CMSIS/Include/core_cm4.h **** /**
 414:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:Drivers/CMSIS/Include/core_cm4.h ****  */
 416:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 417:Drivers/CMSIS/Include/core_cm4.h **** {
 418:Drivers/CMSIS/Include/core_cm4.h ****   struct
 419:Drivers/CMSIS/Include/core_cm4.h ****   {
 420:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 43


 426:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 427:Drivers/CMSIS/Include/core_cm4.h **** 
 428:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 429:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:Drivers/CMSIS/Include/core_cm4.h **** 
 432:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:Drivers/CMSIS/Include/core_cm4.h **** 
 435:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:Drivers/CMSIS/Include/core_cm4.h **** 
 438:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:Drivers/CMSIS/Include/core_cm4.h **** 
 440:Drivers/CMSIS/Include/core_cm4.h **** 
 441:Drivers/CMSIS/Include/core_cm4.h **** /**
 442:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:Drivers/CMSIS/Include/core_cm4.h ****   @{
 446:Drivers/CMSIS/Include/core_cm4.h ****  */
 447:Drivers/CMSIS/Include/core_cm4.h **** 
 448:Drivers/CMSIS/Include/core_cm4.h **** /**
 449:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:Drivers/CMSIS/Include/core_cm4.h ****  */
 451:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 452:Drivers/CMSIS/Include/core_cm4.h **** {
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 467:Drivers/CMSIS/Include/core_cm4.h **** 
 468:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:Drivers/CMSIS/Include/core_cm4.h **** 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** /**
 476:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:Drivers/CMSIS/Include/core_cm4.h ****   @{
 480:Drivers/CMSIS/Include/core_cm4.h ****  */
 481:Drivers/CMSIS/Include/core_cm4.h **** 
 482:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 44


 483:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:Drivers/CMSIS/Include/core_cm4.h ****  */
 485:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 486:Drivers/CMSIS/Include/core_cm4.h **** {
 487:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 509:Drivers/CMSIS/Include/core_cm4.h **** 
 510:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** 
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 45


 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** 
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** 
 557:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** 
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** 
 593:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 46


 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** 
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** 
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm4.h **** 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm4.h **** 
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 47


 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm4.h **** 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm4.h **** 
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm4.h **** 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm4.h **** 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm4.h **** 
 675:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** 
 679:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm4.h **** 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm4.h **** 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm4.h **** 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm4.h **** 
 691:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:Drivers/CMSIS/Include/core_cm4.h **** 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** /**
 695:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:Drivers/CMSIS/Include/core_cm4.h ****   @{
 699:Drivers/CMSIS/Include/core_cm4.h ****  */
 700:Drivers/CMSIS/Include/core_cm4.h **** 
 701:Drivers/CMSIS/Include/core_cm4.h **** /**
 702:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:Drivers/CMSIS/Include/core_cm4.h ****  */
 704:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 705:Drivers/CMSIS/Include/core_cm4.h **** {
 706:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 710:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 48


 711:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:Drivers/CMSIS/Include/core_cm4.h **** 
 715:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:Drivers/CMSIS/Include/core_cm4.h **** 
 719:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:Drivers/CMSIS/Include/core_cm4.h **** 
 722:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:Drivers/CMSIS/Include/core_cm4.h **** 
 725:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:Drivers/CMSIS/Include/core_cm4.h **** 
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:Drivers/CMSIS/Include/core_cm4.h **** 
 731:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:Drivers/CMSIS/Include/core_cm4.h **** 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** /**
 735:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:Drivers/CMSIS/Include/core_cm4.h ****   @{
 739:Drivers/CMSIS/Include/core_cm4.h ****  */
 740:Drivers/CMSIS/Include/core_cm4.h **** 
 741:Drivers/CMSIS/Include/core_cm4.h **** /**
 742:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:Drivers/CMSIS/Include/core_cm4.h ****  */
 744:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 745:Drivers/CMSIS/Include/core_cm4.h **** {
 746:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 751:Drivers/CMSIS/Include/core_cm4.h **** 
 752:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:Drivers/CMSIS/Include/core_cm4.h **** 
 759:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:Drivers/CMSIS/Include/core_cm4.h **** 
 762:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:Drivers/CMSIS/Include/core_cm4.h **** 
 765:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 49


 768:Drivers/CMSIS/Include/core_cm4.h **** 
 769:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 770:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** 
 773:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** 
 783:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:Drivers/CMSIS/Include/core_cm4.h **** 
 785:Drivers/CMSIS/Include/core_cm4.h **** 
 786:Drivers/CMSIS/Include/core_cm4.h **** /**
 787:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:Drivers/CMSIS/Include/core_cm4.h ****   @{
 791:Drivers/CMSIS/Include/core_cm4.h ****  */
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /**
 794:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:Drivers/CMSIS/Include/core_cm4.h ****  */
 796:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 797:Drivers/CMSIS/Include/core_cm4.h **** {
 798:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 799:Drivers/CMSIS/Include/core_cm4.h ****   {
 800:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 50


 825:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 831:Drivers/CMSIS/Include/core_cm4.h **** 
 832:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm4.h **** 
 836:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:Drivers/CMSIS/Include/core_cm4.h **** 
 840:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:Drivers/CMSIS/Include/core_cm4.h **** 
 843:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:Drivers/CMSIS/Include/core_cm4.h **** 
 846:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:Drivers/CMSIS/Include/core_cm4.h **** 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** 
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:Drivers/CMSIS/Include/core_cm4.h **** 
 868:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** 
 872:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** 
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 51


 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** 
 886:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** 
 889:Drivers/CMSIS/Include/core_cm4.h **** /**
 890:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:Drivers/CMSIS/Include/core_cm4.h ****   @{
 894:Drivers/CMSIS/Include/core_cm4.h ****  */
 895:Drivers/CMSIS/Include/core_cm4.h **** 
 896:Drivers/CMSIS/Include/core_cm4.h **** /**
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:Drivers/CMSIS/Include/core_cm4.h ****  */
 899:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 900:Drivers/CMSIS/Include/core_cm4.h **** {
 901:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:Drivers/CMSIS/Include/core_cm4.h **** 
 926:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm4.h **** 
 930:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:Drivers/CMSIS/Include/core_cm4.h **** 
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:Drivers/CMSIS/Include/core_cm4.h **** 
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 52


 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:Drivers/CMSIS/Include/core_cm4.h **** 
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:Drivers/CMSIS/Include/core_cm4.h **** 
 985:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:Drivers/CMSIS/Include/core_cm4.h **** 
 989:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 53


 996:Drivers/CMSIS/Include/core_cm4.h **** 
 997:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:Drivers/CMSIS/Include/core_cm4.h **** 
1001:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:Drivers/CMSIS/Include/core_cm4.h **** 
1005:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:Drivers/CMSIS/Include/core_cm4.h **** 
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:Drivers/CMSIS/Include/core_cm4.h **** 
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:Drivers/CMSIS/Include/core_cm4.h **** 
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:Drivers/CMSIS/Include/core_cm4.h **** 
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** /**
1037:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:Drivers/CMSIS/Include/core_cm4.h ****   @{
1041:Drivers/CMSIS/Include/core_cm4.h ****  */
1042:Drivers/CMSIS/Include/core_cm4.h **** 
1043:Drivers/CMSIS/Include/core_cm4.h **** /**
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:Drivers/CMSIS/Include/core_cm4.h ****  */
1046:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1047:Drivers/CMSIS/Include/core_cm4.h **** {
1048:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 54


1053:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:Drivers/CMSIS/Include/core_cm4.h **** 
1074:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:Drivers/CMSIS/Include/core_cm4.h **** 
1078:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:Drivers/CMSIS/Include/core_cm4.h **** 
1082:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:Drivers/CMSIS/Include/core_cm4.h **** 
1086:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:Drivers/CMSIS/Include/core_cm4.h **** 
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:Drivers/CMSIS/Include/core_cm4.h **** 
1095:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:Drivers/CMSIS/Include/core_cm4.h **** 
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:Drivers/CMSIS/Include/core_cm4.h **** 
1102:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:Drivers/CMSIS/Include/core_cm4.h **** 
1106:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 55


1110:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:Drivers/CMSIS/Include/core_cm4.h **** 
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:Drivers/CMSIS/Include/core_cm4.h **** 
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:Drivers/CMSIS/Include/core_cm4.h **** 
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:Drivers/CMSIS/Include/core_cm4.h **** 
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:Drivers/CMSIS/Include/core_cm4.h **** 
1132:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** 
1136:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** 
1139:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** 
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:Drivers/CMSIS/Include/core_cm4.h **** 
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:Drivers/CMSIS/Include/core_cm4.h **** 
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:Drivers/CMSIS/Include/core_cm4.h **** 
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:Drivers/CMSIS/Include/core_cm4.h **** 
1158:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:Drivers/CMSIS/Include/core_cm4.h **** 
1162:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 56


1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:Drivers/CMSIS/Include/core_cm4.h **** 
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:Drivers/CMSIS/Include/core_cm4.h **** 
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:Drivers/CMSIS/Include/core_cm4.h **** 
1181:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:Drivers/CMSIS/Include/core_cm4.h **** 
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:Drivers/CMSIS/Include/core_cm4.h **** 
1188:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** 
1191:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:Drivers/CMSIS/Include/core_cm4.h **** /**
1193:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:Drivers/CMSIS/Include/core_cm4.h ****   @{
1197:Drivers/CMSIS/Include/core_cm4.h ****  */
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** /**
1200:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:Drivers/CMSIS/Include/core_cm4.h ****  */
1202:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1203:Drivers/CMSIS/Include/core_cm4.h **** {
1204:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1216:Drivers/CMSIS/Include/core_cm4.h **** 
1217:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1218:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm4.h **** 
1221:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 57


1224:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm4.h **** 
1227:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm4.h **** 
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** 
1234:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:Drivers/CMSIS/Include/core_cm4.h **** 
1241:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:Drivers/CMSIS/Include/core_cm4.h **** 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:Drivers/CMSIS/Include/core_cm4.h **** 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:Drivers/CMSIS/Include/core_cm4.h **** 
1251:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:Drivers/CMSIS/Include/core_cm4.h **** 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:Drivers/CMSIS/Include/core_cm4.h **** 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** 
1267:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** 
1270:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** 
1273:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:Drivers/CMSIS/Include/core_cm4.h **** 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:Drivers/CMSIS/Include/core_cm4.h **** 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 58


1281:Drivers/CMSIS/Include/core_cm4.h **** 
1282:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:Drivers/CMSIS/Include/core_cm4.h **** #endif
1284:Drivers/CMSIS/Include/core_cm4.h **** 
1285:Drivers/CMSIS/Include/core_cm4.h **** 
1286:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:Drivers/CMSIS/Include/core_cm4.h **** /**
1288:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:Drivers/CMSIS/Include/core_cm4.h ****   @{
1292:Drivers/CMSIS/Include/core_cm4.h ****  */
1293:Drivers/CMSIS/Include/core_cm4.h **** 
1294:Drivers/CMSIS/Include/core_cm4.h **** /**
1295:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:Drivers/CMSIS/Include/core_cm4.h ****  */
1297:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1298:Drivers/CMSIS/Include/core_cm4.h **** {
1299:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1306:Drivers/CMSIS/Include/core_cm4.h **** 
1307:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:Drivers/CMSIS/Include/core_cm4.h **** 
1311:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:Drivers/CMSIS/Include/core_cm4.h **** 
1314:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:Drivers/CMSIS/Include/core_cm4.h **** 
1317:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:Drivers/CMSIS/Include/core_cm4.h **** 
1320:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:Drivers/CMSIS/Include/core_cm4.h **** 
1323:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:Drivers/CMSIS/Include/core_cm4.h **** 
1326:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** 
1332:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** 
1335:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 59


1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:Drivers/CMSIS/Include/core_cm4.h **** 
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:Drivers/CMSIS/Include/core_cm4.h **** 
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:Drivers/CMSIS/Include/core_cm4.h **** 
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:Drivers/CMSIS/Include/core_cm4.h **** 
1352:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:Drivers/CMSIS/Include/core_cm4.h **** 
1356:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:Drivers/CMSIS/Include/core_cm4.h **** 
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** 
1377:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:Drivers/CMSIS/Include/core_cm4.h **** #endif
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** 
1394:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 60


1395:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:Drivers/CMSIS/Include/core_cm4.h ****   @{
1399:Drivers/CMSIS/Include/core_cm4.h ****  */
1400:Drivers/CMSIS/Include/core_cm4.h **** 
1401:Drivers/CMSIS/Include/core_cm4.h **** /**
1402:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:Drivers/CMSIS/Include/core_cm4.h ****  */
1404:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1405:Drivers/CMSIS/Include/core_cm4.h **** {
1406:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:Drivers/CMSIS/Include/core_cm4.h **** 
1416:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:Drivers/CMSIS/Include/core_cm4.h **** 
1419:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:Drivers/CMSIS/Include/core_cm4.h **** 
1425:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:Drivers/CMSIS/Include/core_cm4.h **** 
1428:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:Drivers/CMSIS/Include/core_cm4.h **** 
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:Drivers/CMSIS/Include/core_cm4.h **** 
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 61


1452:Drivers/CMSIS/Include/core_cm4.h **** 
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:Drivers/CMSIS/Include/core_cm4.h **** 
1456:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** 
1460:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** 
1466:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** 
1469:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** 
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:Drivers/CMSIS/Include/core_cm4.h **** 
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:Drivers/CMSIS/Include/core_cm4.h **** 
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** /**
1500:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:Drivers/CMSIS/Include/core_cm4.h ****   @{
1504:Drivers/CMSIS/Include/core_cm4.h ****  */
1505:Drivers/CMSIS/Include/core_cm4.h **** 
1506:Drivers/CMSIS/Include/core_cm4.h **** /**
1507:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 62


1509:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1511:Drivers/CMSIS/Include/core_cm4.h **** */
1512:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** /**
1515:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register.
1518:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:Drivers/CMSIS/Include/core_cm4.h **** */
1520:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:Drivers/CMSIS/Include/core_cm4.h **** 
1522:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:Drivers/CMSIS/Include/core_cm4.h **** 
1524:Drivers/CMSIS/Include/core_cm4.h **** 
1525:Drivers/CMSIS/Include/core_cm4.h **** /**
1526:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:Drivers/CMSIS/Include/core_cm4.h ****   @{
1530:Drivers/CMSIS/Include/core_cm4.h ****  */
1531:Drivers/CMSIS/Include/core_cm4.h **** 
1532:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:Drivers/CMSIS/Include/core_cm4.h **** 
1542:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:Drivers/CMSIS/Include/core_cm4.h **** 
1551:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:Drivers/CMSIS/Include/core_cm4.h **** #endif
1555:Drivers/CMSIS/Include/core_cm4.h **** 
1556:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:Drivers/CMSIS/Include/core_cm4.h **** #endif
1560:Drivers/CMSIS/Include/core_cm4.h **** 
1561:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** 
1564:Drivers/CMSIS/Include/core_cm4.h **** 
1565:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 63


1566:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1567:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1568:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1569:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1570:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1571:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1572:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1573:Drivers/CMSIS/Include/core_cm4.h **** /**
1574:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:Drivers/CMSIS/Include/core_cm4.h **** */
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** 
1578:Drivers/CMSIS/Include/core_cm4.h **** 
1579:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:Drivers/CMSIS/Include/core_cm4.h **** /**
1581:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:Drivers/CMSIS/Include/core_cm4.h ****   @{
1585:Drivers/CMSIS/Include/core_cm4.h ****  */
1586:Drivers/CMSIS/Include/core_cm4.h **** 
1587:Drivers/CMSIS/Include/core_cm4.h **** /**
1588:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1589:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1592:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:Drivers/CMSIS/Include/core_cm4.h ****  */
1596:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:Drivers/CMSIS/Include/core_cm4.h **** {
1598:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1599:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:Drivers/CMSIS/Include/core_cm4.h **** 
1601:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:Drivers/CMSIS/Include/core_cm4.h **** }
1608:Drivers/CMSIS/Include/core_cm4.h **** 
1609:Drivers/CMSIS/Include/core_cm4.h **** 
1610:Drivers/CMSIS/Include/core_cm4.h **** /**
1611:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1612:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:Drivers/CMSIS/Include/core_cm4.h ****  */
1615:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:Drivers/CMSIS/Include/core_cm4.h **** {
1617:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:Drivers/CMSIS/Include/core_cm4.h **** }
1619:Drivers/CMSIS/Include/core_cm4.h **** 
1620:Drivers/CMSIS/Include/core_cm4.h **** 
1621:Drivers/CMSIS/Include/core_cm4.h **** /**
1622:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable External Interrupt
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 64


1623:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:Drivers/CMSIS/Include/core_cm4.h ****  */
1626:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:Drivers/CMSIS/Include/core_cm4.h **** {
1628:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1629:Drivers/CMSIS/Include/core_cm4.h **** }
1630:Drivers/CMSIS/Include/core_cm4.h **** 
1631:Drivers/CMSIS/Include/core_cm4.h **** 
1632:Drivers/CMSIS/Include/core_cm4.h **** /**
1633:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable External Interrupt
1634:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:Drivers/CMSIS/Include/core_cm4.h ****  */
1637:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:Drivers/CMSIS/Include/core_cm4.h **** {
1639:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:Drivers/CMSIS/Include/core_cm4.h **** }
1641:Drivers/CMSIS/Include/core_cm4.h **** 
1642:Drivers/CMSIS/Include/core_cm4.h **** 
1643:Drivers/CMSIS/Include/core_cm4.h **** /**
1644:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1645:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:Drivers/CMSIS/Include/core_cm4.h ****  */
1650:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:Drivers/CMSIS/Include/core_cm4.h **** {
1652:Drivers/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:Drivers/CMSIS/Include/core_cm4.h **** }
1654:Drivers/CMSIS/Include/core_cm4.h **** 
1655:Drivers/CMSIS/Include/core_cm4.h **** 
1656:Drivers/CMSIS/Include/core_cm4.h **** /**
1657:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1658:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:Drivers/CMSIS/Include/core_cm4.h ****  */
1661:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm4.h **** {
1663:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:Drivers/CMSIS/Include/core_cm4.h **** }
1665:Drivers/CMSIS/Include/core_cm4.h **** 
1666:Drivers/CMSIS/Include/core_cm4.h **** 
1667:Drivers/CMSIS/Include/core_cm4.h **** /**
1668:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1669:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:Drivers/CMSIS/Include/core_cm4.h ****  */
1672:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:Drivers/CMSIS/Include/core_cm4.h **** {
1674:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:Drivers/CMSIS/Include/core_cm4.h **** }
1676:Drivers/CMSIS/Include/core_cm4.h **** 
1677:Drivers/CMSIS/Include/core_cm4.h **** 
1678:Drivers/CMSIS/Include/core_cm4.h **** /**
1679:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 65


1680:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1684:Drivers/CMSIS/Include/core_cm4.h ****  */
1685:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:Drivers/CMSIS/Include/core_cm4.h **** {
1687:Drivers/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:Drivers/CMSIS/Include/core_cm4.h **** }
1689:Drivers/CMSIS/Include/core_cm4.h **** 
1690:Drivers/CMSIS/Include/core_cm4.h **** 
1691:Drivers/CMSIS/Include/core_cm4.h **** /**
1692:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1693:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:Drivers/CMSIS/Include/core_cm4.h ****  */
1698:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:Drivers/CMSIS/Include/core_cm4.h **** {
1700:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1701:Drivers/CMSIS/Include/core_cm4.h ****   {
1702:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1703:Drivers/CMSIS/Include/core_cm4.h ****   }
1704:Drivers/CMSIS/Include/core_cm4.h ****   else
1705:Drivers/CMSIS/Include/core_cm4.h ****   {
1706:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:Drivers/CMSIS/Include/core_cm4.h ****   }
1708:Drivers/CMSIS/Include/core_cm4.h **** }
1709:Drivers/CMSIS/Include/core_cm4.h **** 
1710:Drivers/CMSIS/Include/core_cm4.h **** 
1711:Drivers/CMSIS/Include/core_cm4.h **** /**
1712:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1713:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of an interrupt.
1714:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1718:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:Drivers/CMSIS/Include/core_cm4.h ****  */
1720:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:Drivers/CMSIS/Include/core_cm4.h **** {
1722:Drivers/CMSIS/Include/core_cm4.h **** 
1723:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:Drivers/CMSIS/Include/core_cm4.h ****   {
1725:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:Drivers/CMSIS/Include/core_cm4.h ****   }
1727:Drivers/CMSIS/Include/core_cm4.h ****   else
1728:Drivers/CMSIS/Include/core_cm4.h ****   {
1729:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:Drivers/CMSIS/Include/core_cm4.h ****   }
1731:Drivers/CMSIS/Include/core_cm4.h **** }
1732:Drivers/CMSIS/Include/core_cm4.h **** 
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** /**
1735:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1736:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 66


1737:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1738:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1739:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:Drivers/CMSIS/Include/core_cm4.h ****  */
1745:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1746:Drivers/CMSIS/Include/core_cm4.h **** {
1747:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1748:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1749:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1750:Drivers/CMSIS/Include/core_cm4.h **** 
1751:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1752:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1753:Drivers/CMSIS/Include/core_cm4.h **** 
1754:Drivers/CMSIS/Include/core_cm4.h ****   return (
1755:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1756:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1757:Drivers/CMSIS/Include/core_cm4.h ****          );
1758:Drivers/CMSIS/Include/core_cm4.h **** }
1759:Drivers/CMSIS/Include/core_cm4.h **** 
1760:Drivers/CMSIS/Include/core_cm4.h **** 
1761:Drivers/CMSIS/Include/core_cm4.h **** /**
1762:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1763:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1764:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1765:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1766:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1767:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1768:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1769:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1770:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1771:Drivers/CMSIS/Include/core_cm4.h ****  */
1772:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1773:Drivers/CMSIS/Include/core_cm4.h **** {
1774:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1775:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1776:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1777:Drivers/CMSIS/Include/core_cm4.h **** 
1778:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1779:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1780:Drivers/CMSIS/Include/core_cm4.h **** 
1781:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1782:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1789:Drivers/CMSIS/Include/core_cm4.h ****  */
1790:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1791:Drivers/CMSIS/Include/core_cm4.h **** {
1792:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1793:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 67


1794:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1795:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 465              		.loc 3 1795 0
 466 005a 0649     		ldr	r1, .L35+4
 467 005c CA68     		ldr	r2, [r1, #12]
 468 005e 02F4E062 		and	r2, r2, #1792
1794:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 469              		.loc 3 1794 0
 470 0062 054B     		ldr	r3, .L35+8
 471 0064 1343     		orrs	r3, r3, r2
 472 0066 CB60     		str	r3, [r1, #12]
 473              	.LBB20:
 474              	.LBB21:
 475              		.loc 2 429 0
 476              		.syntax unified
 477              	@ 429 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 478 0068 BFF34F8F 		dsb 0xF
 479              	@ 0 "" 2
 480              		.thumb
 481              		.syntax unified
 482              	.L31:
 483              	.LBE21:
 484              	.LBE20:
 485              	.LBB22:
 486              	.LBB23:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 487              		.loc 2 375 0
 488              		.syntax unified
 489              	@ 375 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 490 006c 00BF     		nop
 491              	@ 0 "" 2
 492              		.thumb
 493              		.syntax unified
 494 006e FDE7     		b	.L31
 495              	.L36:
 496              		.align	2
 497              	.L35:
 498 0070 00000000 		.word	.LANCHOR0
 499 0074 00ED00E0 		.word	-536810240
 500 0078 0400FA05 		.word	100270084
 501              	.LBE23:
 502              	.LBE22:
 503              	.LBE17:
 504              	.LBE16:
 505              		.cfi_endproc
 506              	.LFE147:
 508              		.section	.text.USBD_DFU_EP0_TxReady,"ax",%progbits
 509              		.align	1
 510              		.syntax unified
 511              		.thumb
 512              		.thumb_func
 513              		.fpu fpv4-sp-d16
 515              	USBD_DFU_EP0_TxReady:
 516              	.LFB132:
 503:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  uint32_t addr;
 517              		.loc 1 503 0
 518              		.cfi_startproc
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 68


 519              		@ args = 0, pretend = 0, frame = 8
 520              		@ frame_needed = 0, uses_anonymous_args = 0
 521              	.LVL30:
 522 0000 30B5     		push	{r4, r5, lr}
 523              	.LCFI3:
 524              		.cfi_def_cfa_offset 12
 525              		.cfi_offset 4, -12
 526              		.cfi_offset 5, -8
 527              		.cfi_offset 14, -4
 528 0002 83B0     		sub	sp, sp, #12
 529              	.LCFI4:
 530              		.cfi_def_cfa_offset 24
 508:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 531              		.loc 1 508 0
 532 0004 D0F81842 		ldr	r4, [r0, #536]
 533              	.LVL31:
 510:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 534              		.loc 1 510 0
 535 0008 94F80034 		ldrb	r3, [r4, #1024]	@ zero_extendqisi2
 536 000c 042B     		cmp	r3, #4
 537 000e 04D0     		beq	.L49
 574:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 538              		.loc 1 574 0
 539 0010 072B     		cmp	r3, #7
 540 0012 68D0     		beq	.L50
 580:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 541              		.loc 1 580 0
 542 0014 0020     		movs	r0, #0
 543              	.LVL32:
 544              	.L44:
 581:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 545              		.loc 1 581 0
 546 0016 03B0     		add	sp, sp, #12
 547              	.LCFI5:
 548              		.cfi_remember_state
 549              		.cfi_def_cfa_offset 12
 550              		@ sp needed
 551 0018 30BD     		pop	{r4, r5, pc}
 552              	.LVL33:
 553              	.L49:
 554              	.LCFI6:
 555              		.cfi_restore_state
 513:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 556              		.loc 1 513 0
 557 001a D4F80834 		ldr	r3, [r4, #1032]
 558 001e 002B     		cmp	r3, #0
 559 0020 40D1     		bne	.L39
 515:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 560              		.loc 1 515 0
 561 0022 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 562 0024 1BB9     		cbnz	r3, .L40
 515:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 563              		.loc 1 515 0 is_stmt 0 discriminator 1
 564 0026 D4F80C24 		ldr	r2, [r4, #1036]
 565 002a 012A     		cmp	r2, #1
 566 002c 4AD0     		beq	.L41
 567              	.L40:
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 69


 519:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 568              		.loc 1 519 0 is_stmt 1
 569 002e 212B     		cmp	r3, #33
 570 0030 19D0     		beq	.L51
 571              	.L42:
 526:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 572              		.loc 1 526 0
 573 0032 412B     		cmp	r3, #65
 574 0034 28D1     		bne	.L43
 526:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 575              		.loc 1 526 0 is_stmt 0 discriminator 1
 576 0036 D4F80C34 		ldr	r3, [r4, #1036]
 577 003a 052B     		cmp	r3, #5
 578 003c 24D1     		bne	.L43
 528:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[2] << 8;
 579              		.loc 1 528 0 is_stmt 1
 580 003e 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 529:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[3] << 16;
 581              		.loc 1 529 0
 582 0040 A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 583 0042 03EB0223 		add	r3, r3, r2, lsl #8
 530:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[4] << 24;
 584              		.loc 1 530 0
 585 0046 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 586 0048 03EB0243 		add	r3, r3, r2, lsl #16
 531:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****        
 587              		.loc 1 531 0
 588 004c 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 589 004e 03EB0263 		add	r3, r3, r2, lsl #24
 590 0052 C4F81034 		str	r3, [r4, #1040]
 533:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 591              		.loc 1 533 0
 592 0056 D0F81C22 		ldr	r2, [r0, #540]
 593 005a D268     		ldr	r2, [r2, #12]
 594 005c 1846     		mov	r0, r3
 595              	.LVL34:
 596 005e 9047     		blx	r2
 597              	.LVL35:
 598 0060 80B3     		cbz	r0, .L41
 535:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 599              		.loc 1 535 0
 600 0062 0220     		movs	r0, #2
 601 0064 D7E7     		b	.L44
 602              	.LVL36:
 603              	.L51:
 519:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 604              		.loc 1 519 0 discriminator 1
 605 0066 D4F80C24 		ldr	r2, [r4, #1036]
 606 006a 052A     		cmp	r2, #5
 607 006c E1D1     		bne	.L42
 521:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[2] << 8;
 608              		.loc 1 521 0
 609 006e 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 522:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[3] << 16;
 610              		.loc 1 522 0
 611 0070 A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 612 0072 03EB0223 		add	r3, r3, r2, lsl #8
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 70


 523:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += hdfu->buffer.d8[4] << 24;
 613              		.loc 1 523 0
 614 0076 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 615 0078 03EB0243 		add	r3, r3, r2, lsl #16
 524:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 616              		.loc 1 524 0
 617 007c 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 618 007e 03EB0263 		add	r3, r3, r2, lsl #24
 619 0082 C4F81034 		str	r3, [r4, #1040]
 620 0086 1DE0     		b	.L41
 621              	.L43:
 541:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wblock_num = 0;     
 622              		.loc 1 541 0
 623 0088 0023     		movs	r3, #0
 624 008a C4F80C34 		str	r3, [r4, #1036]
 542:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked) */
 625              		.loc 1 542 0
 626 008e C4F80834 		str	r3, [r4, #1032]
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.wLength = 1;
 627              		.loc 1 544 0
 628 0092 8DF80030 		strb	r3, [sp]
 545:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, &req);
 629              		.loc 1 545 0
 630 0096 0123     		movs	r3, #1
 631 0098 ADF80630 		strh	r3, [sp, #6]	@ movhi
 546:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 632              		.loc 1 546 0
 633 009c 6946     		mov	r1, sp
 634 009e FFF7FEFF 		bl	USBD_CtlError
 635              	.LVL37:
 636 00a2 0FE0     		b	.L41
 637              	.LVL38:
 638              	.L39:
 550:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 639              		.loc 1 550 0
 640 00a4 012B     		cmp	r3, #1
 641 00a6 0DD9     		bls	.L41
 553:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 642              		.loc 1 553 0
 643 00a8 1249     		ldr	r1, .L52
 644 00aa 1944     		add	r1, r1, r3
 645 00ac D4F81054 		ldr	r5, [r4, #1040]
 646              	.LVL39:
 556:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 647              		.loc 1 556 0
 648 00b0 D0F81C32 		ldr	r3, [r0, #540]
 649 00b4 1B69     		ldr	r3, [r3, #16]
 650 00b6 D4F80C24 		ldr	r2, [r4, #1036]
 651 00ba 05EB8121 		add	r1, r5, r1, lsl #10
 652              	.LVL40:
 653 00be 2046     		mov	r0, r4
 654              	.LVL41:
 655 00c0 9847     		blx	r3
 656              	.LVL42:
 657 00c2 A0B9     		cbnz	r0, .L46
 658              	.L41:
 562:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0;
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 71


 659              		.loc 1 562 0
 660 00c4 0020     		movs	r0, #0
 661 00c6 C4F80C04 		str	r0, [r4, #1036]
 563:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 662              		.loc 1 563 0
 663 00ca C4F80804 		str	r0, [r4, #1032]
 566:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 664              		.loc 1 566 0
 665 00ce 0323     		movs	r3, #3
 666 00d0 84F80034 		strb	r3, [r4, #1024]
 568:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 667              		.loc 1 568 0
 668 00d4 84F80204 		strb	r0, [r4, #1026]
 569:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0;
 669              		.loc 1 569 0
 670 00d8 84F80304 		strb	r0, [r4, #1027]
 570:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;    
 671              		.loc 1 570 0
 672 00dc 84F80404 		strb	r0, [r4, #1028]
 571:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_OK;
 673              		.loc 1 571 0
 674 00e0 84F80534 		strb	r3, [r4, #1029]
 572:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 675              		.loc 1 572 0
 676 00e4 97E7     		b	.L44
 677              	.LVL43:
 678              	.L50:
 577:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 679              		.loc 1 577 0
 680 00e6 FFF7FEFF 		bl	DFU_Leave
 681              	.LVL44:
 580:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 682              		.loc 1 580 0
 683 00ea 0020     		movs	r0, #0
 684 00ec 93E7     		b	.L44
 685              	.L46:
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }      
 686              		.loc 1 558 0
 687 00ee 0220     		movs	r0, #2
 688 00f0 91E7     		b	.L44
 689              	.L53:
 690 00f2 00BF     		.align	2
 691              	.L52:
 692 00f4 FEFF3F00 		.word	4194302
 693              		.cfi_endproc
 694              	.LFE132:
 696              		.section	.text.DFU_Upload,"ax",%progbits
 697              		.align	1
 698              		.syntax unified
 699              		.thumb
 700              		.thumb_func
 701              		.fpu fpv4-sp-d16
 703              	DFU_Upload:
 704              	.LFB142:
 797:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 705              		.loc 1 797 0
 706              		.cfi_startproc
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 72


 707              		@ args = 0, pretend = 0, frame = 0
 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709              	.LVL45:
 710 0000 70B5     		push	{r4, r5, r6, lr}
 711              	.LCFI7:
 712              		.cfi_def_cfa_offset 16
 713              		.cfi_offset 4, -16
 714              		.cfi_offset 5, -12
 715              		.cfi_offset 6, -8
 716              		.cfi_offset 14, -4
 800:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 717              		.loc 1 800 0
 718 0002 D0F81842 		ldr	r4, [r0, #536]
 719              	.LVL46:
 806:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 720              		.loc 1 806 0
 721 0006 CB88     		ldrh	r3, [r1, #6]
 722 0008 002B     		cmp	r3, #0
 723 000a 60D0     		beq	.L55
 724 000c 0546     		mov	r5, r0
 808:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 725              		.loc 1 808 0
 726 000e 94F80034 		ldrb	r3, [r4, #1024]	@ zero_extendqisi2
 727 0012 022B     		cmp	r3, #2
 728 0014 01D0     		beq	.L56
 808:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 729              		.loc 1 808 0 is_stmt 0 discriminator 1
 730 0016 092B     		cmp	r3, #9
 731 0018 51D1     		bne	.L57
 732              	.L56:
 811:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 733              		.loc 1 811 0 is_stmt 1
 734 001a 4B88     		ldrh	r3, [r1, #2]
 735 001c C4F80834 		str	r3, [r4, #1032]
 812:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 736              		.loc 1 812 0
 737 0020 CA88     		ldrh	r2, [r1, #6]
 738 0022 C4F80C24 		str	r2, [r4, #1036]
 815:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 739              		.loc 1 815 0
 740 0026 D3B9     		cbnz	r3, .L58
 818:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 741              		.loc 1 818 0
 742 0028 032A     		cmp	r2, #3
 743 002a 16D8     		bhi	.L64
 744 002c 0922     		movs	r2, #9
 745              	.L59:
 818:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 746              		.loc 1 818 0 is_stmt 0 discriminator 4
 747 002e 84F80024 		strb	r2, [r4, #1024]
 820:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0;
 748              		.loc 1 820 0 is_stmt 1 discriminator 4
 749 0032 0023     		movs	r3, #0
 750 0034 84F80234 		strb	r3, [r4, #1026]
 821:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0;
 751              		.loc 1 821 0 discriminator 4
 752 0038 84F80334 		strb	r3, [r4, #1027]
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 73


 822:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;       
 753              		.loc 1 822 0 discriminator 4
 754 003c 84F80434 		strb	r3, [r4, #1028]
 823:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 755              		.loc 1 823 0 discriminator 4
 756 0040 84F80524 		strb	r2, [r4, #1029]
 826:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 757              		.loc 1 826 0 discriminator 4
 758 0044 2370     		strb	r3, [r4]
 827:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 759              		.loc 1 827 0 discriminator 4
 760 0046 2123     		movs	r3, #33
 761 0048 6370     		strb	r3, [r4, #1]
 828:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 762              		.loc 1 828 0 discriminator 4
 763 004a 4123     		movs	r3, #65
 764 004c A370     		strb	r3, [r4, #2]
 831:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                           (uint8_t *)(&(hdfu->buffer.d8[0])),
 765              		.loc 1 831 0 discriminator 4
 766 004e 0322     		movs	r2, #3
 767 0050 2146     		mov	r1, r4
 768              	.LVL47:
 769 0052 2846     		mov	r0, r5
 770              	.LVL48:
 771 0054 FFF7FEFF 		bl	USBD_CtlSendData
 772              	.LVL49:
 773 0058 45E0     		b	.L54
 774              	.LVL50:
 775              	.L64:
 818:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 776              		.loc 1 818 0
 777 005a 0222     		movs	r2, #2
 778 005c E7E7     		b	.L59
 779              	.L58:
 835:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 780              		.loc 1 835 0
 781 005e 012B     		cmp	r3, #1
 782 0060 1DD9     		bls	.L61
 837:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 783              		.loc 1 837 0
 784 0062 0920     		movs	r0, #9
 785              	.LVL51:
 786 0064 84F80004 		strb	r0, [r4, #1024]
 839:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0;
 787              		.loc 1 839 0
 788 0068 0021     		movs	r1, #0
 789              	.LVL52:
 790 006a 84F80214 		strb	r1, [r4, #1026]
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0;
 791              		.loc 1 840 0
 792 006e 84F80314 		strb	r1, [r4, #1027]
 841:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 793              		.loc 1 841 0
 794 0072 84F80414 		strb	r1, [r4, #1028]
 842:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 795              		.loc 1 842 0
 796 0076 84F80504 		strb	r0, [r4, #1029]
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 74


 844:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 797              		.loc 1 844 0
 798 007a 1B48     		ldr	r0, .L65
 799 007c 1844     		add	r0, r0, r3
 800 007e D4F81064 		ldr	r6, [r4, #1040]
 801              	.LVL53:
 847:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 802              		.loc 1 847 0
 803 0082 D5F81C32 		ldr	r3, [r5, #540]
 804 0086 5B69     		ldr	r3, [r3, #20]
 805 0088 2146     		mov	r1, r4
 806 008a 06EB8020 		add	r0, r6, r0, lsl #10
 807              	.LVL54:
 808 008e 9847     		blx	r3
 809              	.LVL55:
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                           phaddr,
 810              		.loc 1 850 0
 811 0090 B4F80C24 		ldrh	r2, [r4, #1036]
 812 0094 0146     		mov	r1, r0
 813 0096 2846     		mov	r0, r5
 814              	.LVL56:
 815 0098 FFF7FEFF 		bl	USBD_CtlSendData
 816              	.LVL57:
 817 009c 23E0     		b	.L54
 818              	.LVL58:
 819              	.L61:
 856:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 820              		.loc 1 856 0
 821 009e 0F22     		movs	r2, #15
 822 00a0 84F80024 		strb	r2, [r4, #1024]
 858:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0;
 823              		.loc 1 858 0
 824 00a4 0023     		movs	r3, #0
 825 00a6 84F80234 		strb	r3, [r4, #1026]
 859:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0;
 826              		.loc 1 859 0
 827 00aa 84F80334 		strb	r3, [r4, #1027]
 860:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;        
 828              		.loc 1 860 0
 829 00ae 84F80434 		strb	r3, [r4, #1028]
 861:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         
 830              		.loc 1 861 0
 831 00b2 84F80524 		strb	r2, [r4, #1029]
 864:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 832              		.loc 1 864 0
 833 00b6 2846     		mov	r0, r5
 834              	.LVL59:
 835 00b8 FFF7FEFF 		bl	USBD_CtlError
 836              	.LVL60:
 837 00bc 13E0     		b	.L54
 838              	.LVL61:
 839              	.L57:
 870:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = 0;   
 840              		.loc 1 870 0
 841 00be 0023     		movs	r3, #0
 842 00c0 C4F80C34 		str	r3, [r4, #1036]
 871:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 75


 843              		.loc 1 871 0
 844 00c4 C4F80834 		str	r3, [r4, #1032]
 873:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 845              		.loc 1 873 0
 846 00c8 FFF7FEFF 		bl	USBD_CtlError
 847              	.LVL62:
 848 00cc 0BE0     		b	.L54
 849              	.LVL63:
 850              	.L55:
 879:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****      
 851              		.loc 1 879 0
 852 00ce 0222     		movs	r2, #2
 853 00d0 84F80024 		strb	r2, [r4, #1024]
 881:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 854              		.loc 1 881 0
 855 00d4 0023     		movs	r3, #0
 856 00d6 84F80234 		strb	r3, [r4, #1026]
 882:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0;
 857              		.loc 1 882 0
 858 00da 84F80334 		strb	r3, [r4, #1027]
 883:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 859              		.loc 1 883 0
 860 00de 84F80434 		strb	r3, [r4, #1028]
 884:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 861              		.loc 1 884 0
 862 00e2 84F80524 		strb	r2, [r4, #1029]
 863              	.LVL64:
 864              	.L54:
 886:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 865              		.loc 1 886 0
 866 00e6 70BD     		pop	{r4, r5, r6, pc}
 867              	.LVL65:
 868              	.L66:
 869              		.align	2
 870              	.L65:
 871 00e8 FEFF3F00 		.word	4194302
 872              		.cfi_endproc
 873              	.LFE142:
 875              		.section	.text.DFU_GetStatus,"ax",%progbits
 876              		.align	1
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 880              		.fpu fpv4-sp-d16
 882              	DFU_GetStatus:
 883              	.LFB143:
 895:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 884              		.loc 1 895 0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              	.LVL66:
 889 0000 38B5     		push	{r3, r4, r5, lr}
 890              	.LCFI8:
 891              		.cfi_def_cfa_offset 16
 892              		.cfi_offset 3, -16
 893              		.cfi_offset 4, -12
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 76


 894              		.cfi_offset 5, -8
 895              		.cfi_offset 14, -4
 896 0002 0546     		mov	r5, r0
 898:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 897              		.loc 1 898 0
 898 0004 D0F81842 		ldr	r4, [r0, #536]
 899              	.LVL67:
 900:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 900              		.loc 1 900 0
 901 0008 94F80034 		ldrb	r3, [r4, #1024]	@ zero_extendqisi2
 902 000c 032B     		cmp	r3, #3
 903 000e 08D0     		beq	.L69
 904 0010 062B     		cmp	r3, #6
 905 0012 3CD0     		beq	.L70
 906              	.LVL68:
 907              	.L68:
 959:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                     (uint8_t *)(&(hdfu->dev_status[0])),
 908              		.loc 1 959 0
 909 0014 0622     		movs	r2, #6
 910 0016 04F20141 		addw	r1, r4, #1025
 911 001a 2846     		mov	r0, r5
 912 001c FFF7FEFF 		bl	USBD_CtlSendData
 913              	.LVL69:
 962:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 914              		.loc 1 962 0
 915 0020 38BD     		pop	{r3, r4, r5, pc}
 916              	.LVL70:
 917              	.L69:
 903:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 918              		.loc 1 903 0
 919 0022 D4F80C34 		ldr	r3, [r4, #1036]
 920 0026 2BB3     		cbz	r3, .L71
 905:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****        
 921              		.loc 1 905 0
 922 0028 0422     		movs	r2, #4
 923 002a 84F80024 		strb	r2, [r4, #1024]
 907:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 924              		.loc 1 907 0
 925 002e 0023     		movs	r3, #0
 926 0030 84F80234 		strb	r3, [r4, #1026]
 908:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 927              		.loc 1 908 0
 928 0034 84F80334 		strb	r3, [r4, #1027]
 909:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 929              		.loc 1 909 0
 930 0038 84F80434 		strb	r3, [r4, #1028]
 910:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 931              		.loc 1 910 0
 932 003c 84F80524 		strb	r2, [r4, #1029]
 912:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 933              		.loc 1 912 0
 934 0040 D4F80834 		ldr	r3, [r4, #1032]
 935 0044 4BB1     		cbz	r3, .L75
 936              	.L72:
 918:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 937              		.loc 1 918 0
 938 0046 D5F81C32 		ldr	r3, [r5, #540]
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 77


 939 004a 9B69     		ldr	r3, [r3, #24]
 940 004c 04F20142 		addw	r2, r4, #1025
 941 0050 0121     		movs	r1, #1
 942 0052 D4F81004 		ldr	r0, [r4, #1040]
 943              	.LVL71:
 944 0056 9847     		blx	r3
 945              	.LVL72:
 946 0058 DCE7     		b	.L68
 947              	.LVL73:
 948              	.L75:
 912:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 949              		.loc 1 912 0 discriminator 1
 950 005a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 951 005c 412B     		cmp	r3, #65
 952 005e F2D1     		bne	.L72
 914:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 953              		.loc 1 914 0
 954 0060 D0F81C32 		ldr	r3, [r0, #540]
 955 0064 9B69     		ldr	r3, [r3, #24]
 956 0066 04F20142 		addw	r2, r4, #1025
 957 006a 0021     		movs	r1, #0
 958 006c D4F81004 		ldr	r0, [r4, #1040]
 959              	.LVL74:
 960 0070 9847     		blx	r3
 961              	.LVL75:
 962 0072 CFE7     		b	.L68
 963              	.LVL76:
 964              	.L71:
 923:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 965              		.loc 1 923 0
 966 0074 0522     		movs	r2, #5
 967 0076 84F80024 		strb	r2, [r4, #1024]
 925:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 968              		.loc 1 925 0
 969 007a 0023     		movs	r3, #0
 970 007c 84F80234 		strb	r3, [r4, #1026]
 926:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 971              		.loc 1 926 0
 972 0080 84F80334 		strb	r3, [r4, #1027]
 927:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;     
 973              		.loc 1 927 0
 974 0084 84F80434 		strb	r3, [r4, #1028]
 928:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 975              		.loc 1 928 0
 976 0088 84F80524 		strb	r2, [r4, #1029]
 977 008c C2E7     		b	.L68
 978              	.L70:
 933:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 979              		.loc 1 933 0
 980 008e 94F80734 		ldrb	r3, [r4, #1031]	@ zero_extendqisi2
 981 0092 012B     		cmp	r3, #1
 982 0094 13D0     		beq	.L76
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ((USBD_DFU_CfgDesc[(11 + (9 * USBD_DFU_MAX_ITF_NUM))]) & 0x04))
 983              		.loc 1 942 0
 984 0096 002B     		cmp	r3, #0
 985 0098 BCD1     		bne	.L68
 943:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 78


 986              		.loc 1 943 0 discriminator 1
 987 009a 104B     		ldr	r3, .L77
 988 009c 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ((USBD_DFU_CfgDesc[(11 + (9 * USBD_DFU_MAX_ITF_NUM))]) & 0x04))
 989              		.loc 1 942 0 discriminator 1
 990 009e 13F0040F 		tst	r3, #4
 991 00a2 B7D0     		beq	.L68
 945:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 992              		.loc 1 945 0
 993 00a4 0222     		movs	r2, #2
 994 00a6 84F80024 		strb	r2, [r4, #1024]
 947:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 995              		.loc 1 947 0
 996 00aa 0023     		movs	r3, #0
 997 00ac 84F80234 		strb	r3, [r4, #1026]
 948:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 998              		.loc 1 948 0
 999 00b0 84F80334 		strb	r3, [r4, #1027]
 949:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;      
 1000              		.loc 1 949 0
 1001 00b4 84F80434 		strb	r3, [r4, #1028]
 950:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1002              		.loc 1 950 0
 1003 00b8 84F80524 		strb	r2, [r4, #1029]
 1004 00bc AAE7     		b	.L68
 1005              	.L76:
 935:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1006              		.loc 1 935 0
 1007 00be 0723     		movs	r3, #7
 1008 00c0 84F80034 		strb	r3, [r4, #1024]
 937:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 1009              		.loc 1 937 0
 1010 00c4 0122     		movs	r2, #1
 1011 00c6 84F80224 		strb	r2, [r4, #1026]
 938:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 1012              		.loc 1 938 0
 1013 00ca 0022     		movs	r2, #0
 1014 00cc 84F80324 		strb	r2, [r4, #1027]
 939:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;   
 1015              		.loc 1 939 0
 1016 00d0 84F80424 		strb	r2, [r4, #1028]
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1017              		.loc 1 940 0
 1018 00d4 84F80534 		strb	r3, [r4, #1029]
 1019 00d8 9CE7     		b	.L68
 1020              	.L78:
 1021 00da 00BF     		.align	2
 1022              	.L77:
 1023 00dc 00000000 		.word	.LANCHOR0
 1024              		.cfi_endproc
 1025              	.LFE143:
 1027              		.section	.text.DFU_GetState,"ax",%progbits
 1028              		.align	1
 1029              		.syntax unified
 1030              		.thumb
 1031              		.thumb_func
 1032              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 79


 1034              	DFU_GetState:
 1035              	.LFB145:
1005:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 1036              		.loc 1 1005 0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 0
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 1040              	.LVL77:
 1041 0000 08B5     		push	{r3, lr}
 1042              	.LCFI9:
 1043              		.cfi_def_cfa_offset 8
 1044              		.cfi_offset 3, -8
 1045              		.cfi_offset 14, -4
1008:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 1046              		.loc 1 1008 0
 1047 0002 D0F81812 		ldr	r1, [r0, #536]
 1048              	.LVL78:
1011:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                     &hdfu->dev_state,
 1049              		.loc 1 1011 0
 1050 0006 0122     		movs	r2, #1
 1051 0008 01F58061 		add	r1, r1, #1024
 1052              	.LVL79:
 1053 000c FFF7FEFF 		bl	USBD_CtlSendData
 1054              	.LVL80:
1014:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1055              		.loc 1 1014 0
 1056 0010 08BD     		pop	{r3, pc}
 1057              		.cfi_endproc
 1058              	.LFE145:
 1060              		.section	.text.DFU_Download,"ax",%progbits
 1061              		.align	1
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1065              		.fpu fpv4-sp-d16
 1067              	DFU_Download:
 1068              	.LFB141:
 738:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 1069              		.loc 1 738 0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073              	.LVL81:
 1074 0000 08B5     		push	{r3, lr}
 1075              	.LCFI10:
 1076              		.cfi_def_cfa_offset 8
 1077              		.cfi_offset 3, -8
 1078              		.cfi_offset 14, -4
 741:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 1079              		.loc 1 741 0
 1080 0002 D0F81832 		ldr	r3, [r0, #536]
 1081              	.LVL82:
 744:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1082              		.loc 1 744 0
 1083 0006 CA88     		ldrh	r2, [r1, #6]
 1084 0008 BAB1     		cbz	r2, .L82
 746:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 80


 1085              		.loc 1 746 0
 1086 000a 93F80024 		ldrb	r2, [r3, #1024]	@ zero_extendqisi2
 1087 000e 022A     		cmp	r2, #2
 1088 0010 01D0     		beq	.L83
 746:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1089              		.loc 1 746 0 is_stmt 0 discriminator 1
 1090 0012 052A     		cmp	r2, #5
 1091 0014 0ED1     		bne	.L84
 1092              	.L83:
 749:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 1093              		.loc 1 749 0 is_stmt 1
 1094 0016 4A88     		ldrh	r2, [r1, #2]
 1095 0018 C3F80824 		str	r2, [r3, #1032]
 750:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1096              		.loc 1 750 0
 1097 001c CA88     		ldrh	r2, [r1, #6]
 1098 001e C3F80C24 		str	r2, [r3, #1036]
 753:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 1099              		.loc 1 753 0
 1100 0022 0321     		movs	r1, #3
 1101              	.LVL83:
 1102 0024 83F80014 		strb	r1, [r3, #1024]
 754:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1103              		.loc 1 754 0
 1104 0028 83F80514 		strb	r1, [r3, #1029]
 757:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                          (uint8_t*)hdfu->buffer.d8,                                  
 1105              		.loc 1 757 0
 1106 002c 1946     		mov	r1, r3
 1107 002e FFF7FEFF 		bl	USBD_CtlPrepareRx
 1108              	.LVL84:
 1109 0032 1AE0     		b	.L81
 1110              	.LVL85:
 1111              	.L84:
 765:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1112              		.loc 1 765 0
 1113 0034 FFF7FEFF 		bl	USBD_CtlError
 1114              	.LVL86:
 1115 0038 17E0     		b	.L81
 1116              	.LVL87:
 1117              	.L82:
 772:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1118              		.loc 1 772 0
 1119 003a 93F80024 		ldrb	r2, [r3, #1024]	@ zero_extendqisi2
 1120 003e 052A     		cmp	r2, #5
 1121 0040 04D0     		beq	.L86
 772:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1122              		.loc 1 772 0 is_stmt 0 discriminator 1
 1123 0042 022A     		cmp	r2, #2
 1124 0044 02D0     		beq	.L86
 784:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1125              		.loc 1 784 0 is_stmt 1
 1126 0046 FFF7FEFF 		bl	USBD_CtlError
 1127              	.LVL88:
 787:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1128              		.loc 1 787 0
 1129 004a 0EE0     		b	.L81
 1130              	.LVL89:
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 81


 1131              	.L86:
 774:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 1132              		.loc 1 774 0
 1133 004c 0122     		movs	r2, #1
 1134 004e 83F80724 		strb	r2, [r3, #1031]
 775:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0;
 1135              		.loc 1 775 0
 1136 0052 0621     		movs	r1, #6
 1137              	.LVL90:
 1138 0054 83F80014 		strb	r1, [r3, #1024]
 776:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0;
 1139              		.loc 1 776 0
 1140 0058 0022     		movs	r2, #0
 1141 005a 83F80224 		strb	r2, [r3, #1026]
 777:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0;
 1142              		.loc 1 777 0
 1143 005e 83F80324 		strb	r2, [r3, #1027]
 778:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;        
 1144              		.loc 1 778 0
 1145 0062 83F80424 		strb	r2, [r3, #1028]
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1146              		.loc 1 779 0
 1147 0066 83F80514 		strb	r1, [r3, #1029]
 1148              	.LVL91:
 1149              	.L81:
 787:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1150              		.loc 1 787 0
 1151 006a 08BD     		pop	{r3, pc}
 1152              		.cfi_endproc
 1153              	.LFE141:
 1155              		.section	.text.DFU_Detach,"ax",%progbits
 1156              		.align	1
 1157              		.syntax unified
 1158              		.thumb
 1159              		.thumb_func
 1160              		.fpu fpv4-sp-d16
 1162              	DFU_Detach:
 1163              	.LFB140:
 695:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 1164              		.loc 1 695 0
 1165              		.cfi_startproc
 1166              		@ args = 0, pretend = 0, frame = 0
 1167              		@ frame_needed = 0, uses_anonymous_args = 0
 1168              	.LVL92:
 1169 0000 10B5     		push	{r4, lr}
 1170              	.LCFI11:
 1171              		.cfi_def_cfa_offset 8
 1172              		.cfi_offset 4, -8
 1173              		.cfi_offset 14, -4
 1174 0002 0446     		mov	r4, r0
 698:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 1175              		.loc 1 698 0
 1176 0004 D0F81832 		ldr	r3, [r0, #536]
 1177              	.LVL93:
 700:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 1178              		.loc 1 700 0
 1179 0008 93F80004 		ldrb	r0, [r3, #1024]	@ zero_extendqisi2
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 82


 1180              	.LVL94:
 1181 000c 821E     		subs	r2, r0, #2
 1182 000e D2B2     		uxtb	r2, r2
 1183 0010 012A     		cmp	r2, #1
 1184 0012 05D9     		bls	.L90
 701:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE )
 1185              		.loc 1 701 0
 1186 0014 0528     		cmp	r0, #5
 1187 0016 03D0     		beq	.L90
 701:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE )
 1188              		.loc 1 701 0 is_stmt 0 discriminator 1
 1189 0018 0628     		cmp	r0, #6
 1190 001a 01D0     		beq	.L90
 702:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1191              		.loc 1 702 0 is_stmt 1
 1192 001c 0928     		cmp	r0, #9
 1193 001e 13D1     		bne	.L91
 1194              	.L90:
 705:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 1195              		.loc 1 705 0
 1196 0020 0220     		movs	r0, #2
 1197 0022 83F80004 		strb	r0, [r3, #1024]
 706:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 1198              		.loc 1 706 0
 1199 0026 0022     		movs	r2, #0
 1200 0028 83F80124 		strb	r2, [r3, #1025]
 707:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;
 1201              		.loc 1 707 0
 1202 002c 83F80224 		strb	r2, [r3, #1026]
 708:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0; /*bwPollTimeout=0ms*/
 1203              		.loc 1 708 0
 1204 0030 83F80324 		strb	r2, [r3, #1027]
 709:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 1205              		.loc 1 709 0
 1206 0034 83F80424 		strb	r2, [r3, #1028]
 710:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0; /*iString*/
 1207              		.loc 1 710 0
 1208 0038 83F80504 		strb	r0, [r3, #1029]
 711:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0;
 1209              		.loc 1 711 0
 1210 003c 83F80624 		strb	r2, [r3, #1030]
 712:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0;
 1211              		.loc 1 712 0
 1212 0040 C3F80824 		str	r2, [r3, #1032]
 713:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   } 
 1213              		.loc 1 713 0
 1214 0044 C3F80C24 		str	r2, [r3, #1036]
 1215              	.L91:
 717:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1216              		.loc 1 717 0
 1217 0048 074B     		ldr	r3, .L96
 1218              	.LVL95:
 1219 004a 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 1220 004c 13F0100F 		tst	r3, #16
 1221 0050 03D1     		bne	.L95
 726:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1222              		.loc 1 726 0
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 83


 1223 0052 4888     		ldrh	r0, [r1, #2]
 1224 0054 FFF7FEFF 		bl	HAL_Delay
 1225              	.LVL96:
 1226              	.L89:
 728:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1227              		.loc 1 728 0
 1228 0058 10BD     		pop	{r4, pc}
 1229              	.LVL97:
 1230              	.L95:
 720:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Start (pdev);  
 1231              		.loc 1 720 0
 1232 005a 2046     		mov	r0, r4
 1233 005c FFF7FEFF 		bl	USBD_Stop
 1234              	.LVL98:
 721:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1235              		.loc 1 721 0
 1236 0060 2046     		mov	r0, r4
 1237 0062 FFF7FEFF 		bl	USBD_Start
 1238              	.LVL99:
 1239 0066 F7E7     		b	.L89
 1240              	.L97:
 1241              		.align	2
 1242              	.L96:
 1243 0068 00000000 		.word	.LANCHOR0
 1244              		.cfi_endproc
 1245              	.LFE140:
 1247              		.section	.text.USBD_DFU_Setup,"ax",%progbits
 1248              		.align	1
 1249              		.syntax unified
 1250              		.thumb
 1251              		.thumb_func
 1252              		.fpu fpv4-sp-d16
 1254              	USBD_DFU_Setup:
 1255              	.LFB128:
 367:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t *pbuf = 0;
 1256              		.loc 1 367 0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 0
 1259              		@ frame_needed = 0, uses_anonymous_args = 0
 1260              	.LVL100:
 1261 0000 10B5     		push	{r4, lr}
 1262              	.LCFI12:
 1263              		.cfi_def_cfa_offset 8
 1264              		.cfi_offset 4, -8
 1265              		.cfi_offset 14, -4
 1266              	.LVL101:
 373:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 1267              		.loc 1 373 0
 1268 0002 D0F81842 		ldr	r4, [r0, #536]
 1269              	.LVL102:
 375:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1270              		.loc 1 375 0
 1271 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1272 0008 13F06003 		ands	r3, r3, #96
 1273 000c 2AD0     		beq	.L100
 1274 000e 202B     		cmp	r3, #32
 1275 0010 54D1     		bne	.L119
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 84


 378:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1276              		.loc 1 378 0
 1277 0012 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1278 0014 062B     		cmp	r3, #6
 1279 0016 21D8     		bhi	.L102
 1280 0018 DFE803F0 		tbb	[pc, r3]
 1281              	.L104:
 1282 001c 1C       		.byte	(.L103-.L104)/2
 1283 001d 04       		.byte	(.L105-.L104)/2
 1284 001e 08       		.byte	(.L106-.L104)/2
 1285 001f 0C       		.byte	(.L107-.L104)/2
 1286 0020 10       		.byte	(.L108-.L104)/2
 1287 0021 14       		.byte	(.L109-.L104)/2
 1288 0022 18       		.byte	(.L110-.L104)/2
 1289 0023 00       		.p2align 1
 1290              	.L105:
 381:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1291              		.loc 1 381 0
 1292 0024 FFF7FEFF 		bl	DFU_Download
 1293              	.LVL103:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1294              		.loc 1 370 0
 1295 0028 0020     		movs	r0, #0
 382:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1296              		.loc 1 382 0
 1297 002a 48E0     		b	.L99
 1298              	.LVL104:
 1299              	.L106:
 385:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1300              		.loc 1 385 0
 1301 002c FFF7FEFF 		bl	DFU_Upload
 1302              	.LVL105:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1303              		.loc 1 370 0
 1304 0030 0020     		movs	r0, #0
 386:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1305              		.loc 1 386 0
 1306 0032 44E0     		b	.L99
 1307              	.LVL106:
 1308              	.L107:
 389:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1309              		.loc 1 389 0
 1310 0034 FFF7FEFF 		bl	DFU_GetStatus
 1311              	.LVL107:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1312              		.loc 1 370 0
 1313 0038 0020     		movs	r0, #0
 390:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1314              		.loc 1 390 0
 1315 003a 40E0     		b	.L99
 1316              	.LVL108:
 1317              	.L108:
 393:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;      
 1318              		.loc 1 393 0
 1319 003c FFF7FEFF 		bl	DFU_ClearStatus
 1320              	.LVL109:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 85


 1321              		.loc 1 370 0
 1322 0040 0020     		movs	r0, #0
 394:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1323              		.loc 1 394 0
 1324 0042 3CE0     		b	.L99
 1325              	.LVL110:
 1326              	.L109:
 397:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;  
 1327              		.loc 1 397 0
 1328 0044 FFF7FEFF 		bl	DFU_GetState
 1329              	.LVL111:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1330              		.loc 1 370 0
 1331 0048 0020     		movs	r0, #0
 398:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1332              		.loc 1 398 0
 1333 004a 38E0     		b	.L99
 1334              	.LVL112:
 1335              	.L110:
 401:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1336              		.loc 1 401 0
 1337 004c FFF7FEFF 		bl	DFU_Abort
 1338              	.LVL113:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1339              		.loc 1 370 0
 1340 0050 0020     		movs	r0, #0
 402:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1341              		.loc 1 402 0
 1342 0052 34E0     		b	.L99
 1343              	.LVL114:
 1344              	.L103:
 405:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1345              		.loc 1 405 0
 1346 0054 FFF7FEFF 		bl	DFU_Detach
 1347              	.LVL115:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1348              		.loc 1 370 0
 1349 0058 0020     		movs	r0, #0
 406:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1350              		.loc 1 406 0
 1351 005a 30E0     		b	.L99
 1352              	.LVL116:
 1353              	.L102:
 410:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL; 
 1354              		.loc 1 410 0
 1355 005c FFF7FEFF 		bl	USBD_CtlError
 1356              	.LVL117:
 411:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1357              		.loc 1 411 0
 1358 0060 0220     		movs	r0, #2
 1359 0062 2CE0     		b	.L99
 1360              	.LVL118:
 1361              	.L100:
 416:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1362              		.loc 1 416 0
 1363 0064 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1364 0066 0A2B     		cmp	r3, #10
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 86


 1365 0068 17D0     		beq	.L112
 1366 006a 0B2B     		cmp	r3, #11
 1367 006c 1CD0     		beq	.L113
 1368 006e 062B     		cmp	r3, #6
 1369 0070 03D0     		beq	.L122
 450:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL;     
 1370              		.loc 1 450 0
 1371 0072 FFF7FEFF 		bl	USBD_CtlError
 1372              	.LVL119:
 451:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1373              		.loc 1 451 0
 1374 0076 0220     		movs	r0, #2
 1375 0078 21E0     		b	.L99
 1376              	.LVL120:
 1377              	.L122:
 419:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1378              		.loc 1 419 0
 1379 007a 4B88     		ldrh	r3, [r1, #2]
 1380 007c 1B0A     		lsrs	r3, r3, #8
 1381 007e 212B     		cmp	r3, #33
 1382 0080 05D0     		beq	.L123
 369:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t ret = USBD_OK;
 1383              		.loc 1 369 0
 1384 0082 0022     		movs	r2, #0
 368:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t len = 0;
 1385              		.loc 1 368 0
 1386 0084 1146     		mov	r1, r2
 1387              	.LVL121:
 1388              	.L115:
 425:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                         pbuf,
 1389              		.loc 1 425 0
 1390 0086 FFF7FEFF 		bl	USBD_CtlSendData
 1391              	.LVL122:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1392              		.loc 1 370 0
 1393 008a 0020     		movs	r0, #0
 428:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1394              		.loc 1 428 0
 1395 008c 17E0     		b	.L99
 1396              	.LVL123:
 1397              	.L123:
 422:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1398              		.loc 1 422 0
 1399 008e CA88     		ldrh	r2, [r1, #6]
 1400 0090 092A     		cmp	r2, #9
 1401 0092 28BF     		it	cs
 1402 0094 0922     		movcs	r2, #9
 1403              	.LVL124:
 421:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         len = MIN(USB_DFU_DESC_SIZ , req->wLength);
 1404              		.loc 1 421 0
 1405 0096 0A49     		ldr	r1, .L124
 1406              	.LVL125:
 1407 0098 F5E7     		b	.L115
 1408              	.LVL126:
 1409              	.L112:
 431:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                         (uint8_t *)&hdfu->alt_setting,
 1410              		.loc 1 431 0
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 87


 1411 009a 0122     		movs	r2, #1
 1412 009c 04F21441 		addw	r1, r4, #1044
 1413              	.LVL127:
 1414 00a0 FFF7FEFF 		bl	USBD_CtlSendData
 1415              	.LVL128:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1416              		.loc 1 370 0
 1417 00a4 0020     		movs	r0, #0
 434:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       
 1418              		.loc 1 434 0
 1419 00a6 0AE0     		b	.L99
 1420              	.LVL129:
 1421              	.L113:
 437:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1422              		.loc 1 437 0
 1423 00a8 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 1424 00aa 1BB9     		cbnz	r3, .L116
 439:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1425              		.loc 1 439 0
 1426 00ac C4F81434 		str	r3, [r4, #1044]
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1427              		.loc 1 370 0
 1428 00b0 0020     		movs	r0, #0
 1429              	.LVL130:
 1430 00b2 04E0     		b	.L99
 1431              	.LVL131:
 1432              	.L116:
 444:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         ret = USBD_FAIL;  
 1433              		.loc 1 444 0
 1434 00b4 FFF7FEFF 		bl	USBD_CtlError
 1435              	.LVL132:
 445:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1436              		.loc 1 445 0
 1437 00b8 0220     		movs	r0, #2
 1438 00ba 00E0     		b	.L99
 1439              	.LVL133:
 1440              	.L119:
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1441              		.loc 1 370 0
 1442 00bc 0020     		movs	r0, #0
 1443              	.LVL134:
 1444              	.L99:
 455:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1445              		.loc 1 455 0
 1446 00be 10BD     		pop	{r4, pc}
 1447              	.LVL135:
 1448              	.L125:
 1449              		.align	2
 1450              	.L124:
 1451 00c0 12000000 		.word	.LANCHOR0+18
 1452              		.cfi_endproc
 1453              	.LFE128:
 1455              		.section	.text.USBD_DFU_DeInit,"ax",%progbits
 1456              		.align	1
 1457              		.syntax unified
 1458              		.thumb
 1459              		.thumb_func
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 88


 1460              		.fpu fpv4-sp-d16
 1462              	USBD_DFU_DeInit:
 1463              	.LFB127:
 335:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1464              		.loc 1 335 0
 1465              		.cfi_startproc
 1466              		@ args = 0, pretend = 0, frame = 0
 1467              		@ frame_needed = 0, uses_anonymous_args = 0
 1468              	.LVL136:
 337:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 1469              		.loc 1 337 0
 1470 0000 D0F81832 		ldr	r3, [r0, #536]
 1471              	.LVL137:
 339:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wlength = 0;
 1472              		.loc 1 339 0
 1473 0004 0022     		movs	r2, #0
 1474 0006 C3F80824 		str	r2, [r3, #1032]
 340:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1475              		.loc 1 340 0
 1476 000a C3F80C24 		str	r2, [r3, #1036]
 342:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[0] = DFU_ERROR_NONE;
 1477              		.loc 1 342 0
 1478 000e 0221     		movs	r1, #2
 1479              	.LVL138:
 1480 0010 83F80014 		strb	r1, [r3, #1024]
 343:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[4] = DFU_STATE_IDLE;
 1481              		.loc 1 343 0
 1482 0014 83F80124 		strb	r2, [r3, #1025]
 344:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  
 1483              		.loc 1 344 0
 1484 0018 83F80514 		strb	r1, [r3, #1029]
 347:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1485              		.loc 1 347 0
 1486 001c D0F81832 		ldr	r3, [r0, #536]
 1487              	.LVL139:
 1488 0020 73B1     		cbz	r3, .L129
 335:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1489              		.loc 1 335 0
 1490 0022 10B5     		push	{r4, lr}
 1491              	.LCFI13:
 1492              		.cfi_def_cfa_offset 8
 1493              		.cfi_offset 4, -8
 1494              		.cfi_offset 14, -4
 1495 0024 0446     		mov	r4, r0
 350:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_free(pdev->pClassData);
 1496              		.loc 1 350 0
 1497 0026 D0F81C32 		ldr	r3, [r0, #540]
 1498 002a 9B68     		ldr	r3, [r3, #8]
 1499 002c 9847     		blx	r3
 1500              	.LVL140:
 351:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     pdev->pClassData = NULL;
 1501              		.loc 1 351 0
 1502 002e D4F81802 		ldr	r0, [r4, #536]
 1503 0032 FFF7FEFF 		bl	free
 1504              	.LVL141:
 352:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   } 
 1505              		.loc 1 352 0
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 89


 1506 0036 0023     		movs	r3, #0
 1507 0038 C4F81832 		str	r3, [r4, #536]
 356:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1508              		.loc 1 356 0
 1509 003c 0020     		movs	r0, #0
 1510 003e 10BD     		pop	{r4, pc}
 1511              	.LVL142:
 1512              	.L129:
 1513              	.LCFI14:
 1514              		.cfi_def_cfa_offset 0
 1515              		.cfi_restore 4
 1516              		.cfi_restore 14
 1517 0040 0020     		movs	r0, #0
 1518              	.LVL143:
 1519 0042 7047     		bx	lr
 1520              		.cfi_endproc
 1521              	.LFE127:
 1523              		.section	.text.USBD_DFU_Init,"ax",%progbits
 1524              		.align	1
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1528              		.fpu fpv4-sp-d16
 1530              	USBD_DFU_Init:
 1531              	.LFB126:
 288:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1532              		.loc 1 288 0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 0
 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 1536              	.LVL144:
 1537 0000 10B5     		push	{r4, lr}
 1538              	.LCFI15:
 1539              		.cfi_def_cfa_offset 8
 1540              		.cfi_offset 4, -8
 1541              		.cfi_offset 14, -4
 1542 0002 0446     		mov	r4, r0
 292:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   
 1543              		.loc 1 292 0
 1544 0004 4FF48360 		mov	r0, #1048
 1545              	.LVL145:
 1546 0008 FFF7FEFF 		bl	malloc
 1547              	.LVL146:
 1548 000c C4F81802 		str	r0, [r4, #536]
 294:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1549              		.loc 1 294 0
 1550 0010 18B3     		cbz	r0, .L134
 1551              	.LVL147:
 302:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 1552              		.loc 1 302 0
 1553 0012 0023     		movs	r3, #0
 1554 0014 C0F81434 		str	r3, [r0, #1044]
 303:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0;
 1555              		.loc 1 303 0
 1556 0018 114A     		ldr	r2, .L138
 1557 001a C0F81024 		str	r2, [r0, #1040]
 304:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0;
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 90


 1558              		.loc 1 304 0
 1559 001e C0F80834 		str	r3, [r0, #1032]
 305:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 1560              		.loc 1 305 0
 1561 0022 C0F80C34 		str	r3, [r0, #1036]
 307:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 1562              		.loc 1 307 0
 1563 0026 80F80734 		strb	r3, [r0, #1031]
 308:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 1564              		.loc 1 308 0
 1565 002a 0222     		movs	r2, #2
 1566 002c 80F80024 		strb	r2, [r0, #1024]
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0;
 1567              		.loc 1 310 0
 1568 0030 80F80134 		strb	r3, [r0, #1025]
 311:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0;   
 1569              		.loc 1 311 0
 1570 0034 80F80234 		strb	r3, [r0, #1026]
 312:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0;
 1571              		.loc 1 312 0
 1572 0038 80F80334 		strb	r3, [r0, #1027]
 313:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = DFU_STATE_IDLE;    
 1573              		.loc 1 313 0
 1574 003c 80F80434 		strb	r3, [r0, #1028]
 314:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0;    
 1575              		.loc 1 314 0
 1576 0040 80F80524 		strb	r2, [r0, #1029]
 315:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     
 1577              		.loc 1 315 0
 1578 0044 80F80634 		strb	r3, [r0, #1030]
 318:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1579              		.loc 1 318 0
 1580 0048 D4F81C32 		ldr	r3, [r4, #540]
 1581 004c 5B68     		ldr	r3, [r3, #4]
 1582 004e 9847     		blx	r3
 1583              	.LVL148:
 1584 0050 08B9     		cbnz	r0, .L137
 323:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 1585              		.loc 1 323 0
 1586 0052 0020     		movs	r0, #0
 1587              	.L133:
 324:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1588              		.loc 1 324 0
 1589 0054 10BD     		pop	{r4, pc}
 1590              	.LVL149:
 1591              	.L137:
 320:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }   
 1592              		.loc 1 320 0
 1593 0056 0220     		movs	r0, #2
 1594 0058 FCE7     		b	.L133
 1595              	.L134:
 296:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1596              		.loc 1 296 0
 1597 005a 0220     		movs	r0, #2
 1598 005c FAE7     		b	.L133
 1599              	.L139:
 1600 005e 00BF     		.align	2
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 91


 1601              	.L138:
 1602 0060 00C00008 		.word	134266880
 1603              		.cfi_endproc
 1604              	.LFE126:
 1606              		.section	.text.USBD_DFU_RegisterMedia,"ax",%progbits
 1607              		.align	1
 1608              		.global	USBD_DFU_RegisterMedia
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1612              		.fpu fpv4-sp-d16
 1614              	USBD_DFU_RegisterMedia:
 1615              	.LFB139:
 676:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if(fops != NULL)
 1616              		.loc 1 676 0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 1621              	.LVL150:
 677:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1622              		.loc 1 677 0
 1623 0000 09B1     		cbz	r1, .L141
 679:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1624              		.loc 1 679 0
 1625 0002 C0F81C12 		str	r1, [r0, #540]
 1626              	.L141:
 682:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1627              		.loc 1 682 0
 1628 0006 0020     		movs	r0, #0
 1629              	.LVL151:
 1630 0008 7047     		bx	lr
 1631              		.cfi_endproc
 1632              	.LFE139:
 1634              		.global	USBD_DFU
 1635              		.section	.bss.USBD_StrDesc.9771,"aw",%nobits
 1636              		.align	2
 1637              		.set	.LANCHOR2,. + 0
 1640              	USBD_StrDesc.9771:
 1641 0000 00000000 		.space	255
 1641      00000000 
 1641      00000000 
 1641      00000000 
 1641      00000000 
 1642              		.section	.data.USBD_DFU,"aw",%progbits
 1643              		.align	2
 1646              	USBD_DFU:
 1647 0000 00000000 		.word	USBD_DFU_Init
 1648 0004 00000000 		.word	USBD_DFU_DeInit
 1649 0008 00000000 		.word	USBD_DFU_Setup
 1650 000c 00000000 		.word	USBD_DFU_EP0_TxReady
 1651 0010 00000000 		.word	USBD_DFU_EP0_RxReady
 1652 0014 00000000 		.word	USBD_DFU_DataIn
 1653 0018 00000000 		.word	USBD_DFU_DataOut
 1654 001c 00000000 		.word	USBD_DFU_SOF
 1655 0020 00000000 		.word	USBD_DFU_IsoINIncomplete
 1656 0024 00000000 		.word	USBD_DFU_IsoOutIncomplete
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 92


 1657 0028 00000000 		.word	USBD_DFU_GetCfgDesc
 1658 002c 00000000 		.word	USBD_DFU_GetCfgDesc
 1659 0030 00000000 		.word	USBD_DFU_GetCfgDesc
 1660 0034 00000000 		.word	USBD_DFU_GetDeviceQualifierDesc
 1661 0038 00000000 		.word	USBD_DFU_GetUsrStringDesc
 1662              		.section	.data.USBD_DFU_CfgDesc,"aw",%progbits
 1663              		.align	2
 1664              		.set	.LANCHOR0,. + 0
 1667              	USBD_DFU_CfgDesc:
 1668 0000 09       		.byte	9
 1669 0001 02       		.byte	2
 1670 0002 1B       		.byte	27
 1671 0003 00       		.byte	0
 1672 0004 01       		.byte	1
 1673 0005 01       		.byte	1
 1674 0006 02       		.byte	2
 1675 0007 C0       		.byte	-64
 1676 0008 32       		.byte	50
 1677 0009 09       		.byte	9
 1678 000a 04       		.byte	4
 1679 000b 00       		.byte	0
 1680 000c 00       		.byte	0
 1681 000d 00       		.byte	0
 1682 000e FE       		.byte	-2
 1683 000f 01       		.byte	1
 1684 0010 02       		.byte	2
 1685 0011 06       		.byte	6
 1686 0012 09       		.byte	9
 1687 0013 21       		.byte	33
 1688 0014 0B       		.byte	11
 1689 0015 FF       		.byte	-1
 1690 0016 00       		.byte	0
 1691 0017 00       		.byte	0
 1692 0018 04       		.byte	4
 1693 0019 1A       		.byte	26
 1694 001a 01       		.byte	1
 1695              		.section	.data.USBD_DFU_DeviceQualifierDesc,"aw",%progbits
 1696              		.align	2
 1697              		.set	.LANCHOR1,. + 0
 1700              	USBD_DFU_DeviceQualifierDesc:
 1701 0000 0A       		.byte	10
 1702 0001 06       		.byte	6
 1703 0002 00       		.byte	0
 1704 0003 02       		.byte	2
 1705 0004 00       		.byte	0
 1706 0005 00       		.byte	0
 1707 0006 00       		.byte	0
 1708 0007 40       		.byte	64
 1709 0008 01       		.byte	1
 1710 0009 00       		.byte	0
 1711              		.text
 1712              	.Letext0:
 1713              		.file 4 "d:\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\\machine\\_default_ty
 1714              		.file 5 "d:\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 1715              		.file 6 "d:\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 1716              		.file 7 "d:\\gnu tools arm embedded\\7 2017-q4-major\\lib\\gcc\\arm-none-eabi\\7.2.1\\include\\std
 1717              		.file 8 "d:\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\\sys\\reent.h"
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 93


 1718              		.file 9 "d:\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 1719              		.file 10 "d:\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\\stdlib.h"
 1720              		.file 11 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1721              		.file 12 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 1722              		.file 13 "Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Inc/usbd_dfu.h"
 1723              		.file 14 "Inc/usbd_desc.h"
 1724              		.file 15 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h"
 1725              		.file 16 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h"
 1726              		.file 17 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h"
 1727              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 94


DEFINED SYMBOLS
                            *ABS*:00000000 usbd_dfu.c
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:18     .text.USBD_DFU_GetCfgDesc:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:24     .text.USBD_DFU_GetCfgDesc:00000000 USBD_DFU_GetCfgDesc
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:43     .text.USBD_DFU_GetCfgDesc:00000008 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:48     .text.USBD_DFU_DataIn:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:54     .text.USBD_DFU_DataIn:00000000 USBD_DFU_DataIn
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:70     .text.USBD_DFU_EP0_RxReady:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:76     .text.USBD_DFU_EP0_RxReady:00000000 USBD_DFU_EP0_RxReady
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:92     .text.USBD_DFU_SOF:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:98     .text.USBD_DFU_SOF:00000000 USBD_DFU_SOF
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:114    .text.USBD_DFU_IsoINIncomplete:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:120    .text.USBD_DFU_IsoINIncomplete:00000000 USBD_DFU_IsoINIncomplete
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:136    .text.USBD_DFU_IsoOutIncomplete:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:142    .text.USBD_DFU_IsoOutIncomplete:00000000 USBD_DFU_IsoOutIncomplete
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:158    .text.USBD_DFU_DataOut:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:164    .text.USBD_DFU_DataOut:00000000 USBD_DFU_DataOut
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:180    .text.USBD_DFU_GetDeviceQualifierDesc:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:186    .text.USBD_DFU_GetDeviceQualifierDesc:00000000 USBD_DFU_GetDeviceQualifierDesc
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:204    .text.USBD_DFU_GetDeviceQualifierDesc:00000008 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:209    .text.DFU_ClearStatus:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:215    .text.DFU_ClearStatus:00000000 DFU_ClearStatus
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:271    .text.DFU_Abort:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:277    .text.DFU_Abort:00000000 DFU_Abort
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:331    .text.USBD_DFU_GetUsrStringDesc:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:337    .text.USBD_DFU_GetUsrStringDesc:00000000 USBD_DFU_GetUsrStringDesc
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:380    .text.USBD_DFU_GetUsrStringDesc:0000001c $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:385    .text.DFU_Leave:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:391    .text.DFU_Leave:00000000 DFU_Leave
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:498    .text.DFU_Leave:00000070 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:509    .text.USBD_DFU_EP0_TxReady:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:515    .text.USBD_DFU_EP0_TxReady:00000000 USBD_DFU_EP0_TxReady
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:692    .text.USBD_DFU_EP0_TxReady:000000f4 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:697    .text.DFU_Upload:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:703    .text.DFU_Upload:00000000 DFU_Upload
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:871    .text.DFU_Upload:000000e8 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:876    .text.DFU_GetStatus:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:882    .text.DFU_GetStatus:00000000 DFU_GetStatus
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1023   .text.DFU_GetStatus:000000dc $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1028   .text.DFU_GetState:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1034   .text.DFU_GetState:00000000 DFU_GetState
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1061   .text.DFU_Download:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1067   .text.DFU_Download:00000000 DFU_Download
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1156   .text.DFU_Detach:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1162   .text.DFU_Detach:00000000 DFU_Detach
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1243   .text.DFU_Detach:00000068 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1248   .text.USBD_DFU_Setup:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1254   .text.USBD_DFU_Setup:00000000 USBD_DFU_Setup
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1282   .text.USBD_DFU_Setup:0000001c $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1451   .text.USBD_DFU_Setup:000000c0 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1456   .text.USBD_DFU_DeInit:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1462   .text.USBD_DFU_DeInit:00000000 USBD_DFU_DeInit
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1524   .text.USBD_DFU_Init:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1530   .text.USBD_DFU_Init:00000000 USBD_DFU_Init
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1602   .text.USBD_DFU_Init:00000060 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1607   .text.USBD_DFU_RegisterMedia:00000000 $t
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1614   .text.USBD_DFU_RegisterMedia:00000000 USBD_DFU_RegisterMedia
ARM GAS  C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s 			page 95


C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1646   .data.USBD_DFU:00000000 USBD_DFU
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1636   .bss.USBD_StrDesc.9771:00000000 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1640   .bss.USBD_StrDesc.9771:00000000 USBD_StrDesc.9771
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1643   .data.USBD_DFU:00000000 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1663   .data.USBD_DFU_CfgDesc:00000000 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1667   .data.USBD_DFU_CfgDesc:00000000 USBD_DFU_CfgDesc
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1696   .data.USBD_DFU_DeviceQualifierDesc:00000000 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1700   .data.USBD_DFU_DeviceQualifierDesc:00000000 USBD_DFU_DeviceQualifierDesc
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1289   .text.USBD_DFU_Setup:00000023 $d
C:\Users\ZHENGY~1\AppData\Local\Temp\ccFg2xrm.s:1289   .text.USBD_DFU_Setup:00000024 $t

UNDEFINED SYMBOLS
USBD_GetString
USBD_Stop
USBD_CtlError
USBD_CtlSendData
USBD_CtlPrepareRx
HAL_Delay
USBD_Start
free
malloc
