
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= FU.OutID1=>A_EX.In                                      Premise(F6)
	S9= FU.OutID2=>B_EX.In                                      Premise(F7)
	S10= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F8)
	S11= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F9)
	S12= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F10)
	S13= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F11)
	S14= FU.Bub_ID=>CU_ID.Bub                                   Premise(F12)
	S15= FU.Halt_ID=>CU_ID.Halt                                 Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S18= FU.Bub_IF=>CU_IF.Bub                                   Premise(F16)
	S19= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F18)
	S21= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F22)
	S25= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F23)
	S26= ICache.Hit=>FU.ICacheHit                               Premise(F24)
	S27= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F25)
	S28= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F26)
	S29= IR_ID.Out=>FU.IR_ID                                    Premise(F27)
	S30= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F28)
	S31= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F29)
	S32= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F30)
	S33= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F31)
	S34= GPR.Rdata1=>FU.InID1                                   Premise(F32)
	S35= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F33)
	S36= GPR.Rdata2=>FU.InID2                                   Premise(F34)
	S37= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F35)
	S38= IR_ID.Out25_21=>GPR.RReg1                              Premise(F36)
	S39= IR_ID.Out20_16=>GPR.RReg2                              Premise(F37)
	S40= IMMU.Addr=>IAddrReg.In                                 Premise(F38)
	S41= PC.Out=>ICache.IEA                                     Premise(F39)
	S42= ICache.IEA=addr                                        Path(S5,S41)
	S43= ICache.Hit=ICacheHit(addr)                             ICache-Search(S42)
	S44= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S42,S3)
	S45= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S43,S20)
	S46= FU.ICacheHit=ICacheHit(addr)                           Path(S43,S26)
	S47= ICache.Out=>ICacheReg.In                               Premise(F40)
	S48= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S44,S47)
	S49= PC.Out=>IMMU.IEA                                       Premise(F41)
	S50= IMMU.IEA=addr                                          Path(S5,S49)
	S51= CP0.ASID=>IMMU.PID                                     Premise(F42)
	S52= IMMU.PID=pid                                           Path(S4,S51)
	S53= IMMU.Addr={pid,addr}                                   IMMU-Search(S52,S50)
	S54= IAddrReg.In={pid,addr}                                 Path(S53,S40)
	S55= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S52,S50)
	S56= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S55,S21)
	S57= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F43)
	S58= IR_ID.Out=>IR_EX.In                                    Premise(F44)
	S59= ICache.Out=>IR_ID.In                                   Premise(F45)
	S60= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S44,S59)
	S61= ICache.Out=>IR_IMMU.In                                 Premise(F46)
	S62= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S44,S61)
	S63= IR_DMMU2.Out=>IR_WB.In                                 Premise(F47)
	S64= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F48)
	S65= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F49)
	S66= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F50)
	S67= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F51)
	S68= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F52)
	S69= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F53)
	S70= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F54)
	S71= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F55)
	S72= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F56)
	S73= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F57)
	S74= IR_EX.Out31_26=>CU_EX.Op                               Premise(F58)
	S75= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F59)
	S76= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F60)
	S77= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F61)
	S78= IR_ID.Out31_26=>CU_ID.Op                               Premise(F62)
	S79= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F63)
	S80= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F64)
	S81= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F65)
	S82= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F66)
	S83= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F67)
	S84= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F68)
	S85= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F69)
	S86= IR_WB.Out31_26=>CU_WB.Op                               Premise(F70)
	S87= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F71)
	S88= CtrlA_EX=0                                             Premise(F72)
	S89= CtrlB_EX=0                                             Premise(F73)
	S90= CtrlALUOut_MEM=0                                       Premise(F74)
	S91= CtrlALUOut_DMMU1=0                                     Premise(F75)
	S92= CtrlALUOut_DMMU2=0                                     Premise(F76)
	S93= CtrlALUOut_WB=0                                        Premise(F77)
	S94= CtrlA_MEM=0                                            Premise(F78)
	S95= CtrlA_WB=0                                             Premise(F79)
	S96= CtrlB_MEM=0                                            Premise(F80)
	S97= CtrlB_WB=0                                             Premise(F81)
	S98= CtrlICache=0                                           Premise(F82)
	S99= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S98)
	S100= CtrlIMMU=0                                            Premise(F83)
	S101= CtrlIR_DMMU1=0                                        Premise(F84)
	S102= CtrlIR_DMMU2=0                                        Premise(F85)
	S103= CtrlIR_EX=0                                           Premise(F86)
	S104= CtrlIR_ID=1                                           Premise(F87)
	S105= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S60,S104)
	S106= CtrlIR_IMMU=0                                         Premise(F88)
	S107= CtrlIR_MEM=0                                          Premise(F89)
	S108= CtrlIR_WB=0                                           Premise(F90)
	S109= CtrlGPR=0                                             Premise(F91)
	S110= CtrlIAddrReg=0                                        Premise(F92)
	S111= CtrlPC=0                                              Premise(F93)
	S112= CtrlPCInc=1                                           Premise(F94)
	S113= PC[Out]=addr+4                                        PC-Inc(S1,S111,S112)
	S114= PC[CIA]=addr                                          PC-Inc(S1,S111,S112)
	S115= CtrlIMem=0                                            Premise(F95)
	S116= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S115)
	S117= CtrlICacheReg=0                                       Premise(F96)
	S118= CtrlASIDIn=0                                          Premise(F97)
	S119= CtrlCP0=0                                             Premise(F98)
	S120= CP0[ASID]=pid                                         CP0-Hold(S0,S119)
	S121= CtrlEPCIn=0                                           Premise(F99)
	S122= CtrlExCodeIn=0                                        Premise(F100)
	S123= CtrlIRMux=0                                           Premise(F101)
	S124= GPR[rS]=a                                             Premise(F102)
	S125= GPR[rT]=b                                             Premise(F103)

ID	S126= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S105)
	S127= IR_ID.Out31_26=0                                      IR-Out(S105)
	S128= IR_ID.Out25_21=rS                                     IR-Out(S105)
	S129= IR_ID.Out20_16=rT                                     IR-Out(S105)
	S130= IR_ID.Out15_11=rD                                     IR-Out(S105)
	S131= IR_ID.Out10_6=0                                       IR-Out(S105)
	S132= IR_ID.Out5_0=37                                       IR-Out(S105)
	S133= PC.Out=addr+4                                         PC-Out(S113)
	S134= PC.CIA=addr                                           PC-Out(S114)
	S135= PC.CIA31_28=addr[31:28]                               PC-Out(S114)
	S136= CP0.ASID=pid                                          CP0-Read-ASID(S120)
	S137= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F202)
	S138= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F203)
	S139= FU.OutID1=>A_EX.In                                    Premise(F204)
	S140= FU.OutID2=>B_EX.In                                    Premise(F205)
	S141= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F206)
	S142= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F207)
	S143= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F208)
	S144= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F209)
	S145= FU.Bub_ID=>CU_ID.Bub                                  Premise(F210)
	S146= FU.Halt_ID=>CU_ID.Halt                                Premise(F211)
	S147= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F212)
	S148= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F213)
	S149= FU.Bub_IF=>CU_IF.Bub                                  Premise(F214)
	S150= FU.Halt_IF=>CU_IF.Halt                                Premise(F215)
	S151= ICache.Hit=>CU_IF.ICacheHit                           Premise(F216)
	S152= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F217)
	S153= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F218)
	S154= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F219)
	S155= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F220)
	S156= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F221)
	S157= ICache.Hit=>FU.ICacheHit                              Premise(F222)
	S158= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F223)
	S159= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F224)
	S160= IR_ID.Out=>FU.IR_ID                                   Premise(F225)
	S161= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S126,S160)
	S162= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F226)
	S163= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F227)
	S164= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F228)
	S165= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F229)
	S166= GPR.Rdata1=>FU.InID1                                  Premise(F230)
	S167= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F231)
	S168= FU.InID1_RReg=rS                                      Path(S128,S167)
	S169= GPR.Rdata2=>FU.InID2                                  Premise(F232)
	S170= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F233)
	S171= FU.InID2_RReg=rT                                      Path(S129,S170)
	S172= IR_ID.Out25_21=>GPR.RReg1                             Premise(F234)
	S173= GPR.RReg1=rS                                          Path(S128,S172)
	S174= GPR.Rdata1=a                                          GPR-Read(S173,S124)
	S175= FU.InID1=a                                            Path(S174,S166)
	S176= FU.OutID1=FU(a)                                       FU-Forward(S175)
	S177= A_EX.In=FU(a)                                         Path(S176,S139)
	S178= IR_ID.Out20_16=>GPR.RReg2                             Premise(F235)
	S179= GPR.RReg2=rT                                          Path(S129,S178)
	S180= GPR.Rdata2=b                                          GPR-Read(S179,S125)
	S181= FU.InID2=b                                            Path(S180,S169)
	S182= FU.OutID2=FU(b)                                       FU-Forward(S181)
	S183= B_EX.In=FU(b)                                         Path(S182,S140)
	S184= IMMU.Addr=>IAddrReg.In                                Premise(F236)
	S185= PC.Out=>ICache.IEA                                    Premise(F237)
	S186= ICache.IEA=addr+4                                     Path(S133,S185)
	S187= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S186)
	S188= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S187,S151)
	S189= FU.ICacheHit=ICacheHit(addr+4)                        Path(S187,S157)
	S190= ICache.Out=>ICacheReg.In                              Premise(F238)
	S191= PC.Out=>IMMU.IEA                                      Premise(F239)
	S192= IMMU.IEA=addr+4                                       Path(S133,S191)
	S193= CP0.ASID=>IMMU.PID                                    Premise(F240)
	S194= IMMU.PID=pid                                          Path(S136,S193)
	S195= IMMU.Addr={pid,addr+4}                                IMMU-Search(S194,S192)
	S196= IAddrReg.In={pid,addr+4}                              Path(S195,S184)
	S197= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S194,S192)
	S198= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S197,S152)
	S199= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F241)
	S200= IR_ID.Out=>IR_EX.In                                   Premise(F242)
	S201= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S126,S200)
	S202= ICache.Out=>IR_ID.In                                  Premise(F243)
	S203= ICache.Out=>IR_IMMU.In                                Premise(F244)
	S204= IR_DMMU2.Out=>IR_WB.In                                Premise(F245)
	S205= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F246)
	S206= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F247)
	S207= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F248)
	S208= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F249)
	S209= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F250)
	S210= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F251)
	S211= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F252)
	S212= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F253)
	S213= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F254)
	S214= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F255)
	S215= IR_EX.Out31_26=>CU_EX.Op                              Premise(F256)
	S216= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F257)
	S217= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F258)
	S218= CU_ID.IRFunc1=rT                                      Path(S129,S217)
	S219= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F259)
	S220= CU_ID.IRFunc2=rS                                      Path(S128,S219)
	S221= IR_ID.Out31_26=>CU_ID.Op                              Premise(F260)
	S222= CU_ID.Op=0                                            Path(S127,S221)
	S223= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F261)
	S224= CU_ID.IRFunc=37                                       Path(S132,S223)
	S225= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F262)
	S226= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F263)
	S227= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F264)
	S228= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F265)
	S229= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F266)
	S230= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F267)
	S231= IR_WB.Out31_26=>CU_WB.Op                              Premise(F268)
	S232= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F269)
	S233= CtrlA_EX=1                                            Premise(F270)
	S234= [A_EX]=FU(a)                                          A_EX-Write(S177,S233)
	S235= CtrlB_EX=1                                            Premise(F271)
	S236= [B_EX]=FU(b)                                          B_EX-Write(S183,S235)
	S237= CtrlALUOut_MEM=0                                      Premise(F272)
	S238= CtrlALUOut_DMMU1=0                                    Premise(F273)
	S239= CtrlALUOut_DMMU2=0                                    Premise(F274)
	S240= CtrlALUOut_WB=0                                       Premise(F275)
	S241= CtrlA_MEM=0                                           Premise(F276)
	S242= CtrlA_WB=0                                            Premise(F277)
	S243= CtrlB_MEM=0                                           Premise(F278)
	S244= CtrlB_WB=0                                            Premise(F279)
	S245= CtrlICache=0                                          Premise(F280)
	S246= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S99,S245)
	S247= CtrlIMMU=0                                            Premise(F281)
	S248= CtrlIR_DMMU1=0                                        Premise(F282)
	S249= CtrlIR_DMMU2=0                                        Premise(F283)
	S250= CtrlIR_EX=1                                           Premise(F284)
	S251= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S201,S250)
	S252= CtrlIR_ID=0                                           Premise(F285)
	S253= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S105,S252)
	S254= CtrlIR_IMMU=0                                         Premise(F286)
	S255= CtrlIR_MEM=0                                          Premise(F287)
	S256= CtrlIR_WB=0                                           Premise(F288)
	S257= CtrlGPR=0                                             Premise(F289)
	S258= GPR[rS]=a                                             GPR-Hold(S124,S257)
	S259= GPR[rT]=b                                             GPR-Hold(S125,S257)
	S260= CtrlIAddrReg=0                                        Premise(F290)
	S261= CtrlPC=0                                              Premise(F291)
	S262= CtrlPCInc=0                                           Premise(F292)
	S263= PC[CIA]=addr                                          PC-Hold(S114,S262)
	S264= PC[Out]=addr+4                                        PC-Hold(S113,S261,S262)
	S265= CtrlIMem=0                                            Premise(F293)
	S266= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S116,S265)
	S267= CtrlICacheReg=0                                       Premise(F294)
	S268= CtrlASIDIn=0                                          Premise(F295)
	S269= CtrlCP0=0                                             Premise(F296)
	S270= CP0[ASID]=pid                                         CP0-Hold(S120,S269)
	S271= CtrlEPCIn=0                                           Premise(F297)
	S272= CtrlExCodeIn=0                                        Premise(F298)
	S273= CtrlIRMux=0                                           Premise(F299)

EX	S274= A_EX.Out=FU(a)                                        A_EX-Out(S234)
	S275= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S234)
	S276= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S234)
	S277= B_EX.Out=FU(b)                                        B_EX-Out(S236)
	S278= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S236)
	S279= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S236)
	S280= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S251)
	S281= IR_EX.Out31_26=0                                      IR_EX-Out(S251)
	S282= IR_EX.Out25_21=rS                                     IR_EX-Out(S251)
	S283= IR_EX.Out20_16=rT                                     IR_EX-Out(S251)
	S284= IR_EX.Out15_11=rD                                     IR_EX-Out(S251)
	S285= IR_EX.Out10_6=0                                       IR_EX-Out(S251)
	S286= IR_EX.Out5_0=37                                       IR_EX-Out(S251)
	S287= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S253)
	S288= IR_ID.Out31_26=0                                      IR-Out(S253)
	S289= IR_ID.Out25_21=rS                                     IR-Out(S253)
	S290= IR_ID.Out20_16=rT                                     IR-Out(S253)
	S291= IR_ID.Out15_11=rD                                     IR-Out(S253)
	S292= IR_ID.Out10_6=0                                       IR-Out(S253)
	S293= IR_ID.Out5_0=37                                       IR-Out(S253)
	S294= PC.CIA=addr                                           PC-Out(S263)
	S295= PC.CIA31_28=addr[31:28]                               PC-Out(S263)
	S296= PC.Out=addr+4                                         PC-Out(S264)
	S297= CP0.ASID=pid                                          CP0-Read-ASID(S270)
	S298= ALU.Func=6'b000001                                    Premise(F300)
	S299= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F301)
	S300= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F302)
	S301= FU.OutID1=>A_EX.In                                    Premise(F303)
	S302= FU.OutID2=>B_EX.In                                    Premise(F304)
	S303= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F305)
	S304= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F306)
	S305= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F307)
	S306= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F308)
	S307= FU.Bub_ID=>CU_ID.Bub                                  Premise(F309)
	S308= FU.Halt_ID=>CU_ID.Halt                                Premise(F310)
	S309= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F311)
	S310= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F312)
	S311= FU.Bub_IF=>CU_IF.Bub                                  Premise(F313)
	S312= FU.Halt_IF=>CU_IF.Halt                                Premise(F314)
	S313= ICache.Hit=>CU_IF.ICacheHit                           Premise(F315)
	S314= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F316)
	S315= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F317)
	S316= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F318)
	S317= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F319)
	S318= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F320)
	S319= ICache.Hit=>FU.ICacheHit                              Premise(F321)
	S320= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F322)
	S321= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F323)
	S322= IR_ID.Out=>FU.IR_ID                                   Premise(F324)
	S323= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S287,S322)
	S324= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F325)
	S325= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F326)
	S326= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F327)
	S327= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F328)
	S328= GPR.Rdata1=>FU.InID1                                  Premise(F329)
	S329= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F330)
	S330= FU.InID1_RReg=rS                                      Path(S289,S329)
	S331= GPR.Rdata2=>FU.InID2                                  Premise(F331)
	S332= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F332)
	S333= FU.InID2_RReg=rT                                      Path(S290,S332)
	S334= IR_ID.Out25_21=>GPR.RReg1                             Premise(F333)
	S335= GPR.RReg1=rS                                          Path(S289,S334)
	S336= GPR.Rdata1=a                                          GPR-Read(S335,S258)
	S337= FU.InID1=a                                            Path(S336,S328)
	S338= FU.OutID1=FU(a)                                       FU-Forward(S337)
	S339= A_EX.In=FU(a)                                         Path(S338,S301)
	S340= IR_ID.Out20_16=>GPR.RReg2                             Premise(F334)
	S341= GPR.RReg2=rT                                          Path(S290,S340)
	S342= GPR.Rdata2=b                                          GPR-Read(S341,S259)
	S343= FU.InID2=b                                            Path(S342,S331)
	S344= FU.OutID2=FU(b)                                       FU-Forward(S343)
	S345= B_EX.In=FU(b)                                         Path(S344,S302)
	S346= IMMU.Addr=>IAddrReg.In                                Premise(F335)
	S347= PC.Out=>ICache.IEA                                    Premise(F336)
	S348= ICache.IEA=addr+4                                     Path(S296,S347)
	S349= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S348)
	S350= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S349,S313)
	S351= FU.ICacheHit=ICacheHit(addr+4)                        Path(S349,S319)
	S352= ICache.Out=>ICacheReg.In                              Premise(F337)
	S353= PC.Out=>IMMU.IEA                                      Premise(F338)
	S354= IMMU.IEA=addr+4                                       Path(S296,S353)
	S355= CP0.ASID=>IMMU.PID                                    Premise(F339)
	S356= IMMU.PID=pid                                          Path(S297,S355)
	S357= IMMU.Addr={pid,addr+4}                                IMMU-Search(S356,S354)
	S358= IAddrReg.In={pid,addr+4}                              Path(S357,S346)
	S359= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S356,S354)
	S360= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S359,S314)
	S361= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F340)
	S362= IR_ID.Out=>IR_EX.In                                   Premise(F341)
	S363= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S287,S362)
	S364= ICache.Out=>IR_ID.In                                  Premise(F342)
	S365= ICache.Out=>IR_IMMU.In                                Premise(F343)
	S366= IR_DMMU2.Out=>IR_WB.In                                Premise(F344)
	S367= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F345)
	S368= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F346)
	S369= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F347)
	S370= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F348)
	S371= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F349)
	S372= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F350)
	S373= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F351)
	S374= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F352)
	S375= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F353)
	S376= CU_EX.IRFunc1=rT                                      Path(S283,S375)
	S377= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F354)
	S378= CU_EX.IRFunc2=rS                                      Path(S282,S377)
	S379= IR_EX.Out31_26=>CU_EX.Op                              Premise(F355)
	S380= CU_EX.Op=0                                            Path(S281,S379)
	S381= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F356)
	S382= CU_EX.IRFunc=37                                       Path(S286,S381)
	S383= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F357)
	S384= CU_ID.IRFunc1=rT                                      Path(S290,S383)
	S385= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F358)
	S386= CU_ID.IRFunc2=rS                                      Path(S289,S385)
	S387= IR_ID.Out31_26=>CU_ID.Op                              Premise(F359)
	S388= CU_ID.Op=0                                            Path(S288,S387)
	S389= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F360)
	S390= CU_ID.IRFunc=37                                       Path(S293,S389)
	S391= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F361)
	S392= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F362)
	S393= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F363)
	S394= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F364)
	S395= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F365)
	S396= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F366)
	S397= IR_WB.Out31_26=>CU_WB.Op                              Premise(F367)
	S398= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F368)
	S399= CtrlA_EX=0                                            Premise(F369)
	S400= [A_EX]=FU(a)                                          A_EX-Hold(S234,S399)
	S401= CtrlB_EX=0                                            Premise(F370)
	S402= [B_EX]=FU(b)                                          B_EX-Hold(S236,S401)
	S403= CtrlALUOut_MEM=1                                      Premise(F371)
	S404= CtrlALUOut_DMMU1=0                                    Premise(F372)
	S405= CtrlALUOut_DMMU2=0                                    Premise(F373)
	S406= CtrlALUOut_WB=0                                       Premise(F374)
	S407= CtrlA_MEM=0                                           Premise(F375)
	S408= CtrlA_WB=0                                            Premise(F376)
	S409= CtrlB_MEM=0                                           Premise(F377)
	S410= CtrlB_WB=0                                            Premise(F378)
	S411= CtrlICache=0                                          Premise(F379)
	S412= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S246,S411)
	S413= CtrlIMMU=0                                            Premise(F380)
	S414= CtrlIR_DMMU1=0                                        Premise(F381)
	S415= CtrlIR_DMMU2=0                                        Premise(F382)
	S416= CtrlIR_EX=0                                           Premise(F383)
	S417= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S251,S416)
	S418= CtrlIR_ID=0                                           Premise(F384)
	S419= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S253,S418)
	S420= CtrlIR_IMMU=0                                         Premise(F385)
	S421= CtrlIR_MEM=1                                          Premise(F386)
	S422= CtrlIR_WB=0                                           Premise(F387)
	S423= CtrlGPR=0                                             Premise(F388)
	S424= GPR[rS]=a                                             GPR-Hold(S258,S423)
	S425= GPR[rT]=b                                             GPR-Hold(S259,S423)
	S426= CtrlIAddrReg=0                                        Premise(F389)
	S427= CtrlPC=0                                              Premise(F390)
	S428= CtrlPCInc=0                                           Premise(F391)
	S429= PC[CIA]=addr                                          PC-Hold(S263,S428)
	S430= PC[Out]=addr+4                                        PC-Hold(S264,S427,S428)
	S431= CtrlIMem=0                                            Premise(F392)
	S432= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S266,S431)
	S433= CtrlICacheReg=0                                       Premise(F393)
	S434= CtrlASIDIn=0                                          Premise(F394)
	S435= CtrlCP0=0                                             Premise(F395)
	S436= CP0[ASID]=pid                                         CP0-Hold(S270,S435)
	S437= CtrlEPCIn=0                                           Premise(F396)
	S438= CtrlExCodeIn=0                                        Premise(F397)
	S439= CtrlIRMux=0                                           Premise(F398)

MEM	S440= A_EX.Out=FU(a)                                        A_EX-Out(S400)
	S441= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S400)
	S442= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S400)
	S443= B_EX.Out=FU(b)                                        B_EX-Out(S402)
	S444= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S402)
	S445= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S402)
	S446= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S417)
	S447= IR_EX.Out31_26=0                                      IR_EX-Out(S417)
	S448= IR_EX.Out25_21=rS                                     IR_EX-Out(S417)
	S449= IR_EX.Out20_16=rT                                     IR_EX-Out(S417)
	S450= IR_EX.Out15_11=rD                                     IR_EX-Out(S417)
	S451= IR_EX.Out10_6=0                                       IR_EX-Out(S417)
	S452= IR_EX.Out5_0=37                                       IR_EX-Out(S417)
	S453= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S419)
	S454= IR_ID.Out31_26=0                                      IR-Out(S419)
	S455= IR_ID.Out25_21=rS                                     IR-Out(S419)
	S456= IR_ID.Out20_16=rT                                     IR-Out(S419)
	S457= IR_ID.Out15_11=rD                                     IR-Out(S419)
	S458= IR_ID.Out10_6=0                                       IR-Out(S419)
	S459= IR_ID.Out5_0=37                                       IR-Out(S419)
	S460= PC.CIA=addr                                           PC-Out(S429)
	S461= PC.CIA31_28=addr[31:28]                               PC-Out(S429)
	S462= PC.Out=addr+4                                         PC-Out(S430)
	S463= CP0.ASID=pid                                          CP0-Read-ASID(S436)
	S464= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F399)
	S465= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F400)
	S466= FU.OutID1=>A_EX.In                                    Premise(F401)
	S467= FU.OutID2=>B_EX.In                                    Premise(F402)
	S468= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F403)
	S469= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F404)
	S470= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F405)
	S471= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F406)
	S472= FU.Bub_ID=>CU_ID.Bub                                  Premise(F407)
	S473= FU.Halt_ID=>CU_ID.Halt                                Premise(F408)
	S474= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F409)
	S475= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F410)
	S476= FU.Bub_IF=>CU_IF.Bub                                  Premise(F411)
	S477= FU.Halt_IF=>CU_IF.Halt                                Premise(F412)
	S478= ICache.Hit=>CU_IF.ICacheHit                           Premise(F413)
	S479= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F414)
	S480= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F415)
	S481= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F416)
	S482= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F417)
	S483= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F418)
	S484= ICache.Hit=>FU.ICacheHit                              Premise(F419)
	S485= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F420)
	S486= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F421)
	S487= IR_ID.Out=>FU.IR_ID                                   Premise(F422)
	S488= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S453,S487)
	S489= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F423)
	S490= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F424)
	S491= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F425)
	S492= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F426)
	S493= GPR.Rdata1=>FU.InID1                                  Premise(F427)
	S494= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F428)
	S495= FU.InID1_RReg=rS                                      Path(S455,S494)
	S496= GPR.Rdata2=>FU.InID2                                  Premise(F429)
	S497= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F430)
	S498= FU.InID2_RReg=rT                                      Path(S456,S497)
	S499= IR_ID.Out25_21=>GPR.RReg1                             Premise(F431)
	S500= GPR.RReg1=rS                                          Path(S455,S499)
	S501= GPR.Rdata1=a                                          GPR-Read(S500,S424)
	S502= FU.InID1=a                                            Path(S501,S493)
	S503= FU.OutID1=FU(a)                                       FU-Forward(S502)
	S504= A_EX.In=FU(a)                                         Path(S503,S466)
	S505= IR_ID.Out20_16=>GPR.RReg2                             Premise(F432)
	S506= GPR.RReg2=rT                                          Path(S456,S505)
	S507= GPR.Rdata2=b                                          GPR-Read(S506,S425)
	S508= FU.InID2=b                                            Path(S507,S496)
	S509= FU.OutID2=FU(b)                                       FU-Forward(S508)
	S510= B_EX.In=FU(b)                                         Path(S509,S467)
	S511= IMMU.Addr=>IAddrReg.In                                Premise(F433)
	S512= PC.Out=>ICache.IEA                                    Premise(F434)
	S513= ICache.IEA=addr+4                                     Path(S462,S512)
	S514= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S513)
	S515= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S514,S478)
	S516= FU.ICacheHit=ICacheHit(addr+4)                        Path(S514,S484)
	S517= ICache.Out=>ICacheReg.In                              Premise(F435)
	S518= PC.Out=>IMMU.IEA                                      Premise(F436)
	S519= IMMU.IEA=addr+4                                       Path(S462,S518)
	S520= CP0.ASID=>IMMU.PID                                    Premise(F437)
	S521= IMMU.PID=pid                                          Path(S463,S520)
	S522= IMMU.Addr={pid,addr+4}                                IMMU-Search(S521,S519)
	S523= IAddrReg.In={pid,addr+4}                              Path(S522,S511)
	S524= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S521,S519)
	S525= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S524,S479)
	S526= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F438)
	S527= IR_ID.Out=>IR_EX.In                                   Premise(F439)
	S528= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S453,S527)
	S529= ICache.Out=>IR_ID.In                                  Premise(F440)
	S530= ICache.Out=>IR_IMMU.In                                Premise(F441)
	S531= IR_DMMU2.Out=>IR_WB.In                                Premise(F442)
	S532= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F443)
	S533= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F444)
	S534= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F445)
	S535= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F446)
	S536= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F447)
	S537= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F448)
	S538= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F449)
	S539= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F450)
	S540= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F451)
	S541= CU_EX.IRFunc1=rT                                      Path(S449,S540)
	S542= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F452)
	S543= CU_EX.IRFunc2=rS                                      Path(S448,S542)
	S544= IR_EX.Out31_26=>CU_EX.Op                              Premise(F453)
	S545= CU_EX.Op=0                                            Path(S447,S544)
	S546= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F454)
	S547= CU_EX.IRFunc=37                                       Path(S452,S546)
	S548= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F455)
	S549= CU_ID.IRFunc1=rT                                      Path(S456,S548)
	S550= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F456)
	S551= CU_ID.IRFunc2=rS                                      Path(S455,S550)
	S552= IR_ID.Out31_26=>CU_ID.Op                              Premise(F457)
	S553= CU_ID.Op=0                                            Path(S454,S552)
	S554= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F458)
	S555= CU_ID.IRFunc=37                                       Path(S459,S554)
	S556= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F459)
	S557= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F460)
	S558= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F461)
	S559= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F462)
	S560= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F463)
	S561= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F464)
	S562= IR_WB.Out31_26=>CU_WB.Op                              Premise(F465)
	S563= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F466)
	S564= CtrlA_EX=0                                            Premise(F467)
	S565= [A_EX]=FU(a)                                          A_EX-Hold(S400,S564)
	S566= CtrlB_EX=0                                            Premise(F468)
	S567= [B_EX]=FU(b)                                          B_EX-Hold(S402,S566)
	S568= CtrlALUOut_MEM=0                                      Premise(F469)
	S569= CtrlALUOut_DMMU1=1                                    Premise(F470)
	S570= CtrlALUOut_DMMU2=0                                    Premise(F471)
	S571= CtrlALUOut_WB=1                                       Premise(F472)
	S572= CtrlA_MEM=0                                           Premise(F473)
	S573= CtrlA_WB=1                                            Premise(F474)
	S574= CtrlB_MEM=0                                           Premise(F475)
	S575= CtrlB_WB=1                                            Premise(F476)
	S576= CtrlICache=0                                          Premise(F477)
	S577= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S412,S576)
	S578= CtrlIMMU=0                                            Premise(F478)
	S579= CtrlIR_DMMU1=1                                        Premise(F479)
	S580= CtrlIR_DMMU2=0                                        Premise(F480)
	S581= CtrlIR_EX=0                                           Premise(F481)
	S582= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S417,S581)
	S583= CtrlIR_ID=0                                           Premise(F482)
	S584= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S419,S583)
	S585= CtrlIR_IMMU=0                                         Premise(F483)
	S586= CtrlIR_MEM=0                                          Premise(F484)
	S587= CtrlIR_WB=1                                           Premise(F485)
	S588= CtrlGPR=0                                             Premise(F486)
	S589= GPR[rS]=a                                             GPR-Hold(S424,S588)
	S590= GPR[rT]=b                                             GPR-Hold(S425,S588)
	S591= CtrlIAddrReg=0                                        Premise(F487)
	S592= CtrlPC=0                                              Premise(F488)
	S593= CtrlPCInc=0                                           Premise(F489)
	S594= PC[CIA]=addr                                          PC-Hold(S429,S593)
	S595= PC[Out]=addr+4                                        PC-Hold(S430,S592,S593)
	S596= CtrlIMem=0                                            Premise(F490)
	S597= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S432,S596)
	S598= CtrlICacheReg=0                                       Premise(F491)
	S599= CtrlASIDIn=0                                          Premise(F492)
	S600= CtrlCP0=0                                             Premise(F493)
	S601= CP0[ASID]=pid                                         CP0-Hold(S436,S600)
	S602= CtrlEPCIn=0                                           Premise(F494)
	S603= CtrlExCodeIn=0                                        Premise(F495)
	S604= CtrlIRMux=0                                           Premise(F496)

WB	S605= A_EX.Out=FU(a)                                        A_EX-Out(S565)
	S606= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S565)
	S607= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S565)
	S608= B_EX.Out=FU(b)                                        B_EX-Out(S567)
	S609= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S567)
	S610= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S567)
	S611= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S582)
	S612= IR_EX.Out31_26=0                                      IR_EX-Out(S582)
	S613= IR_EX.Out25_21=rS                                     IR_EX-Out(S582)
	S614= IR_EX.Out20_16=rT                                     IR_EX-Out(S582)
	S615= IR_EX.Out15_11=rD                                     IR_EX-Out(S582)
	S616= IR_EX.Out10_6=0                                       IR_EX-Out(S582)
	S617= IR_EX.Out5_0=37                                       IR_EX-Out(S582)
	S618= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S584)
	S619= IR_ID.Out31_26=0                                      IR-Out(S584)
	S620= IR_ID.Out25_21=rS                                     IR-Out(S584)
	S621= IR_ID.Out20_16=rT                                     IR-Out(S584)
	S622= IR_ID.Out15_11=rD                                     IR-Out(S584)
	S623= IR_ID.Out10_6=0                                       IR-Out(S584)
	S624= IR_ID.Out5_0=37                                       IR-Out(S584)
	S625= PC.CIA=addr                                           PC-Out(S594)
	S626= PC.CIA31_28=addr[31:28]                               PC-Out(S594)
	S627= PC.Out=addr+4                                         PC-Out(S595)
	S628= CP0.ASID=pid                                          CP0-Read-ASID(S601)
	S629= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F693)
	S630= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F694)
	S631= FU.OutID1=>A_EX.In                                    Premise(F695)
	S632= FU.OutID2=>B_EX.In                                    Premise(F696)
	S633= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F697)
	S634= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F698)
	S635= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F699)
	S636= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F700)
	S637= FU.Bub_ID=>CU_ID.Bub                                  Premise(F701)
	S638= FU.Halt_ID=>CU_ID.Halt                                Premise(F702)
	S639= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F703)
	S640= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F704)
	S641= FU.Bub_IF=>CU_IF.Bub                                  Premise(F705)
	S642= FU.Halt_IF=>CU_IF.Halt                                Premise(F706)
	S643= ICache.Hit=>CU_IF.ICacheHit                           Premise(F707)
	S644= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F708)
	S645= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F709)
	S646= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F710)
	S647= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F711)
	S648= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F712)
	S649= ICache.Hit=>FU.ICacheHit                              Premise(F713)
	S650= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F714)
	S651= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F715)
	S652= IR_ID.Out=>FU.IR_ID                                   Premise(F716)
	S653= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S618,S652)
	S654= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F717)
	S655= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F718)
	S656= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F719)
	S657= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F720)
	S658= GPR.Rdata1=>FU.InID1                                  Premise(F721)
	S659= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F722)
	S660= FU.InID1_RReg=rS                                      Path(S620,S659)
	S661= GPR.Rdata2=>FU.InID2                                  Premise(F723)
	S662= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F724)
	S663= FU.InID2_RReg=rT                                      Path(S621,S662)
	S664= IR_ID.Out25_21=>GPR.RReg1                             Premise(F725)
	S665= GPR.RReg1=rS                                          Path(S620,S664)
	S666= GPR.Rdata1=a                                          GPR-Read(S665,S589)
	S667= FU.InID1=a                                            Path(S666,S658)
	S668= FU.OutID1=FU(a)                                       FU-Forward(S667)
	S669= A_EX.In=FU(a)                                         Path(S668,S631)
	S670= IR_ID.Out20_16=>GPR.RReg2                             Premise(F726)
	S671= GPR.RReg2=rT                                          Path(S621,S670)
	S672= GPR.Rdata2=b                                          GPR-Read(S671,S590)
	S673= FU.InID2=b                                            Path(S672,S661)
	S674= FU.OutID2=FU(b)                                       FU-Forward(S673)
	S675= B_EX.In=FU(b)                                         Path(S674,S632)
	S676= IMMU.Addr=>IAddrReg.In                                Premise(F727)
	S677= PC.Out=>ICache.IEA                                    Premise(F728)
	S678= ICache.IEA=addr+4                                     Path(S627,S677)
	S679= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S678)
	S680= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S679,S643)
	S681= FU.ICacheHit=ICacheHit(addr+4)                        Path(S679,S649)
	S682= ICache.Out=>ICacheReg.In                              Premise(F729)
	S683= PC.Out=>IMMU.IEA                                      Premise(F730)
	S684= IMMU.IEA=addr+4                                       Path(S627,S683)
	S685= CP0.ASID=>IMMU.PID                                    Premise(F731)
	S686= IMMU.PID=pid                                          Path(S628,S685)
	S687= IMMU.Addr={pid,addr+4}                                IMMU-Search(S686,S684)
	S688= IAddrReg.In={pid,addr+4}                              Path(S687,S676)
	S689= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S686,S684)
	S690= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S689,S644)
	S691= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F732)
	S692= IR_ID.Out=>IR_EX.In                                   Premise(F733)
	S693= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S618,S692)
	S694= ICache.Out=>IR_ID.In                                  Premise(F734)
	S695= ICache.Out=>IR_IMMU.In                                Premise(F735)
	S696= IR_DMMU2.Out=>IR_WB.In                                Premise(F736)
	S697= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F737)
	S698= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F738)
	S699= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F739)
	S700= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F740)
	S701= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F741)
	S702= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F742)
	S703= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F743)
	S704= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F744)
	S705= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F745)
	S706= CU_EX.IRFunc1=rT                                      Path(S614,S705)
	S707= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F746)
	S708= CU_EX.IRFunc2=rS                                      Path(S613,S707)
	S709= IR_EX.Out31_26=>CU_EX.Op                              Premise(F747)
	S710= CU_EX.Op=0                                            Path(S612,S709)
	S711= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F748)
	S712= CU_EX.IRFunc=37                                       Path(S617,S711)
	S713= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F749)
	S714= CU_ID.IRFunc1=rT                                      Path(S621,S713)
	S715= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F750)
	S716= CU_ID.IRFunc2=rS                                      Path(S620,S715)
	S717= IR_ID.Out31_26=>CU_ID.Op                              Premise(F751)
	S718= CU_ID.Op=0                                            Path(S619,S717)
	S719= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F752)
	S720= CU_ID.IRFunc=37                                       Path(S624,S719)
	S721= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F753)
	S722= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F754)
	S723= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F755)
	S724= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F756)
	S725= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F757)
	S726= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F758)
	S727= IR_WB.Out31_26=>CU_WB.Op                              Premise(F759)
	S728= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F760)
	S729= CtrlA_EX=0                                            Premise(F761)
	S730= [A_EX]=FU(a)                                          A_EX-Hold(S565,S729)
	S731= CtrlB_EX=0                                            Premise(F762)
	S732= [B_EX]=FU(b)                                          B_EX-Hold(S567,S731)
	S733= CtrlALUOut_MEM=0                                      Premise(F763)
	S734= CtrlALUOut_DMMU1=0                                    Premise(F764)
	S735= CtrlALUOut_DMMU2=0                                    Premise(F765)
	S736= CtrlALUOut_WB=0                                       Premise(F766)
	S737= CtrlA_MEM=0                                           Premise(F767)
	S738= CtrlA_WB=0                                            Premise(F768)
	S739= CtrlB_MEM=0                                           Premise(F769)
	S740= CtrlB_WB=0                                            Premise(F770)
	S741= CtrlICache=0                                          Premise(F771)
	S742= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S577,S741)
	S743= CtrlIMMU=0                                            Premise(F772)
	S744= CtrlIR_DMMU1=0                                        Premise(F773)
	S745= CtrlIR_DMMU2=0                                        Premise(F774)
	S746= CtrlIR_EX=0                                           Premise(F775)
	S747= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S582,S746)
	S748= CtrlIR_ID=0                                           Premise(F776)
	S749= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S584,S748)
	S750= CtrlIR_IMMU=0                                         Premise(F777)
	S751= CtrlIR_MEM=0                                          Premise(F778)
	S752= CtrlIR_WB=0                                           Premise(F779)
	S753= CtrlGPR=1                                             Premise(F780)
	S754= CtrlIAddrReg=0                                        Premise(F781)
	S755= CtrlPC=0                                              Premise(F782)
	S756= CtrlPCInc=0                                           Premise(F783)
	S757= PC[CIA]=addr                                          PC-Hold(S594,S756)
	S758= PC[Out]=addr+4                                        PC-Hold(S595,S755,S756)
	S759= CtrlIMem=0                                            Premise(F784)
	S760= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S597,S759)
	S761= CtrlICacheReg=0                                       Premise(F785)
	S762= CtrlASIDIn=0                                          Premise(F786)
	S763= CtrlCP0=0                                             Premise(F787)
	S764= CP0[ASID]=pid                                         CP0-Hold(S601,S763)
	S765= CtrlEPCIn=0                                           Premise(F788)
	S766= CtrlExCodeIn=0                                        Premise(F789)
	S767= CtrlIRMux=0                                           Premise(F790)

POST	S730= [A_EX]=FU(a)                                          A_EX-Hold(S565,S729)
	S732= [B_EX]=FU(b)                                          B_EX-Hold(S567,S731)
	S742= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S577,S741)
	S747= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S582,S746)
	S749= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S584,S748)
	S757= PC[CIA]=addr                                          PC-Hold(S594,S756)
	S758= PC[Out]=addr+4                                        PC-Hold(S595,S755,S756)
	S760= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S597,S759)
	S764= CP0[ASID]=pid                                         CP0-Hold(S601,S763)

