// Seed: 2688368834
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
  logic id_8 = -1;
endmodule
module module_1;
  wor id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd51
);
  genvar _id_1;
  supply1 [id_1 : -1] id_2;
  assign id_2 = -1;
  wire id_3;
  parameter id_4 = 1;
  wire id_5;
  ;
  assign id_2 = 1;
  tri1 id_6, id_7 = 1'd0 == id_3;
  wire id_8;
  ;
endmodule
