# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:47 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs_valid

.latch        n66 Memory[0][0]  2
.latch        n71 Memory[0][1]  2
.latch        n76 Memory[0][2]  2
.latch        n81 Memory[0][3]  2
.latch        n86 Memory[0][4]  2
.latch        n91 Memory[0][5]  2
.latch        n96 Memory[0][6]  2
.latch       n101 Memory[0][7]  2
.latch       n106 Memory[0][8]  2
.latch       n111 Memory[0][9]  2
.latch       n116 Memory[0][10]  2
.latch       n121 Memory[0][11]  2
.latch       n126 Memory[0][12]  2
.latch       n131 Memory[1][0]  2
.latch       n136 Memory[1][1]  2
.latch       n141 Memory[1][2]  2
.latch       n146 Memory[1][3]  2
.latch       n151 Memory[1][4]  2
.latch       n156 Memory[1][5]  2
.latch       n161 Memory[1][6]  2
.latch       n166 Memory[1][7]  2
.latch       n171 Memory[1][8]  2
.latch       n176 Memory[1][9]  2
.latch       n181 Memory[1][10]  2
.latch       n186 Memory[1][11]  2
.latch       n191 Memory[1][12]  2
.latch       n196 control.valid_reg[0]  2
.latch       n201 control.valid_reg[1]  2

.names outs_ready control.valid_reg[1] ins_ready
01 0
.names Memory[0][0] ins_ready new_n118
10 1
.names ins[0] ins_ready new_n119
11 1
.names new_n118 new_n119 n66
00 0
.names Memory[0][1] ins_ready new_n121_1
10 1
.names ins[1] ins_ready new_n122
11 1
.names new_n121_1 new_n122 n71
00 0
.names Memory[0][2] ins_ready new_n124
10 1
.names ins[2] ins_ready new_n125
11 1
.names new_n124 new_n125 n76
00 0
.names Memory[0][3] ins_ready new_n127
10 1
.names ins[3] ins_ready new_n128
11 1
.names new_n127 new_n128 n81
00 0
.names Memory[0][4] ins_ready new_n130
10 1
.names ins[4] ins_ready new_n131_1
11 1
.names new_n130 new_n131_1 n86
00 0
.names Memory[0][5] ins_ready new_n133
10 1
.names ins[5] ins_ready new_n134
11 1
.names new_n133 new_n134 n91
00 0
.names Memory[0][6] ins_ready new_n136_1
10 1
.names ins[6] ins_ready new_n137
11 1
.names new_n136_1 new_n137 n96
00 0
.names Memory[0][7] ins_ready new_n139
10 1
.names ins[7] ins_ready new_n140
11 1
.names new_n139 new_n140 n101
00 0
.names Memory[0][8] ins_ready new_n142
10 1
.names ins[8] ins_ready new_n143
11 1
.names new_n142 new_n143 n106
00 0
.names Memory[0][9] ins_ready new_n145
10 1
.names ins[9] ins_ready new_n146_1
11 1
.names new_n145 new_n146_1 n111
00 0
.names Memory[0][10] ins_ready new_n148
10 1
.names ins[10] ins_ready new_n149
11 1
.names new_n148 new_n149 n116
00 0
.names Memory[0][11] ins_ready new_n151_1
10 1
.names ins[11] ins_ready new_n152
11 1
.names new_n151_1 new_n152 n121
00 0
.names Memory[0][12] ins_ready new_n154
10 1
.names ins[12] ins_ready new_n155
11 1
.names new_n154 new_n155 n126
00 0
.names Memory[1][0] ins_ready new_n157
10 1
.names Memory[0][0] ins_ready new_n158
11 1
.names new_n157 new_n158 n131
00 0
.names Memory[1][1] ins_ready new_n160
10 1
.names Memory[0][1] ins_ready new_n161_1
11 1
.names new_n160 new_n161_1 n136
00 0
.names Memory[1][2] ins_ready new_n163
10 1
.names Memory[0][2] ins_ready new_n164
11 1
.names new_n163 new_n164 n141
00 0
.names Memory[1][3] ins_ready new_n166_1
10 1
.names Memory[0][3] ins_ready new_n167
11 1
.names new_n166_1 new_n167 n146
00 0
.names Memory[1][4] ins_ready new_n169
10 1
.names Memory[0][4] ins_ready new_n170
11 1
.names new_n169 new_n170 n151
00 0
.names Memory[1][5] ins_ready new_n172
10 1
.names Memory[0][5] ins_ready new_n173
11 1
.names new_n172 new_n173 n156
00 0
.names Memory[1][6] ins_ready new_n175
10 1
.names Memory[0][6] ins_ready new_n176_1
11 1
.names new_n175 new_n176_1 n161
00 0
.names Memory[1][7] ins_ready new_n178
10 1
.names Memory[0][7] ins_ready new_n179
11 1
.names new_n178 new_n179 n166
00 0
.names Memory[1][8] ins_ready new_n181_1
10 1
.names Memory[0][8] ins_ready new_n182
11 1
.names new_n181_1 new_n182 n171
00 0
.names Memory[1][9] ins_ready new_n184
10 1
.names Memory[0][9] ins_ready new_n185
11 1
.names new_n184 new_n185 n176
00 0
.names Memory[1][10] ins_ready new_n187
10 1
.names Memory[0][10] ins_ready new_n188
11 1
.names new_n187 new_n188 n181
00 0
.names Memory[1][11] ins_ready new_n190
10 1
.names Memory[0][11] ins_ready new_n191_1
11 1
.names new_n190 new_n191_1 n186
00 0
.names Memory[1][12] ins_ready new_n193
10 1
.names Memory[0][12] ins_ready new_n194
11 1
.names new_n193 new_n194 n191
00 0
.names control.valid_reg[0] ins_ready new_n196_1
10 1
.names ins_valid ins_ready new_n197
11 1
.names new_n196_1 new_n197 new_n198
00 1
.names rst new_n198 n196
00 1
.names control.valid_reg[0] ins_ready new_n200
01 1
.names rst new_n200 n201
00 1
.names Memory[1][0] outs[0]
1 1
.names Memory[1][1] outs[1]
1 1
.names Memory[1][2] outs[2]
1 1
.names Memory[1][3] outs[3]
1 1
.names Memory[1][4] outs[4]
1 1
.names Memory[1][5] outs[5]
1 1
.names Memory[1][6] outs[6]
1 1
.names Memory[1][7] outs[7]
1 1
.names Memory[1][8] outs[8]
1 1
.names Memory[1][9] outs[9]
1 1
.names Memory[1][10] outs[10]
1 1
.names Memory[1][11] outs[11]
1 1
.names Memory[1][12] outs[12]
1 1
.names control.valid_reg[1] outs_valid
1 1
.end
