Analysis & Synthesis report for Motor_Controller_Test
Fri Feb 23 12:09:24 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for averager:ave|altshift_taps:data_rtl_0|shift_taps_k6m:auto_generated|altsyncram_me81:altsyncram2
 15. Parameter Settings for User Entity Instance: uart:on_chip_uart
 16. Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_transmitter:uatransmit
 17. Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_receiver:uareceive
 18. Parameter Settings for User Entity Instance: PWM_Gen:gen1
 19. Parameter Settings for User Entity Instance: PWM_Counter:cnt1
 20. Parameter Settings for User Entity Instance: averager:ave
 21. Parameter Settings for Inferred Entity Instance: averager:ave|altshift_taps:data_rtl_0
 22. altshift_taps Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "averager:ave"
 24. Port Connectivity Checks: "uart:on_chip_uart"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 23 12:09:24 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Motor_Controller_Test                           ;
; Top-level Entity Name              ; Motor_Controller_Test                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 295                                             ;
;     Total combinational functions  ; 277                                             ;
;     Dedicated logic registers      ; 189                                             ;
; Total registers                    ; 189                                             ;
; Total pins                         ; 152                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 496                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                     ; Setting               ; Default Value         ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                     ; EP4CE22F17C6          ;                       ;
; Top-level entity name                                                      ; Motor_Controller_Test ; Motor_Controller_Test ;
; Family name                                                                ; Cyclone IV E          ; Cyclone IV GX         ;
; Use smart compilation                                                      ; Off                   ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                    ;
; Enable compact report table                                                ; Off                   ; Off                   ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                   ;
; Preserve fewer node names                                                  ; On                    ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                   ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto                  ; Auto                  ;
; Safe State Machine                                                         ; Off                   ; Off                   ;
; Extract Verilog State Machines                                             ; On                    ; On                    ;
; Extract VHDL State Machines                                                ; On                    ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                    ;
; Parallel Synthesis                                                         ; On                    ; On                    ;
; DSP Block Balancing                                                        ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                    ; On                    ;
; Power-Up Don't Care                                                        ; On                    ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                 ; On                    ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                   ;
; Optimization Technique                                                     ; Balanced              ; Balanced              ;
; Carry Chain Length                                                         ; 70                    ; 70                    ;
; Auto Carry Chains                                                          ; On                    ; On                    ;
; Auto Open-Drain Pins                                                       ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                   ;
; Auto ROM Replacement                                                       ; On                    ; On                    ;
; Auto RAM Replacement                                                       ; On                    ; On                    ;
; Auto DSP Block Replacement                                                 ; On                    ; On                    ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                    ; On                    ;
; Strict RAM Replacement                                                     ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                   ;
; Auto RAM Block Balancing                                                   ; On                    ; On                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                      ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                    ; On                    ; On                    ;
; Report Parameter Settings                                                  ; On                    ; On                    ;
; Report Source Assignments                                                  ; On                    ; On                    ;
; Report Connectivity Checks                                                 ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                          ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                   ;
; Clock MUX Protection                                                       ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                   ;
; Block Design Naming                                                        ; Auto                  ; Auto                  ;
; SDC constraint protection                                                  ; Off                   ; Off                   ;
; Synthesis Effort                                                           ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                    ;
; Synthesis Seed                                                             ; 1                     ; 1                     ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; motor_controller_test.v          ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Motor_controller_test/motor_controller_test.v ;         ;
; uart.v                           ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Motor_controller_test/uart.v                  ;         ;
; uart_transmitter.v               ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Motor_controller_test/uart_transmitter.v      ;         ;
; util.vh                          ; yes             ; Auto-Found Unspecified File  ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Motor_controller_test/util.vh                 ;         ;
; uart_receiver.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Motor_controller_test/uart_receiver.v         ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; db/shift_taps_k6m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Motor_controller_test/db/shift_taps_k6m.tdf   ;         ;
; db/altsyncram_me81.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Motor_controller_test/db/altsyncram_me81.tdf  ;         ;
; db/cntr_vqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Motor_controller_test/db/cntr_vqf.tdf         ;         ;
; db/cmpr_sgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Motor_controller_test/db/cmpr_sgc.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 295            ;
;                                             ;                ;
; Total combinational functions               ; 277            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 66             ;
;     -- 3 input functions                    ; 39             ;
;     -- <=2 input functions                  ; 172            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 106            ;
;     -- arithmetic mode                      ; 171            ;
;                                             ;                ;
; Total registers                             ; 189            ;
;     -- Dedicated logic registers            ; 189            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 152            ;
; Total memory bits                           ; 496            ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 168            ;
; Total fan-out                               ; 1594           ;
; Average fan-out                             ; 1.82           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; |Motor_Controller_Test                    ; 277 (2)           ; 189 (0)      ; 496         ; 0            ; 0       ; 0         ; 152  ; 0            ; |Motor_Controller_Test                                                                                                   ; work         ;
;    |PWM_Counter:cnt1|                     ; 66 (66)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|PWM_Counter:cnt1                                                                                  ; work         ;
;    |PWM_Gen:gen1|                         ; 61 (61)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|PWM_Gen:gen1                                                                                      ; work         ;
;    |averager:ave|                         ; 88 (73)           ; 50 (44)      ; 496         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|averager:ave                                                                                      ; work         ;
;       |altshift_taps:data_rtl_0|          ; 15 (0)            ; 6 (0)        ; 496         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|averager:ave|altshift_taps:data_rtl_0                                                             ; work         ;
;          |shift_taps_k6m:auto_generated|  ; 15 (0)            ; 6 (0)        ; 496         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|averager:ave|altshift_taps:data_rtl_0|shift_taps_k6m:auto_generated                               ; work         ;
;             |altsyncram_me81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 496         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|averager:ave|altshift_taps:data_rtl_0|shift_taps_k6m:auto_generated|altsyncram_me81:altsyncram2   ; work         ;
;             |cntr_vqf:cntr1|              ; 15 (14)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|averager:ave|altshift_taps:data_rtl_0|shift_taps_k6m:auto_generated|cntr_vqf:cntr1                ; work         ;
;                |cmpr_sgc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|averager:ave|altshift_taps:data_rtl_0|shift_taps_k6m:auto_generated|cntr_vqf:cntr1|cmpr_sgc:cmpr4 ; work         ;
;    |uart:on_chip_uart|                    ; 60 (1)            ; 46 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|uart:on_chip_uart                                                                                 ; work         ;
;       |uart_receiver:uareceive|           ; 27 (27)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|uart:on_chip_uart|uart_receiver:uareceive                                                         ; work         ;
;       |uart_transmitter:uatransmit|       ; 32 (32)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Motor_Controller_Test|uart:on_chip_uart|uart_transmitter:uatransmit                                                     ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; averager:ave|altshift_taps:data_rtl_0|shift_taps_k6m:auto_generated|altsyncram_me81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 62           ; 8            ; 62           ; 8            ; 496  ; None ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+-----------------------------------------------------------+----------------------------------------+
; Register name                                             ; Reason for Removal                     ;
+-----------------------------------------------------------+----------------------------------------+
; uart:on_chip_uart|uart_transmitter:uatransmit|tx_shift[0] ; Stuck at GND due to stuck port data_in ;
; uart:on_chip_uart|uart_receiver:uareceive|has_byte        ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 2                     ;                                        ;
+-----------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 189   ;
; Number of registers using Synchronous Clear  ; 140   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 41    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; uart:on_chip_uart|uart_transmitter:uatransmit|bit_out ; 1       ;
; Total number of inverted registers = 1                ;         ;
+-------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                          ;
+--------------------------------+-------------------------+------------+
; Register Name                  ; Megafunction            ; Type       ;
+--------------------------------+-------------------------+------------+
; averager:ave|data[0..63][0..7] ; averager:ave|data_rtl_0 ; SHIFT_TAPS ;
+--------------------------------+-------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Motor_Controller_Test|PWM_Counter:cnt1|counter[7]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Motor_Controller_Test|uart:on_chip_uart|uart_transmitter:uatransmit|bit_counter[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Motor_Controller_Test|uart:on_chip_uart|uart_receiver:uareceive|bit_counter[1]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for averager:ave|altshift_taps:data_rtl_0|shift_taps_k6m:auto_generated|altsyncram_me81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:on_chip_uart ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                     ;
; BAUD_RATE      ; 9600     ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_transmitter:uatransmit ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                 ;
; BAUD_RATE      ; 9600     ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_receiver:uareceive ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                             ;
; BAUD_RATE      ; 9600     ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM_Gen:gen1 ;
+------------------+-------+--------------------------------+
; Parameter Name   ; Value ; Type                           ;
+------------------+-------+--------------------------------+
; DUTY_MAX         ; 255   ; Signed Integer                 ;
; DUTY_MAX_BITS    ; 8     ; Signed Integer                 ;
; PWM_PERIOD       ; 5     ; Signed Integer                 ;
; CLK_COUNTER_SIZE ; 30    ; Signed Integer                 ;
+------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM_Counter:cnt1 ;
+------------------+-------+------------------------------------+
; Parameter Name   ; Value ; Type                               ;
+------------------+-------+------------------------------------+
; DUTY_MAX         ; 255   ; Signed Integer                     ;
; DUTY_MAX_BITS    ; 8     ; Signed Integer                     ;
; PWM_PERIOD       ; 10000 ; Signed Integer                     ;
; CLK_COUNTER_SIZE ; 30    ; Signed Integer                     ;
; SAMPLE_PERIOD    ; 10000 ; Signed Integer                     ;
+------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: averager:ave ;
+------------------+---------+------------------------------+
; Parameter Name   ; Value   ; Type                         ;
+------------------+---------+------------------------------+
; NUM_BITS         ; 8       ; Signed Integer               ;
; SAMPLES          ; 64      ; Signed Integer               ;
; SAMPLE_BITS      ; 6       ; Signed Integer               ;
; SAMPLE_PERIOD    ; 2500000 ; Signed Integer               ;
; CLK_COUNTER_SIZE ; 30      ; Signed Integer               ;
+------------------+---------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: averager:ave|altshift_taps:data_rtl_0 ;
+----------------+----------------+------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                 ;
+----------------+----------------+------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                              ;
; TAP_DISTANCE   ; 64             ; Untyped                                              ;
; WIDTH          ; 8              ; Untyped                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                              ;
; CBXI_PARAMETER ; shift_taps_k6m ; Untyped                                              ;
+----------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                ;
+----------------------------+---------------------------------------+
; Name                       ; Value                                 ;
+----------------------------+---------------------------------------+
; Number of entity instances ; 1                                     ;
; Entity Instance            ; averager:ave|altshift_taps:data_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                     ;
;     -- TAP_DISTANCE        ; 64                                    ;
;     -- WIDTH               ; 8                                     ;
+----------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "averager:ave"                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; sum_out ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (8 bits) it drives; bit(s) "sum_out[13..8]" have no fanouts ;
; sum_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:on_chip_uart"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Feb 23 12:09:21 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Motor_Controller_Test -c Motor_Controller_Test
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (10191): Verilog HDL Compiler Directive warning at motor_controller_test.v(162): text macro "log2" is undefined
Warning (12125): Using design file motor_controller_test.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: Motor_Controller_Test
    Info (12023): Found entity 2: averager
Info (12127): Elaborating entity "Motor_Controller_Test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at motor_controller_test.v(107): object "pwm_set" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at motor_controller_test.v(114): truncated value with size 8 to match size of target (7)
Warning (10034): Output port "DRAM_ADDR" at motor_controller_test.v(22) has no driver
Warning (10034): Output port "DRAM_BA" at motor_controller_test.v(23) has no driver
Warning (10034): Output port "DRAM_DQM" at motor_controller_test.v(29) has no driver
Warning (10034): Output port "DRAM_CAS_N" at motor_controller_test.v(24) has no driver
Warning (10034): Output port "DRAM_CKE" at motor_controller_test.v(25) has no driver
Warning (10034): Output port "DRAM_CLK" at motor_controller_test.v(26) has no driver
Warning (10034): Output port "DRAM_CS_N" at motor_controller_test.v(27) has no driver
Warning (10034): Output port "DRAM_RAS_N" at motor_controller_test.v(30) has no driver
Warning (10034): Output port "DRAM_WE_N" at motor_controller_test.v(31) has no driver
Warning (10034): Output port "EPCS_ASDO" at motor_controller_test.v(34) has no driver
Warning (10034): Output port "EPCS_DCLK" at motor_controller_test.v(36) has no driver
Warning (10034): Output port "EPCS_NCSO" at motor_controller_test.v(37) has no driver
Warning (10034): Output port "I2C_SCLK" at motor_controller_test.v(40) has no driver
Warning (10034): Output port "ADC_CS_N" at motor_controller_test.v(44) has no driver
Warning (10034): Output port "ADC_SADDR" at motor_controller_test.v(45) has no driver
Warning (10034): Output port "ADC_SCLK" at motor_controller_test.v(46) has no driver
Warning (10335): Unrecognized synthesis attribute "iob" at uart.v(26)
Warning (12125): Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: uart
    Info (12023): Found entity 2: PWM_Gen
    Info (12023): Found entity 3: PWM_Counter
    Info (12023): Found entity 4: PWM_Counter2
Info (12128): Elaborating entity "uart" for hierarchy "uart:on_chip_uart"
Warning (10274): Verilog HDL macro warning at util.vh(38): overriding existing definition for macro "log2", which was defined in "motor_controller_test.v", line 162
Warning (12125): Using design file uart_transmitter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_transmitter
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart:on_chip_uart|uart_transmitter:uatransmit"
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(48): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(58): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(69): truncated value with size 32 to match size of target (1)
Warning (10274): Verilog HDL macro warning at util.vh(38): overriding existing definition for macro "log2", which was defined in "motor_controller_test.v", line 162
Warning (12125): Using design file uart_receiver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_receiver
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart:on_chip_uart|uart_receiver:uareceive"
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(53): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(63): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "PWM_Gen" for hierarchy "PWM_Gen:gen1"
Warning (10230): Verilog HDL assignment warning at uart.v(79): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at uart.v(81): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart.v(82): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "PWM_Counter" for hierarchy "PWM_Counter:cnt1"
Warning (10230): Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "averager" for hierarchy "averager:ave"
Warning (10230): Verilog HDL assignment warning at motor_controller_test.v(177): truncated value with size 14 to match size of target (8)
Warning (10855): Verilog HDL warning at motor_controller_test.v(182): initial value for variable data should be constant
Warning (10230): Verilog HDL assignment warning at motor_controller_test.v(191): truncated value with size 32 to match size of target (30)
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "averager:ave|data_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 64
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "averager:ave|altshift_taps:data_rtl_0"
Info (12133): Instantiated megafunction "averager:ave|altshift_taps:data_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "64"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k6m.tdf
    Info (12023): Found entity 1: shift_taps_k6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_me81.tdf
    Info (12023): Found entity 1: altsyncram_me81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf
    Info (12023): Found entity 1: cntr_vqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIOH0[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIOH0[5]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIOH0[1]" has no driver
    Warning (13040): Bidir "GPIOH0[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "GPIO_2[0]" has no driver
    Warning (13040): Bidir "GPIO_2[1]" has no driver
    Warning (13040): Bidir "GPIO_2[2]" has no driver
    Warning (13040): Bidir "GPIO_2[3]" has no driver
    Warning (13040): Bidir "GPIO_2[4]" has no driver
    Warning (13040): Bidir "GPIO_2[5]" has no driver
    Warning (13040): Bidir "GPIO_2[6]" has no driver
    Warning (13040): Bidir "GPIO_2[7]" has no driver
    Warning (13040): Bidir "GPIO_2[8]" has no driver
    Warning (13040): Bidir "GPIO_2[9]" has no driver
    Warning (13040): Bidir "GPIO_2[10]" has no driver
    Warning (13040): Bidir "GPIO_2[11]" has no driver
    Warning (13040): Bidir "GPIO_2[12]" has no driver
    Warning (13040): Bidir "GPIOH0[2]" has no driver
    Warning (13040): Bidir "GPIOH0[4]" has no driver
    Warning (13040): Bidir "GPIOH0[6]" has no driver
    Warning (13040): Bidir "GPIOH0[7]" has no driver
    Warning (13040): Bidir "GPIOH0[8]" has no driver
    Warning (13040): Bidir "GPIOH0[9]" has no driver
    Warning (13040): Bidir "GPIOH0[10]" has no driver
    Warning (13040): Bidir "GPIOH0[11]" has no driver
    Warning (13040): Bidir "GPIOH0[12]" has no driver
    Warning (13040): Bidir "GPIOH0[13]" has no driver
    Warning (13040): Bidir "GPIOH0[14]" has no driver
    Warning (13040): Bidir "GPIOH0[15]" has no driver
    Warning (13040): Bidir "GPIOH0[16]" has no driver
    Warning (13040): Bidir "GPIOH0[17]" has no driver
    Warning (13040): Bidir "GPIOH0[18]" has no driver
    Warning (13040): Bidir "GPIOH0[19]" has no driver
    Warning (13040): Bidir "GPIOH0[20]" has no driver
    Warning (13040): Bidir "GPIOH0[21]" has no driver
    Warning (13040): Bidir "GPIOH0[22]" has no driver
    Warning (13040): Bidir "GPIOH0[23]" has no driver
    Warning (13040): Bidir "GPIOH0[24]" has no driver
    Warning (13040): Bidir "GPIOH0[25]" has no driver
    Warning (13040): Bidir "GPIOH0[26]" has no driver
    Warning (13040): Bidir "GPIOH0[27]" has no driver
    Warning (13040): Bidir "GPIOH0[28]" has no driver
    Warning (13040): Bidir "GPIOH0[29]" has no driver
    Warning (13040): Bidir "GPIOH0[30]" has no driver
    Warning (13040): Bidir "GPIOH0[31]" has no driver
    Warning (13040): Bidir "GPIOH0[32]" has no driver
    Warning (13040): Bidir "GPIOH0[33]" has no driver
    Warning (13040): Bidir "GPIOH1[0]" has no driver
    Warning (13040): Bidir "GPIOH1[1]" has no driver
    Warning (13040): Bidir "GPIOH1[2]" has no driver
    Warning (13040): Bidir "GPIOH1[3]" has no driver
    Warning (13040): Bidir "GPIOH1[4]" has no driver
    Warning (13040): Bidir "GPIOH1[5]" has no driver
    Warning (13040): Bidir "GPIOH1[6]" has no driver
    Warning (13040): Bidir "GPIOH1[7]" has no driver
    Warning (13040): Bidir "GPIOH1[8]" has no driver
    Warning (13040): Bidir "GPIOH1[9]" has no driver
    Warning (13040): Bidir "GPIOH1[10]" has no driver
    Warning (13040): Bidir "GPIOH1[11]" has no driver
    Warning (13040): Bidir "GPIOH1[12]" has no driver
    Warning (13040): Bidir "GPIOH1[13]" has no driver
    Warning (13040): Bidir "GPIOH1[14]" has no driver
    Warning (13040): Bidir "GPIOH1[15]" has no driver
    Warning (13040): Bidir "GPIOH1[16]" has no driver
    Warning (13040): Bidir "GPIOH1[17]" has no driver
    Warning (13040): Bidir "GPIOH1[18]" has no driver
    Warning (13040): Bidir "GPIOH1[19]" has no driver
    Warning (13040): Bidir "GPIOH1[20]" has no driver
    Warning (13040): Bidir "GPIOH1[21]" has no driver
    Warning (13040): Bidir "GPIOH1[22]" has no driver
    Warning (13040): Bidir "GPIOH1[23]" has no driver
    Warning (13040): Bidir "GPIOH1[24]" has no driver
    Warning (13040): Bidir "GPIOH1[25]" has no driver
    Warning (13040): Bidir "GPIOH1[26]" has no driver
    Warning (13040): Bidir "GPIOH1[27]" has no driver
    Warning (13040): Bidir "GPIOH1[28]" has no driver
    Warning (13040): Bidir "GPIOH1[29]" has no driver
    Warning (13040): Bidir "GPIOH1[30]" has no driver
    Warning (13040): Bidir "GPIOH1[31]" has no driver
    Warning (13040): Bidir "GPIOH1[32]" has no driver
    Warning (13040): Bidir "GPIOH1[33]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIOH0[0]~synth"
    Warning (13010): Node "GPIOH0[5]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ADC_CS_N" is stuck at GND
    Warning (13410): Pin "ADC_SADDR" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "EPCS_DATA0"
    Warning (15610): No output dependent on input pin "ADC_SDAT"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "GPIOH0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIOH0_IN[1]"
    Warning (15610): No output dependent on input pin "GPIOH1_IN[0]"
    Warning (15610): No output dependent on input pin "GPIOH1_IN[1]"
Info (21057): Implemented 455 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 295 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 191 warnings
    Info: Peak virtual memory: 503 megabytes
    Info: Processing ended: Fri Feb 23 12:09:24 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


