/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [26:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  reg [2:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [28:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = celloutsig_0_0z[20] | celloutsig_0_1z[2];
  assign celloutsig_0_29z = celloutsig_0_12z | celloutsig_0_13z[10];
  assign celloutsig_0_0z = in_data[33:13] & in_data[60:40];
  assign celloutsig_0_8z = { celloutsig_0_4z[4:1], celloutsig_0_3z, celloutsig_0_3z } & celloutsig_0_4z;
  assign celloutsig_0_6z = in_data[88:84] === celloutsig_0_0z[5:1];
  assign celloutsig_1_18z = celloutsig_1_1z[4:1] >= { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_3z = in_data[64:62] > celloutsig_0_0z[9:7];
  assign celloutsig_1_6z = { celloutsig_1_1z[5:2], celloutsig_1_3z } > { celloutsig_1_1z[1:0], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z } > { celloutsig_1_4z[5:2], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_11z = { in_data[187:184], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z } > { celloutsig_1_4z[15:3], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_14z = { celloutsig_1_1z[6:2], celloutsig_1_13z } > { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_27z = in_data[77:73] > celloutsig_0_11z[14:10];
  assign celloutsig_1_3z = celloutsig_1_1z[7:0] || celloutsig_1_1z[8:1];
  assign celloutsig_0_5z = celloutsig_0_0z[13:11] || { in_data[71], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_2z = celloutsig_1_1z[3:1] % { 1'h1, in_data[126:125] };
  assign celloutsig_0_9z = { celloutsig_0_0z[3], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z } % { 1'h1, celloutsig_0_8z[4:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_10z[6:4], celloutsig_0_7z, celloutsig_0_10z } % { 1'h1, celloutsig_0_11z[20:12], celloutsig_0_7z };
  assign celloutsig_1_5z = celloutsig_1_2z != celloutsig_1_1z[8:6];
  assign celloutsig_1_19z = { celloutsig_1_13z[0], celloutsig_1_12z, celloutsig_1_6z } != { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_11z = - { celloutsig_0_9z[6], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_9z = { in_data[169:166], celloutsig_1_3z } | { celloutsig_1_1z[8:6], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_26z = celloutsig_0_11z[23:18] | in_data[31:26];
  assign celloutsig_0_7z = & celloutsig_0_0z[17:15];
  assign celloutsig_0_12z = & { celloutsig_0_11z[17:15], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z[17:15] };
  assign celloutsig_1_0z = in_data[110:106] <<< in_data[157:153];
  assign celloutsig_1_1z = in_data[170:162] <<< { celloutsig_1_0z[3:0], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[123:108] <<< { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_0z[4], celloutsig_1_0z, celloutsig_1_5z } <<< { celloutsig_1_1z[8:3], celloutsig_1_6z };
  assign celloutsig_0_4z = celloutsig_0_0z[13:8] <<< celloutsig_0_1z[5:0];
  assign celloutsig_1_10z = in_data[104:101] <<< { celloutsig_1_1z[6:4], celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_9z[4:2], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z } <<< { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_8z[3:1] <<< { in_data[175:174], celloutsig_1_7z };
  assign celloutsig_0_10z = in_data[72:66] <<< { in_data[17], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[13:4] <<< celloutsig_0_0z[16:7];
  assign celloutsig_0_30z = { celloutsig_0_4z[1:0], celloutsig_0_27z } <<< { celloutsig_0_9z[12:11], celloutsig_0_6z };
  assign celloutsig_0_31z = { celloutsig_0_26z[0], celloutsig_0_17z, celloutsig_0_1z } <<< { celloutsig_0_9z[18:6], celloutsig_0_29z };
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_17z = celloutsig_0_13z[3:1];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
