SOC-learning : <details>
           <summary>DAY 1 : TOOL INSTALLATION</summary>
           <p>YOSYS :
           
![Yosys](https://github.com/user-attachments/assets/90c11a4f-d722-4a08-9d82-67972123b419)
![Yosys_tool working snapshot](https://github.com/user-attachments/assets/99f9f510-5b3c-41a4-bce9-2c3401985754)
IVERILOG :

![iverilog    gtkwave](https://github.com/user-attachments/assets/dceb0649-e892-4cf7-873e-c22d8f292a26)
![iverilog_tool_working snapshot](https://github.com/user-attachments/assets/123ebf3e-50cc-4939-ac40-eb151dfc77d3)

gtkwave :

![gtkwave_tool_working_snapshot](https://github.com/user-attachments/assets/6bf15da3-4d17-4ff8-bfbc-0a20e5409c17)</p>
         </details>
SOC-learning : <details>
           <summary>DAY 2  - Introduction to Verilog RTL Design and Synthesis</summary>


