vhdl xil_defaultlib  \
"../../../../SIGNAL_DIVIDE_PHASE_ADJUSTMENT_NAMELESSZZ_TES1.gen/sources_1/ip/SQUARE_0/sim/SQUARE_0.vhd" \

nosort
