// Seed: 1655739693
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7
    , id_15,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13
);
  wire id_16 = id_15;
  wire id_17;
endmodule
module module_1 (
    input logic id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output logic id_13
    , id_17,
    input tri1 id_14,
    output tri0 id_15
);
  wire id_18;
  tri  id_19;
  always id_17 = "";
  assign id_19 = (1'h0 < 1);
  tri1   id_20;
  string id_21;
  module_0(
      id_2, id_1, id_7, id_8, id_3, id_15, id_14, id_12, id_14, id_10, id_12, id_12, id_9, id_4
  );
  assign id_20 = 1 - id_20;
  wire id_22;
  assign id_21 = "";
  assign id_20 = !1;
  final id_13 <= id_0;
  wire id_23;
endmodule
