# Ferrovisor ARM æ¶æ„æ”¯æŒè®¡åˆ’

## æ–‡æ¡£ä¿¡æ¯

| é¡¹ç›® | è¯´æ˜ |
|------|------|
| **åˆ›å»ºæ—¥æœŸ** | 2025-12-27 |
| **æ›´æ–°æ—¥æœŸ** | 2025-12-27 |
| **ç‰ˆæœ¬** | v3.7 (è®¾å¤‡æ ‘æ”¯æŒå·²å®Œæˆ) |
| **çŠ¶æ€** | å®æ–½é˜¶æ®µ 9 |
| **å‚è€ƒé¡¹ç›®** | Xvisor (/home/zcxggmu/workspace/hello-projs/posp/xvisor) |

## è¿›åº¦è¿½è¸ª

### å·²å®Œæˆ âœ…

#### é˜¶æ®µ 2.2: MMU é…ç½®å’Œåœ°å€è½¬æ¢ (2025-12-27)
- [x] `arch/arm64/mmu/vtcr.rs` - VTCR_EL2 é…ç½® (353 è¡Œ)
  - VTCR_EL2 å®Œæ•´ bit å®šä¹‰ (T0SZ, SL0, IRGN0, ORGN0, SH0, TG0, PS, VS, HD, HA)
  - VtcrConfig ç»“æ„ä½“ (48-bit/40-bit/44-bit é»˜è®¤é…ç½®)
  - encode()/decode() æ–¹æ³•
  - read_vtcr_el2()/write_vtcr_el2() å¯„å­˜å™¨è®¿é—®
  - init_default_48bit() åˆå§‹åŒ–å‡½æ•°
  - va_size()/pa_size() è¾…åŠ©æ–¹æ³•
- [x] `arch/arm64/mmu/attrs.rs` - å†…å­˜å±æ€§ç®¡ç† (457 è¡Œ)
  - MemoryType æšä¸¾ (Device, DeviceRE, DeviceGRE, NormalWBWA, NormalWT, NormalNC)
  - Shareability æšä¸¾
  - MemoryAttr ç»“æ„ä½“ (device(), normal_wb_wa(), normal_wt(), normal_nc())
  - MairConfig ç»“æ„ä½“ (8 ä¸ªå±æ€§ç´¢å¼•)
  - MAIR_EL2 å±æ€§ç¼–ç  (Device-nGnRnE, Device-nGnRE, Normal WB-WA, WT, NC)
  - Stage-2 å†…å­˜å±æ€§ç¼–ç  (to_stage2_attr())
  - read_mair_el2()/write_mair_el2() å¯„å­˜å™¨è®¿é—®
  - set_attr()/get_attr() å±æ€§ç®¡ç†
- [x] `arch/arm64/mmu/translate.rs` - IPA -> PA åœ°å€è½¬æ¢ (æ–°å»ºï¼Œ330 è¡Œ)
  - translate_ipa() - IPA åˆ° PA çš„é¡µè¡¨éå†
  - TranslationResult ç»“æ„ (pa, block_size, level, xn, hap, memattr, af, sh, contiguous)
  - TranslationFault æšä¸¾
  - TranslationError æšä¸¾
  - is_range_mapped() - æ£€æŸ¥åœ°å€èŒƒå›´æ˜ å°„çŠ¶æ€
  - get_ipa_attributes() - è·å–å†…å­˜å±æ€§
  - is_ipa_writable()/is_ipa_readable()/is_ipa_executable() - æƒé™æ£€æŸ¥
  - walk_debug() - é¡µè¡¨éå†è°ƒè¯•ä¿¡æ¯
  - PageTableWalkInfo è°ƒè¯•ç»“æ„
- [x] `arch/arm64/mmu/mod.rs` - æ›´æ–°å¯¼å‡º

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢/ä¿®æ”¹æ–‡ä»¶: 3 ä¸ª
- æ€»ä»£ç é‡: ~1,140 è¡Œ

**Commit:** (å¾…æäº¤)

---

#### é˜¶æ®µ 2.3: GIC/VGIC ä¸­æ–­æ§åˆ¶å™¨ (2025-12-27)
- [x] `arch/arm64/interrupt/gic.rs` - GIC é©±åŠ¨å®ç° (688 è¡Œ)
  - GIC ç‰ˆæœ¬æšä¸¾ (V1, V2, V3, V4)
  - GICD (Distributor) å¯„å­˜å™¨åç§»å®šä¹‰
  - GICC (CPU Interface) å¯„å­˜å™¨åç§»å®šä¹‰
  - GICH (Hypervisor Interface) å¯„å­˜å™¨åç§»å®šä¹‰
  - GICR (Redistributor) å¯„å­˜å™¨åç§»å®šä¹‰ (GICv3)
  - ICC ç³»ç»Ÿå¯„å­˜å™¨å®šä¹‰ (GICv3)
  - GicDistributor ç»“æ„ä½“ (enable, disable, enable_irq, disable_irq, set_priority, set_config, generate_sgi)
  - GicCpuInterface ç»“æ„ä½“ (enable, disable, set_priority_mask, acknowledge_interrupt, end_of_interrupt)
  - GicHypInterface ç»“æ„ä½“ (enable, read_vtr, get_num_lr, read_lr, write_lr)
  - GicDevice ä¸»è®¾å¤‡ç»“æ„ä½“
  - å…¨å±€ GIC å®ä¾‹ç®¡ç† (init, get, get_expect)
- [x] `arch/arm64/interrupt/vgic.rs` - VGIC è™šæ‹Ÿ GIC å®ç° (695 è¡Œ)
  - VgicModel æšä¸¾ (V2, V3)
  - VgicLr ç»“æ„ä½“ (è™šæ‹Ÿä¸­æ–­ List Register)
  - VgicLrFlags bitflags (STATE_PENDING, STATE_ACTIVE, HW, EOI_INT, GROUP1)
  - VgicHwState/VgicHwStateV2 ç»“æ„ä½“ (ç¡¬ä»¶çŠ¶æ€ä¿å­˜)
  - VgicVcpuState ç»“æ„ä½“ (LR ç®¡ç†, IRQ->LR æ˜ å°„)
  - VgicGuestState ç»“æ„ä½“ (Guest çŠ¶æ€ç®¡ç†)
  - VgicOps trait (save_state, restore_state, set_lr, get_lr, clear_lr ç­‰)
  - VgicV2Ops å®ç° (GICv2 ç‰¹å®šæ“ä½œ)
  - VgicDevice ç»“æ„ä½“ (inject_irq, save_vcpu_context, restore_vcpu_context)
  - å…¨å±€ VGIC å®ä¾‹ç®¡ç†
- [x] `arch/arm64/interrupt/mod.rs` - æ›´æ–°æ¨¡å—å¯¼å‡º

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢/ä¿®æ”¹æ–‡ä»¶: 2 ä¸ª
- æ€»ä»£ç é‡: ~1,380 è¡Œ

**Commit:** (å¾…æäº¤)

---

#### é˜¶æ®µ 2.4: è™šæ‹Ÿä¸­æ–­å¤„ç† (2025-12-27)
- [x] `arch/arm64/interrupt/virq.rs` - è™šæ‹Ÿä¸­æ–­å¤„ç† (470 è¡Œ)
  - VirtIrqType æšä¸¾ (Reset, Undefined, Soft, PrefetchAbort, DataAbort, HypCall, External, ExternalFiq)
  - IrqState æšä¸¾ (Inactive, Pending, Active, ActiveAndPending)
  - VirtInterrupt ç»“æ„ä½“ (irq, phys_irq, priority, state, irq_type)
  - HCR_EL2 è™šæ‹Ÿä¸­æ–­ä½å®šä¹‰ (VI, VF, IMO, FMO, AMO)
  - inject_virq() - é€šè¿‡ VGIC æ³¨å…¥è™šæ‹Ÿä¸­æ–­
  - inject_hcr_virq() - é€šè¿‡ HCR_EL2.VI/VF æ³¨å…¥ (fallback)
  - deassert_virq() - å–æ¶ˆè™šæ‹Ÿä¸­æ–­
  - virq_pending() - æ£€æŸ¥æŒ‚èµ·çš„è™šæ‹Ÿä¸­æ–­
  - execute_virq() - æ‰§è¡Œè™šæ‹Ÿä¸­æ–­å¤„ç†
  - eoi_interrupt() - ä¸­æ–­ç»“æŸå¤„ç†
  - configure_interrupt_delegation() - é…ç½®ä¸­æ–­å§”æ‰˜ (HCR_EL2.AMO/IMO/FMO)
  - assert_virq()/deassert_irq() - ä¸»è¦å…¥å£ç‚¹

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢/ä¿®æ”¹æ–‡ä»¶: 1 ä¸ª
- æ€»ä»£ç é‡: ~470 è¡Œ

**Commit:** (å¾…æäº¤)

---

#### é˜¶æ®µ 2.5: ç³»ç»Ÿå¯„å­˜å™¨è™šæ‹ŸåŒ– (2025-12-27)
- [x] `arch/arm64/cpu/sysreg/mod.rs` - ç³»ç»Ÿå¯„å­˜å™¨æ¨¡å—ä¸»æ–‡ä»¶
- [x] `arch/arm64/cpu/sysreg/state.rs` - ç³»ç»Ÿå¯„å­˜å™¨çŠ¶æ€ (250+ è¡Œ)
  - SysRegs ç»“æ„ä½“ (å®Œæ•´ EL1/EL0 ç³»ç»Ÿå¯„å­˜å™¨çŠ¶æ€)
    - SP_EL0, SP_EL1, ELR_EL1, SPSR_EL1
    - MIDR_EL1, MPIDR_EL1
    - SCTLR_EL1, ACTLR_EL1, CPACR_EL1
    - TTBR0_EL1, TTBR1_EL1, TCR_EL1
    - ESR_EL1, FAR_EL1, PAR_EL1
    - MAIR_EL1, VBAR_EL1, CONTEXTIDR_EL1
    - TPIDR_EL0, TPIDRRO_EL0, TPIDR_EL1
    - 32-bit SPSR (ABT, UND, IRQ, FIQ)
    - DACR32_EL2, IFSR32_EL2, TEECR32_EL1, TEEHBR32_EL1, FPEXC32_EL2
  - TrapState ç»“æ„ä½“ (HCR_EL2, HSTR_EL2, CPTR_EL2 trap bits)
  - save_from_hw() - ä»ç¡¬ä»¶ä¿å­˜ç³»ç»Ÿå¯„å­˜å™¨çŠ¶æ€
  - restore_to_hw() - æ¢å¤ç³»ç»Ÿå¯„å­˜å™¨çŠ¶æ€åˆ°ç¡¬ä»¶
- [x] `arch/arm64/cpu/sysreg/dispatch.rs` - ç³»ç»Ÿå¯„å­˜å™¨è®¿é—®åˆ†å‘å™¨ (400+ è¡Œ)
  - SysRegEncoding ç»“æ„ä½“ (Op0, Op1, CRn, CRm, Op2)
  - Cp15Encoding ç»“æ„ä½“ (opc1, opc2, CRn, CRm)
  - RegReadResult/RegWriteResult æšä¸¾
  - SysRegDispatcher ç»“æ„ä½“
    - read_sysreg() - è¯»å–ç³»ç»Ÿå¯„å­˜å™¨
    - write_sysreg() - å†™å…¥ç³»ç»Ÿå¯„å­˜å™¨
    - read_cp15() - è¯»å– CP15 å¯„å­˜å™¨
    - write_cp15() - å†™å…¥ CP15 å¯„å­˜å™¨
  - å®Œæ•´çš„ EL1 ç³»ç»Ÿå¯„å­˜å™¨æ”¯æŒ (SCTLR, ACTLR, CPACR, TTBR0/1, TCR, ESR, FAR, PAR, MAIR, VBAR, CONTEXTIDR, TPIDR ç­‰)
  - ICC_SRE_EL1 ä»¿çœŸ (RAZ/WI for GICv3 compatibility)
- [x] `arch/arm64/cpu/sysreg/trap.rs` - Trap å¤„ç† (300+ è¡Œ)
  - hstr_el2 æ¨¡å— (HSTR_EL2 bit å®šä¹‰: T0-T15)
  - cptr_el2 æ¨¡å— (CPTR_EL2 bit å®šä¹‰: TFP, TTA, TCPAC)
  - TrapType æšä¸¾ (SysReg, Cp15, Cp14, FpSimd, Trace)
  - TrapHandler ç»“æ„ä½“
    - init_traps() - åˆå§‹åŒ– trap é…ç½®
    - set_hstr_traps() - é…ç½® HSTR_EL2 trap
    - set_cptr_traps() - é…ç½® CPTR_EL2 trap
    - is_cp15_trapped() - æ£€æŸ¥ CP15 trap
    - is_sysreg_trapped() - æ£€æŸ¥ç³»ç»Ÿå¯„å­˜å™¨ trap
    - is_fpsimd_trapped() - æ£€æŸ¥ FP/SIMD trap
    - handle_sysreg_read/write() - å¤„ç† trap çš„ç³»ç»Ÿå¯„å­˜å™¨è®¿é—®
    - handle_cp15_read/write() - å¤„ç† trap çš„ CP15 è®¿é—®
- [x] `arch/arm64/cpu/mod.rs` - æ›´æ–°å¯¼å‡º (æ·»åŠ  sysreg æ¨¡å—)
- [x] `arch/arm64/interrupt/mod.rs` - æ›´æ–°å¯¼å‡º (æ·»åŠ  virq æ¨¡å—)

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢æ–‡ä»¶: 4 ä¸ª
- æ€»ä»£ç é‡: ~950+ è¡Œ

**Commit:** 427e800

---

#### é˜¶æ®µ 3.1.4: VCPU ä¸Šä¸‹æ–‡åˆ‡æ¢ (2025-12-27)
- [x] `arch/arm64/cpu/vcpu/switch.S` - æ±‡ç¼–ä¸Šä¸‹æ–‡åˆ‡æ¢å®ç° (~390 è¡Œ)
  - `__vcpu_sysregs_save` - ä¿å­˜æ‰€æœ‰ EL1/EL0 ç³»ç»Ÿå¯„å­˜å™¨
    - 64ä½å¯„å­˜å™¨: sp_el0, sp_el1, elr_el1, spsr_el1, midr_el1, mpidr_el1
    - ç³»ç»Ÿæ§åˆ¶: sctlr_el1, actlr_el1, cpacr_el1, tcr_el1
    - å†…å­˜ç®¡ç†: ttbr0_el1, ttbr1_el1, mair_el1
    - å¼‚å¸¸å¤„ç†: esr_el1, far_el1, par_el1
    - ä¸Šä¸‹æ–‡: vbar_el1, contextidr_el1, tpidr_el0/1, tpidrro_el0
    - 32ä½å¯„å­˜å™¨: spsr_abt/und/irq/fiq, dacr32_el2, ifsr32_el2
    - ThumbEE: teecr32_el1, teehbr32_el1 (æ¡ä»¶ä¿å­˜)
  - `__vcpu_sysregs_restore` - æ¢å¤æ‰€æœ‰ç³»ç»Ÿå¯„å­˜å™¨
    - æ›´æ–° VPIDR_EL2 å’Œ VMPIDR_EL2 è™šæ‹ŸåŒ–å¤„ç†å™¨ ID
    - æ¢å¤å®Œæ•´çš„ EL1/EL0 å¯„å­˜å™¨çŠ¶æ€
  - `__vcpu_vfp_save` - ä¿å­˜ VFP/SIMD çŠ¶æ€
    - æ§åˆ¶å¯„å­˜å™¨: fpexc32_el2, fpcr, fpsr
    - æµ®ç‚¹å¯„å­˜å™¨: q0-q31 (32Ã—128-bit = 512 å­—èŠ‚)
  - `__vcpu_vfp_restore` - æ¢å¤ VFP/SIMD çŠ¶æ€
    - å…ˆæ¢å¤ q0-q31ï¼Œå†æ¢å¤æ§åˆ¶å¯„å­˜å™¨
  - `__vcpu_gprs_save` - ä¿å­˜é€šç”¨å¯„å­˜å™¨
    - ä¿å­˜ x1-x30 å’ŒåŸå§‹ SP åˆ°æ ˆ
    - ä»æ ˆå¤åˆ¶åˆ° SavedGprs ç»“æ„
  - `__vcpu_gprs_restore` - æ¢å¤é€šç”¨å¯„å­˜å™¨
    - ä» SavedGprs ç»“æ„åŠ è½½åˆ° x1-x30
    - æ¢å¤ SP
  - `__vcpu_switch_to_guest` - ä¸»åˆ‡æ¢å‡½æ•°
    - ä¿å­˜ä¸»æœº GPRs (x1-x30, sp)
    - åŠ è½½å®¢æˆ·æœº GPRs
    - æ¢å¤å®¢æˆ·æœºç³»ç»Ÿå¯„å­˜å™¨
    - æ¢å¤å®¢æˆ·æœº VFP çŠ¶æ€
    - åŠ è½½å®¢æˆ·æœº PC (ELR_EL1) å’Œ PSTATE (SPSR_EL1)
    - æ‰§è¡Œ ERET è¿›å…¥å®¢æˆ·æœº EL1
- [x] `arch/arm64/cpu/vcpu/context.rs` - Rust å°è£…å’Œç±»å‹å®šä¹‰ (376 è¡Œ)
  - SavedGprsOffsets - GPR ç»“æ„ä½“åç§»å¸¸é‡
  - VcpuContextOffsets - VCPU ä¸Šä¸‹æ–‡åç§»å¸¸é‡
  - VfpRegs - VFP å¯„å­˜å™¨çŠ¶æ€ (528 å­—èŠ‚ï¼Œ16 å­—èŠ‚å¯¹é½)
  - SavedGprs - é€šç”¨å¯„å­˜å™¨ä¿å­˜ç»“æ„ï¼Œæä¾› get/set è®¿é—®æ–¹æ³•
  - ExtendedVcpuContext - æ‰©å±•ä¸Šä¸‹æ–‡ (VcpuContext + SysRegs + VfpRegs + SavedGprs)
  - extern "C" å£°æ˜è¿æ¥åˆ°æ±‡ç¼–å‡½æ•°
  - unsafe åŒ…è£…å‡½æ•°: sysregs_save/restore, vfp_save/restore, gprs_save/restore, switch_to_guest
- [x] `arch/arm64/cpu/vcpu/mod.rs` - VCPU æ¨¡å—å¯¼å‡º
- [x] `arch/arm64/cpu/mod.rs` - æ›´æ–°å¯¼å‡º (æ·»åŠ  vcpu æ¨¡å—)

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢/ä¿®æ”¹æ–‡ä»¶: 4 ä¸ª
- æ€»ä»£ç é‡: ~800 è¡Œ

**Commit:** 427e800

---

#### é˜¶æ®µ 3.2.3: GStage é›†æˆå’Œ Stage-2 ç¼ºé¡µå¤„ç† (2025-12-27)
- [x] `arch/arm64/mmu/gstage.rs` - G-Stage (Stage-2) é›†æˆ (680 è¡Œ)
  - **GStageMode æšä¸¾** - Stage-2 ç¿»è¯‘æ¨¡å¼
    * Ip4k_48bit: æ ‡å‡† 48-bit IPA (4 çº§é¡µè¡¨)
    * Ip4k_40bit/42bit/44bit: ä¸åŒ IPA å¤§å°
    * Ip4k_52bit: ARMv8.4+ æ‰©å±• IPA
    * Ip16k_*: 16KB ç²’åº¦å˜ä½“
    * Ip64k_*: 64KB ç²’åº¦å˜ä½“
    * ipa_bits(), levels(), t0sz(), sl0() è¾…åŠ©æ–¹æ³•
  - **GStageCapabilities** - ç¡¬ä»¶èƒ½åŠ›æ£€æµ‹
    * æ”¯æŒçš„ç¿»è¯‘æ¨¡å¼æ£€æµ‹
    * æœ€å¤§ IPA ä½æ•°
    * æ”¯æŒçš„ç²’åº¦å¤§å° (4KB/16KB/64KB)
    * granule_16k/granule_64k æ£€æµ‹
    * è™šæ‹ŸåŒ–/ç¡¬ä»¶éå†/è¿ç»­æç¤º/XNæ§åˆ¶ç‰¹æ€§
  - **GStageContext** - æ¯ä¸ª VM çš„ç¿»è¯‘ä¸Šä¸‹æ–‡
    * VMIDã€æ¨¡å¼ã€æ ¹é¡µè¡¨ç‰©ç†åœ°å€
    * VTTBR_EL2 å’Œ VTCR_EL2 å¯„å­˜å™¨å€¼
    * translate() - IPA åˆ° HPA çš„é¡µè¡¨éå†
    * walk_page_table() - 4 çº§é¡µè¡¨éå†å®ç°
    * flush_tlb() / flush_tlb_ipa() - TLB æ— æ•ˆåŒ–
    * ç¿»è¯‘ç»Ÿè®¡ä¿¡æ¯
  - **GStageManager** - å¤š VM ä¸Šä¸‹æ–‡ç®¡ç†
    * VMID åˆ†é…å’Œç®¡ç†
    * create_context() - åˆ›å»ºæ–° VM ä¸Šä¸‹æ–‡
    * destroy_context() - é”€æ¯ä¸Šä¸‹æ–‡å¹¶é‡Šæ”¾ VMID
    * set_active_vmid() - æ¿€æ´» VM (VTTBR_EL2 åˆ‡æ¢)
    * translate_active() - ä¸ºå½“å‰æ´»è·ƒ VM ç¿»è¯‘ IPA
  - **å…¨å±€ç®¡ç†å‡½æ•°**
    * init() - åˆå§‹åŒ–å…¨å±€ G-stage ç®¡ç†å™¨
    * get() / get_mut() - è·å–å…¨å±€ç®¡ç†å™¨
    * create_context_auto() - è‡ªåŠ¨æ£€æµ‹æœ€ä½³æ¨¡å¼
    * get_capabilities() - è·å–ç¡¬ä»¶èƒ½åŠ›
- [x] `arch/arm64/mmu/fault.rs` - Stage-2 ç¼ºé¡µå¤„ç† (360 è¡Œ)
  - **Stage2Fault æšä¸¾** - Stage-2 ç¼ºé¡µç±»å‹
    * Translation { level } - ç¿»è¯‘ç¼ºé¡µ (æœªæ˜ å°„)
    * AccessFlag { level } - è®¿é—®æ ‡å¿—ç¼ºé¡µ
    * Permission { level } - æƒé™ç¼ºé¡µ
    * AddressSize - åœ°å€å¤§å°è¶…èŒƒå›´
    * Alignment - å¯¹é½é”™è¯¯
    * TlbConflict - TLB å†²çª
    * HardwareUpdateDirty / HardwareUpdateAccessFlag - ç¡¬ä»¶ç®¡ç†
  - **FaultInfo ç»“æ„** - ç¼ºé¡µä¿¡æ¯
    * fault, ipa, status_code, iss å­—æ®µ
    * s1ptw, is_stage2, write, instruction æ ‡å¿—
    * from_esr() - ä» ESR_EL2 è§£ç ç¼ºé¡µ
    * decode_stage2_fault() - è§£ç  Stage-2 ç¼ºç 
    * is_recoverable() - æ£€æŸ¥ç¼ºé¡µæ˜¯å¦å¯æ¢å¤
    * description() - è·å–ç¼ºé¡µæè¿°
  - **ç¼ºé¡µå¤„ç†å‡½æ•°**
    * handle_stage2_fault() - å¤„ç† Stage-2 ç¼ºé¡µ
    * handle_translation_fault() - å¤„ç†ç¿»è¯‘ç¼ºé¡µ
    * handle_permission_fault() - å¤„ç†æƒé™ç¼ºé¡µ
    * handle_access_flag_fault() - å¤„ç†è®¿é—®æ ‡å¿—ç¼ºé¡µ
    * handle_alignment_fault() - å¤„ç†å¯¹é½ç¼ºé¡µ
  - **å¼‚å¸¸æ³¨å…¥**
    * FaultResolution æšä¸¾ - ç¼ºé¡µå¤„ç†ç»“æœ
    * resolve_fault() - å°è¯•è§£æç¼ºé¡µ
    * inject_stage2_fault() - å‡†å¤‡æ³¨å…¥åˆ°å®¢æˆ·æœºçš„å¼‚å¸¸ä¿¡æ¯
    * ExceptionInfo ç»“æ„ - å¼‚å¸¸æ³¨å…¥ä¿¡æ¯
- [x] `arch/arm64/mmu/mod.rs` - æ›´æ–°å¯¼å‡º (æ·»åŠ  gstage å’Œ fault æ¨¡å—)

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢/ä¿®æ”¹æ–‡ä»¶: 3 ä¸ª
- æ€»ä»£ç é‡: ~1,040 è¡Œ

**Commit:** f8f6311

---

#### é˜¶æ®µ 2.1: MMU Stage-2 é¡µè¡¨ç®¡ç† (2025-12-27)
- [x] `arch/arm64/mmu/stage2.rs` - Stage-2 é¡µè¡¨ç»“æ„ (430 è¡Œ)
  - PTE bit å®šä¹‰ (VALID, TABLE, AF, SH, HAP, MEMATTR, XN)
  - Block/Page descriptor åˆ›å»º
  - PageTable ç»“æ„ (512 entries, 4KB aligned)
  - PageTableLevel æšä¸¾ (L0-L3) å’Œè¾…åŠ©æ–¹æ³•
  - level_index() å‡½æ•°
- [x] `arch/arm64/mmu/operations.rs` - é¡µè¡¨æ“ä½œ (455 è¡Œ)
  - MapFlags ç»“æ„ä½“ (cacheable, bufferable, writable, executable, device)
  - map_range() - IPA -> PA æ˜ å°„
  - unmap_range() - å–æ¶ˆæ˜ å°„
  - walk_page_table() - é¡µè¡¨éå†
  - TLB æ“ä½œ: tlb_flush_ipa(), tlb_flush_all()
  - pte_sync() - é¡µè¡¨é¡¹åŒæ­¥
- [x] `arch/arm64/mmu/vttbr.rs` - VTTBR_EL2 ç®¡ç† (214 è¡Œ)
  - VmidAllocator (AtomicU16 + AtomicU64 bitmap)
  - allocate_vmid() - VMID åˆ†é… (fast/slow path)
  - free_vmid() - VMID é‡Šæ”¾
  - is_vmid_allocated() - æ£€æŸ¥ VMID çŠ¶æ€
  - make_vttbr() - åˆ›å»º VTTBR_EL2 å€¼
  - read_vttbr_el2()/write_vttbr_el2() - å¯„å­˜å™¨è®¿é—®

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢/ä¿®æ”¹æ–‡ä»¶: 3 ä¸ª
- æ€»ä»£ç é‡: ~1,100 è¡Œ

**Commit:** (å¾…æäº¤)

---

#### é˜¶æ®µ 0.1: ARM64 CPU æŠ½è±¡å±‚æ¥å£å’Œç›®å½•ç»“æ„ (2025-12-27)
- [x] åˆ›å»º `arch/arm64/` ç›®å½•ç»“æ„
- [x] `arch/arm64/mod.rs` - ARM64 æ¶æ„ä¸»æ¨¡å—
  - ExceptionLevel æšä¸¾ (EL0-EL3)
  - PStateFlags bitflags
  - SystemRegEncoding ç»“æ„
  - EL2 ç³»ç»Ÿå¯„å­˜å™¨ç¼–ç  (HCR_EL2, VTTBR_EL2, VTCR_EL2 ç­‰)
- [x] `arch/arm64/cpu/` - CPU ç®¡ç†æ¨¡å—
  - `cpu/mod.rs` - CPU ç®¡ç†å‡½æ•°
  - `cpu/regs.rs` - ç³»ç»Ÿå¯„å­˜å™¨è®¿é—® (EL2, EL1, info)
  - `cpu/features.rs` - CPU ç‰¹æ€§æ£€æµ‹ (CpuInfo, CpuFeatures)
  - `cpu/state.rs` - VCPU ä¸Šä¸‹æ–‡ç»“æ„
  - `cpu/init.rs` - EL2 æ¨¡å¼åˆå§‹åŒ–
- [x] `arch/arm64/mmu/` - Stage-2 MMU æ¨¡å—
  - `mmu/mod.rs`
  - `mmu/stage2.rs` - é¡µè¡¨ç»“æ„
  - `mmu/vttbr.rs` - VMID åˆ†é…
  - `mmu/vtcr.rs` - VTCR é…ç½®
  - `mmu/attrs.rs` - å†…å­˜å±æ€§
- [x] `arch/arm64/interrupt/` - ä¸­æ–­å¤„ç†æ¨¡å—
  - `interrupt/mod.rs`
  - `interrupt/gic.rs` - GIC æ¡†æ¶
  - `interrupt/vgic.rs` - VGIC çŠ¶æ€
  - `interrupt/virq.rs` - è™šæ‹Ÿä¸­æ–­
- [x] `arch/arm64/smp/` - å¤šå¤„ç†å™¨æ”¯æŒ
  - `smp/mod.rs`
  - `smp/psci.rs` - PSCI æ¥å£
  - `smp/spin_table.rs` - Spin Table æ–¹æ³•
- [x] `arch/arm64/platform/` - å¹³å°æ”¯æŒ
  - `platform/mod.rs`
  - `platform/qemu_virt.rs` - QEMU virt å¹³å°
  - `platform/foundation_v8.rs` - ARM Foundation v8 æ¨¡å‹

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢æ–‡ä»¶: 21 ä¸ª
- æ€»ä»£ç é‡: ~3,000 è¡Œ

**Commit:** c8ecd3a

---

## ç›®å½•

- [ä¸€ã€é¡¹ç›®èƒŒæ™¯](#ä¸€é¡¹ç›®èƒŒæ™¯)
- [äºŒã€Xvisor ARM æ¶æ„æ·±åº¦åˆ†æ](#äºŒxvisor-arm-æ¶æ„æ·±åº¦åˆ†æ)
- [ä¸‰ã€ARM æ¶æ„æ”¯æŒå·®è·åˆ†æ](#ä¸‰arm-æ¶æ„æ”¯æŒå·®è·åˆ†æ)
- [å››ã€ARM æ”¯æŒå®æ–½è®¡åˆ’](#å››arm-æ”¯æŒå®æ–½è®¡åˆ’)
- [äº”ã€ARM ç›®å½•ç»“æ„è®¾è®¡](#äº”arm-ç›®å½•ç»“æ„è®¾è®¡)
- [å…­ã€Xvisor å…³é”®æ–‡ä»¶è¯¦ç»†æ˜ å°„](#å…­xvisor-å…³é”®æ–‡ä»¶è¯¦ç»†æ˜ å°„)
- [ä¸ƒã€é£é™©è¯„ä¼°](#ä¸ƒé£é™©è¯„ä¼°)
- [å…«ã€å‚è€ƒèµ„æ–™](#å…«å‚è€ƒèµ„æ–™)
- [ä¹ã€é‡Œç¨‹ç¢‘](#ä¹é‡Œç¨‹ç¢‘)

---

## ä¸€ã€é¡¹ç›®èƒŒæ™¯

### 1.1 å½“å‰çŠ¶æ€

Ferrovisor æ˜¯ä¸€ä¸ªåŸºäº Rust å®ç°çš„ Type-1 è£¸æœºè™šæ‹Ÿæœºç›‘è§†å™¨ï¼Œç›®å‰åœ¨ **RISC-V 64-bit** æ¶æ„ä¸Šå®ç°äº†å®Œæ•´çš„è™šæ‹ŸåŒ–åŠŸèƒ½ã€‚å¯¹äº ARM æ¶æ„çš„æ”¯æŒï¼Œå½“å‰ä»…æœ‰æ¡†æ¶ä»£ç ï¼Œæ— å…·ä½“å®ç°ã€‚

**å½“å‰æ¶æ„æ”¯æŒçŠ¶æ€ï¼š**

| æ¶æ„ | çŠ¶æ€ | ä»£ç é‡ | å®Œæˆåº¦ |
|------|------|--------|--------|
| RISC-V 64-bit | âœ… å®Œæ•´å®ç° | ~12,746 è¡Œ | 100% |
| ARM64 | ğŸš§ æ¡†æ¶ä»£ç  | ~100 è¡Œ | < 5% |
| ARMv7 (32-bit) | âŒ æœªå®ç° | 0 è¡Œ | 0% |
| x86_64 | ğŸš§ æ¡†æ¶ä»£ç  | ~100 è¡Œ | < 5% |

### 1.2 Xvisor é¡¹ç›® ARM æ”¯æŒæ€»è§ˆ

Xvisor æ˜¯ä¸€ä¸ªæˆç†Ÿçš„ ARM è™šæ‹ŸåŒ–é¡¹ç›®ï¼Œå…¶ ARM æ”¯æŒä»£ç è§„æ¨¡å¦‚ä¸‹ï¼š

| ç»„ä»¶ | æ–‡ä»¶æ•° | ä»£ç é‡ (è¡Œ) | çŠ¶æ€ |
|------|--------|-------------|------|
| ARM64 CPU | 35 | ~4,422 | âœ… |
| ARMv7 CPU (arm32ve) | 35 | ~4,780 | âœ… |
| ARM Common | 17 | ~15,000 | âœ… |
| æ¿çº§æ”¯æŒ | 4+ | ~2,000 | âœ… |
| è®¾å¤‡æ ‘ | 50+ | ~5,000 | âœ… |
| **æ€»è®¡** | **140+** | **~31,000** | âœ… |

---

## äºŒã€Xvisor ARM æ¶æ„æ·±åº¦åˆ†æ

### 2.1 Xvisor ARM ç›®å½•ç»“æ„

```
xvisor/arch/arm/
â”œâ”€â”€ configs/                    # ARM é…ç½®æ–‡ä»¶
â”œâ”€â”€ dts/                        # è®¾å¤‡æ ‘æºæ–‡ä»¶
â”‚   â”œâ”€â”€ arm/                    # ARM é€šç”¨è®¾å¤‡æ ‘
â”‚   â”œâ”€â”€ broadcom/               # Broadcom (Raspberry Pi)
â”‚   â”œâ”€â”€ rockchip/               # Rockchip (RK3399)
â”‚   â”œâ”€â”€ allwinner/              # Allwinner
â”‚   â”œâ”€â”€ marvell/                # Marvell
â”‚   â”œâ”€â”€ renesas/                # Renesas
â”‚   â””â”€â”€ xilinx/                 # Xilinx
â”œâ”€â”€ board/                      # æ¿çº§æ”¯æŒ
â”‚   â”œâ”€â”€ common/                 # é€šç”¨æ¿çº§ä»£ç 
â”‚   â”‚   â”œâ”€â”€ smp_ops.c           # SMP æ“ä½œæ¡†æ¶
â”‚   â”‚   â”œâ”€â”€ versatile/          # Versatile å¹³å°æ”¯æŒ
â”‚   â”‚   â””â”€â”€ include/
â”‚   â””â”€â”€ generic/                # é€šç”¨å¼€å‘æ¿
â”‚       â”œâ”€â”€ bcm2836.c           # Raspberry Pi 2
â”‚       â”œâ”€â”€ bcm2837.c           # Raspberry Pi 3
â”‚       â”œâ”€â”€ foundation-v8.c     # ARMv8 åŸºé‡‘ä¼šæ¨¡å‹
â”‚       â”œâ”€â”€ vexpress.c          # VExpress
â”‚       â””â”€â”€ rk3399.c            # Rockchip RK3399
â”œâ”€â”€ cpu/                        # CPU å®ç°
â”‚   â”œâ”€â”€ arm64/                  # ARMv8-A 64ä½
â”‚   â”‚   â”œâ”€â”€ cpu_init.c          # CPU åˆå§‹åŒ– (112 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_entry.S         # å…¥å£å’Œå¼‚å¸¸å‘é‡
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_helper.c   # VCPU è¾…åŠ©å‡½æ•° (899 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_switch.S   # VCPU ä¸Šä¸‹æ–‡åˆ‡æ¢
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_excep.c    # å¼‚å¸¸å¤„ç† (187 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_emulate.c  # æŒ‡ä»¤ä»¿çœŸ (613 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_inject.c   # ä¸­æ–­æ³¨å…¥ (291 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_irq.c      # IRQ å¤„ç† (217 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_sysregs.c  # ç³»ç»Ÿå¯„å­˜å™¨ (464 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_vfp.c      # VFP/NEON (156 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_coproc.c   # åå¤„ç†å™¨ (288 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_mem.c      # å†…å­˜è®¿é—® (173 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_ptrauth.c  # æŒ‡é’ˆè®¤è¯ (110 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_interrupts.c    # ä¸­æ–­æ§åˆ¶ (246 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_cache.S         # ç¼“å­˜æ“ä½œ
â”‚   â”‚   â”œâ”€â”€ cpu_atomic.c        # åŸå­æ“ä½œ (140 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_atomic64.c      # 64ä½åŸå­æ“ä½œ (141 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_locks.c         # é”å®ç° (194 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_memcpy.S        # å†…å­˜å¤åˆ¶
â”‚   â”‚   â”œâ”€â”€ cpu_memset.S        # å†…å­˜è®¾ç½®
â”‚   â”‚   â”œâ”€â”€ cpu_delay.S         # å»¶è¿Ÿå‡½æ•°
â”‚   â”‚   â”œâ”€â”€ cpu_proc.S          # å¤„ç†å™¨ç‰¹å®šå‡½æ•°
â”‚   â”‚   â”œâ”€â”€ cpu_stacktrace.c    # å †æ ˆè·Ÿè¸ª (125 è¡Œ)
â”‚   â”‚   â””â”€â”€ cpu_elf.c           # ELF å¤„ç† (66 è¡Œ)
â”‚   â”œâ”€â”€ arm32ve/                # ARMv7 VE (Virtualization Extensions)
â”‚   â”‚   â”œâ”€â”€ cpu_init.c          # CPU åˆå§‹åŒ– (113 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_helper.c   # VCPU è¾…åŠ©å‡½æ•° (1094 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_switch.S   # VCPU ä¸Šä¸‹æ–‡åˆ‡æ¢
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_excep.c    # å¼‚å¸¸å¤„ç† (184 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_emulate.c  # æŒ‡ä»¤ä»¿çœŸ (564 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_cp15.c     # CP15 åå¤„ç†å™¨ (653 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_cp14.c     # CP14 è°ƒè¯•åå¤„ç†å™¨ (218 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_vfp.c      # VFP ä»¿çœŸ (193 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_vcpu_coproc.c   # åå¤„ç†å™¨æ¡†æ¶ (320 è¡Œ)
â”‚   â”‚   â”œâ”€â”€ cpu_interrupts.c    # ä¸­æ–­æ§åˆ¶ (268 è¡Œ)
â”‚   â”‚   â””â”€â”€ ... (å…¶ä½™ä¸ arm64 ç±»ä¼¼)
â”‚   â””â”€â”€ common/                 # ARMv7/ARMv8 é€šç”¨ä»£ç 
â”‚       â”œâ”€â”€ mmu_lpae.c          # LPAE MMU (397 è¡Œ)
â”‚       â”œâ”€â”€ mmu_lpae_entry_ttbl.c
â”‚       â”œâ”€â”€ vgic.c              # VGIC é€šç”¨å®ç° (~40KB, 1000+ è¡Œ)
â”‚       â”œâ”€â”€ vgic_v2.c           # GICv2 ç‰¹å®šä»£ç  (7.7KB)
â”‚       â”œâ”€â”€ vgic_v3.c           # GICv3 ç‰¹å®šä»£ç  (11.7KB)
â”‚       â”œâ”€â”€ emulate_arm.c       # ARM æŒ‡ä»¤ä»¿çœŸ (~105KB, 2700+ è¡Œ)
â”‚       â”œâ”€â”€ emulate_thumb.c     # Thumb æŒ‡ä»¤ä»¿çœŸ
â”‚       â”œâ”€â”€ emulate_psci.c      # PSCI ä»¿çœŸ (8.7KB)
â”‚       â”œâ”€â”€ arm_psci.c          # PSCI æ¡†æ¶ (7.4KB)
â”‚       â”œâ”€â”€ generic_timer.c     # é€šç”¨å®šæ—¶å™¨ (16.7KB)
â”‚       â”œâ”€â”€ smp_ops.c           # SMP æ¡†æ¶ (9.7KB)
â”‚       â”œâ”€â”€ smp_psci.c          # PSCI SMP å¯åŠ¨
â”‚       â”œâ”€â”€ smp_spin_table.c    # Spin Table SMP å¯åŠ¨
â”‚       â”œâ”€â”€ smp_scu.c           # SCU SMP å¯åŠ¨ (5.2KB)
â”‚       â”œâ”€â”€ smp_imx.c           # i.MX SMP å¯åŠ¨ (5.6KB)
â”‚       â”œâ”€â”€ arm_locks.c         # ARM é”å®ç° (4.6KB)
â”‚       â””â”€â”€ include/
â”‚           â”œâ”€â”€ arm_features.h  # ARM ç‰¹æ€§å®šä¹‰
â”‚           â”œâ”€â”€ psci.h          # PSCI æ¥å£å®šä¹‰
â”‚           â””â”€â”€ mmu_lpae.h      # LPAE MMU å®šä¹‰
â””â”€â”€ include/                    # ARM å¤´æ–‡ä»¶
    â””â”€â”€ arm_features.h          # CPU ç‰¹æ€§æšä¸¾
```

### 2.2 ARMv7 (ARM32ve) ç‰¹æœ‰åŠŸèƒ½

**å…³é”®æ•°æ®ç»“æ„ - arch_regs (arm32ve):**

```c
struct arch_regs {
    u32 gpr[CPU_GPR_COUNT];    // R0-R12, R14 (LR)
    u32 r13_usr;               // User SP
    u32 r13_irq;               // IRQ SP
    u32 r13_svc;               // Supervisor SP
    u32 r13_abt;               // Abort SP
    u32 r13_und;               // Undefined SP
    u32 r13_hyp;               // Hypervisor SP
    u32 spsr;                  // Saved PSR
    u32 pc;                    // Program Counter
};
```

**ARM ç‰¹æ€§æ ‡å¿—ä½ (arm_features.h):**

```c
enum arm_features {
    ARM_FEATURE_VFP,           // VFP æ”¯æŒ
    ARM_FEATURE_VFP3,          // VFPv3
    ARM_FEATURE_VFP4,          // VFPv4
    ARM_FEATURE_VFP_FP16,      // FP16 æ”¯æŒ
    ARM_FEATURE_NEON,          // NEON SIMD
    ARM_FEATURE_THUMB2,        // Thumb-2 æŒ‡ä»¤é›†
    ARM_FEATURE_THUMB_DIV,     // Thumb é™¤æ³•æŒ‡ä»¤
    ARM_FEATURE_ARM_DIV,       // ARM é™¤æ³•æŒ‡ä»¤
    ARM_FEATURE_MPU,           // MPU (é MMU)
    ARM_FEATURE_V6,            // ARMv6
    ARM_FEATURE_V6K,           // ARMv6K
    ARM_FEATURE_V7,            // ARMv7
    ARM_FEATURE_V7MP,          // v7 å¤šå¤„ç†æ‰©å±•
    ARM_FEATURE_V8,            // ARMv8
    ARM_FEATURE_LPAE,          // å¤§ç‰©ç†åœ°å€æ‰©å±•
    ARM_FEATURE_TRUSTZONE,     // TrustZone
    ARM_FEATURE_GENERIC_TIMER, // é€šç”¨å®šæ—¶å™¨
    ARM_FEATURE_MVFR,          // Media/VFP ç‰¹æ€§å¯„å­˜å™¨
    ARM_FEATURE_AUXCR,         // è¾…åŠ©æ§åˆ¶å¯„å­˜å™¨
    ARM_FEATURE_XSCALE,        // Intel XScale
    ARM_FEATURE_IWMMXT,        // Intel æ— çº¿ MMX
    ARM_FEATURE_OMAPCP,        // OMAP CP15 ç‰¹æ®Šå¤„ç†
    ARM_FEATURE_THUMB2EE,      // Thumb-2 æ‰§è¡Œç¯å¢ƒ
    ARM_FEATURE_PTRAUTH,       // æŒ‡é’ˆè®¤è¯
};
```

**æ”¯æŒ CPU ID (arm_features.h):**

```c
#define ARM_CPUID_ARM1026      0x4106a262
#define ARM_CPUID_ARM926       0x41069265
#define ARM_CPUID_ARM1136      0x4117b363
#define ARM_CPUID_ARM11MPCORE  0x410fb022
#define ARM_CPUID_CORTEXA7     0x410fc070
#define ARM_CPUID_CORTEXA8     0x410fc080
#define ARM_CPUID_CORTEXA9     0x410fc090
#define ARM_CPUID_CORTEXA15    0x412fc0f1
#define ARM_CPUID_ARMV7        0x000f0000
#define ARM_CPUID_ARMV8        0x000f0001
```

### 2.3 ARMv8 (ARM64) ç‰¹æœ‰åŠŸèƒ½

**å…³é”®æ•°æ®ç»“æ„ - arch_regs (arm64):**

```c
struct arch_regs {
    u64 gpr[CPU_GPR_COUNT];    // X0-X29
    u64 lr;                    // X30 (Link Register)
    u64 sp;                    // Stack Pointer
    u64 pc;                    // Program Counter
    u64 pstate;                // PState
};

struct arm_priv_sysregs {
    // EL1/EL0 ç³»ç»Ÿå¯„å­˜å™¨
    u64 sp_el0;                // 0x00
    u64 sp_el1;                // 0x08
    u64 elr_el1;               // 0x10 - Exception Link Register
    u64 spsr_el1;              // 0x18 - Saved PSR
    u64 midr_el1;              // 0x20 - Processor ID
    u64 mpidr_el1;             // 0x28 - Multiprocessor ID
    u64 sctlr_el1;             // 0x30 - System Control
    u64 actlr_el1;             // 0x38 - Auxiliary Control
    u64 cpacr_el1;             // 0x40 - Coprocessor Access
    u64 ttbr0_el1;             // 0x48 - Translation Table Base 0
    u64 ttbr1_el1;             // 0x50 - Translation Table Base 1
    u64 tcr_el1;               // 0x58 - Translation Control
    u64 esr_el1;               // 0x60 - Exception Syndrome
    u64 far_el1;               // 0x68 - Fault Address
    u64 par_el1;               // 0x70 - Physical Address
    u64 mair_el1;              // 0x78 - Memory Attributes
    u64 vbar_el1;              // 0x80 - Vector Base Address
    u64 contextidr_el1;        // 0x88 - Context ID
    u64 tpidr_el0;             // 0x90 - Thread ID (User)
    u64 tpidr_el1;             // 0x98 - Thread ID (Priv)
    u64 tpidrro_el0;           // 0xA0 - Thread ID RO
    // ARMv7 32ä½æ¨¡å¼å¯„å­˜å™¨
    u32 spsr_abt;              // 0xA8
    u32 spsr_und;              // 0xAC
    u32 spsr_irq;              // 0xB0
    u32 spsr_fiq;              // 0xB4
    u32 dacr32_el2;            // 0xB8 - Domain Access
    u32 ifsr32_el2;            // 0xBC - Instruction Fault
    u32 teecr32_el1;           // 0xC0 - ThumbEE Control
    u32 teehbr32_el1;          // 0xC4 - ThumbEE Handler
};

struct arm_priv_vfp {
    u32 mvfr0;                 // Media and VFP Feature Register 0
    u32 mvfr1;                 // Media and VFP Feature Register 1
    u32 mvfr2;                 // Media and VFP Feature Register 2
    u32 fpcr;                  // Floating-point Control
    u32 fpsr;                  // Floating-point Status
    u32 fpexc32;               // FP Exception (ARMv7)
    u64 fpregs[64];            // 32 x 128-bit FP registers
};

struct arm_priv_ptrauth {
    u64 apiakeylo_el1;         // 0x00 - IA key A low
    u64 apiakeyhi_el1;         // 0x08 - IA key A high
    u64 apibkeylo_el1;         // 0x10 - IB key A low
    u64 apibkeyhi_el1;         // 0x18 - IB key A high
    u64 apdakeylo_el1;         // 0x20 - DA key A low
    u64 apdakeyhi_el1;         // 0x28 - DA key A high
    u64 apdbkeylo_el1;         // 0x30 - DB key A low
    u64 apdbkeyhi_el1;         // 0x38 - DB key A high
    u64 apgakeylo_el1;         // 0x40 - GA key A low
    u64 apgakeyhi_el1;         // 0x48 - GA key A high
};
```

### 2.4 CP15 åå¤„ç†å™¨ (ARMv7)

**CP15 å¯„å­˜å™¨åˆ†ç±» (cpu_vcpu_cp15.c):**

| CRn | å¯„å­˜å™¨ | åŠŸèƒ½ | ä»£ç è¡Œæ•° |
|-----|--------|------|----------|
| 0 | MIDR, CCSIDR, CLIDR | CPU ID, ç¼“å­˜ ID | ~50 |
| 1 | SCTLR, ACTLR, CPACR | ç³»ç»Ÿæ§åˆ¶, è¾…åŠ©æ§åˆ¶ | ~80 |
| 2 | TTBR0, TTBR1, TTBCR | é¡µè¡¨åŸºå€, æ§åˆ¶ | ~100 |
| 3 | DACR | åŸŸè®¿é—®æ§åˆ¶ | ~30 |
| 5 | DFSR, IFSR | æ•…éšœçŠ¶æ€ | ~50 |
| 6 | DFAR, IFAR | æ•…éšœåœ°å€ | ~30 |
| 7 | cache ops | ç¼“å­˜æ“ä½œ | ~120 |
| 8 | TLB ops | TLB æ“ä½œ | ~80 |
| 9 | PMU | æ€§èƒ½ç›‘æ§ | ~40 |
| 10 | PRRR, NMRR | å†…å­˜åŒºåŸŸ | ~30 |
| 12 | VBAR, MVBAR | å‘é‡åŸºå€ | ~40 |
| 13 | FCSE, CONTEXT | è¿›ç¨‹ ID | ~20 |
| 15 | implementation | å®ç°ç‰¹å®š | ~30 |

**æ€»è®¡**: 653 è¡Œ CP15 ä»¿çœŸä»£ç 

### 2.5 VGIC (è™šæ‹Ÿ GIC) æ¶æ„

**VGIC æ•°æ®ç»“æ„:**

```c
struct vgic_guest_state {
    struct vmm_guest *guest;
    u8 id[8];                  // VGIC ç±»å‹ ID
    u32 num_cpu;               // CPU æ•°é‡
    u32 num_irq;               // IRQ æ•°é‡
    struct vgic_vcpu_state vstate[VGIC_MAX_NCPU];
    vmm_spinlock_t dist_lock;
    u32 enabled;
    struct vgic_irq_state irq_state[VGIC_MAX_NIRQ];
    u32 sgi_source[VGIC_MAX_NCPU][16];  // SGI æº
    u32 irq_target[VGIC_MAX_NIRQ];
    u32 priority1[32][VGIC_MAX_NCPU];
    u32 priority2[VGIC_MAX_NIRQ - 32];
    u32 irq_enabled[VGIC_MAX_NCPU][VGIC_MAX_NIRQ / 32];
    u32 irq_pending[VGIC_MAX_NCPU][VGIC_MAX_NIRQ / 32];
};

struct vgic_vcpu_state {
    struct vmm_vcpu *vcpu;
    u32 parent_irq;
    struct vgic_hw_state hw;   // ç¡¬ä»¶çŠ¶æ€
    u32 lr_used_count;
    u32 lr_used[VGIC_MAX_LRS / 32];
    u8 irq_lr[VGIC_MAX_NIRQ];  // IRQ -> LR æ˜ å°„
};
```

**VGIC æ–‡ä»¶å¤§å°å¯¹æ¯”:**

| æ–‡ä»¶ | å¤§å° | åŠŸèƒ½ |
|------|------|------|
| vgic.c | ~40KB | é€šç”¨ VGIC å®ç° |
| vgic_v2.c | ~7.7KB | GICv2 ç‰¹å®šå®ç° |
| vgic_v3.c | ~11.7KB | GICv3 ç‰¹å®šå®ç° |

### 2.6 LPAE MMU (Stage-2) æ¶æ„

**é¡µè¡¨çº§åˆ«å¸¸é‡ (mmu_lpae.c):**

```c
#define TTBL_L0_BLOCK_SIZE     (512ULL * 1024 * 1024 * 1024)  // 512GB
#define TTBL_L1_BLOCK_SIZE     (1ULL * 1024 * 1024 * 1024)    // 1GB
#define TTBL_L2_BLOCK_SIZE     (2ULL * 1024 * 1024)           // 2MB
#define TTBL_L3_BLOCK_SIZE     (4ULL * 1024)                  // 4KB

#define TTBL_L0_BLOCK_SHIFT    39
#define TTBL_L1_BLOCK_SHIFT    30
#define TTBL_L2_BLOCK_SHIFT    21
#define TTBL_L3_BLOCK_SHIFT    12

#define TTBL_L0_INDEX_SHIFT    39
#define TTBL_L1_INDEX_SHIFT    30
#define TTBL_L2_INDEX_SHIFT    21
#define TTBL_L3_INDEX_SHIFT    12

#define TTBL_L0_MAP_MASK       0x7FFFFFFFFF000
#define TTBL_L1_MAP_MASK       0x3FFFFF000
#define TTBL_L2_MAP_MASK       0x1FFFE000
#define TTBL_L3_MAP_MASK       0xFFFFF000
```

**MMU æ“ä½œå‡½æ•°:**

| å‡½æ•° | åŠŸèƒ½ |
|------|------|
| arch_mmu_pgtbl_min_align_order() | é¡µè¡¨å¯¹é½ |
| arch_mmu_pgtbl_size_order() | é¡µè¡¨å¤§å° |
| arch_mmu_stage2_tlbflush() | Stage-2 TLB åˆ·æ–° |
| arch_mmu_stage1_tlbflush() | Stage-1 TLB åˆ·æ–° |
| arch_mmu_valid_block_size() | éªŒè¯å—å¤§å° |
| arch_mmu_start_level() | èµ·å§‹çº§åˆ« |
| arch_mmu_level_block_size() | çº§åˆ«å—å¤§å° |
| arch_mmu_level_block_shift() | çº§åˆ«ä½ç§» |
| arch_mmu_level_map_mask() | çº§åˆ«æ˜ å°„æ©ç  |
| arch_mmu_level_index() | çº§åˆ«ç´¢å¼• |

### 2.7 æŒ‡ä»¤ä»¿çœŸ (emulate_arm.c)

**emulate_arm.c æ˜¯æœ€å¤§çš„å•ä¸ªæºæ–‡ä»¶** (~105KB, ~2700 è¡Œ)

**æ”¯æŒçš„æŒ‡ä»¤ç±»åˆ«:**
- æ•°æ®å¤„ç†æŒ‡ä»¤
- åŠ è½½/å­˜å‚¨æŒ‡ä»¤
- åˆ†æ”¯æŒ‡ä»¤
- åå¤„ç†å™¨æŒ‡ä»¤
- SIMD æŒ‡ä»¤

---

## ä¸‰ã€ARM æ¶æ„æ”¯æŒå·®è·åˆ†æ

### 3.1 å¯¹æ¯”è¡¨ï¼šFerrovisor vs Xvisor

| åŠŸèƒ½æ¨¡å— | Xvisor | Ferrovisor | å·®è· |
|----------|--------|------------|------|
| **CPU æ ¸å¿ƒ** | | | |
| ARMv7 HYP æ¨¡å¼ | âœ… 4780 è¡Œ | âŒ | å®Œå…¨ç¼ºå¤± |
| ARMv8 EL2 æ¨¡å¼ | âœ… 4422 è¡Œ | âŒ | å®Œå…¨ç¼ºå¤± |
| VCPU ä¸Šä¸‹æ–‡åˆ‡æ¢ | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| ç‰¹æƒçº§ç®¡ç† | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| **å†…å­˜ç®¡ç†** | | | |
| Stage-2 é¡µè¡¨ | âœ… 397 è¡Œ | âŒ | å®Œå…¨ç¼ºå¤± |
| LPAE æ”¯æŒ | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| VTTBR/VTCR ç®¡ç† | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| VMID åˆ†é… | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| **ä¸­æ–­è™šæ‹ŸåŒ–** | | | |
| VGIC v2 | âœ… ~48KB | âŒ | å®Œå…¨ç¼ºå¤± |
| VGIC v3 | âœ… ~52KB | âŒ | å®Œå…¨ç¼ºå¤± |
| è™šæ‹Ÿä¸­æ–­æ³¨å…¥ | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| **ç³»ç»Ÿå¯„å­˜å™¨ä»¿çœŸ** | | | |
| CP15 (ARMv7) | âœ… 653 è¡Œ | âŒ | å®Œå…¨ç¼ºå¤± |
| ç³»ç»Ÿå¯„å­˜å™¨ (ARMv8) | âœ… 464 è¡Œ | âŒ | å®Œå…¨ç¼ºå¤± |
| ID å¯„å­˜å™¨ä»¿çœŸ | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| **FPU è™šæ‹ŸåŒ–** | | | |
| VFP ä»¿çœŸ | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| NEON/ASIMD | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| Lazy FPU åˆ‡æ¢ | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| **ç”µæºç®¡ç†** | | | |
| PSCI v0.2 | âœ… 8.7KB | âŒ | å®Œå…¨ç¼ºå¤± |
| CPU Hotplug | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| WFI å¤„ç† | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| **SMP æ”¯æŒ** | | | |
| PSCI å¯åŠ¨ | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| Spin Table å¯åŠ¨ | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| SCU å¯åŠ¨ | âœ… 5.2KB | âŒ | å®Œå…¨ç¼ºå¤± |
| **Timer è™šæ‹ŸåŒ–** | | | |
| Generic Timer | âœ… 16.7KB | âŒ | å®Œå…¨ç¼ºå¤± |
| è™šæ‹Ÿ Timer | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| **è®¾å¤‡æ ‘** | | | |
| ARM è®¾å¤‡æ ‘è§£æ | âœ… | éƒ¨åˆ† | éœ€ ARM ç‰¹å®šé€‚é… |
| è™šæ‹Ÿè®¾å¤‡æ ‘ç”Ÿæˆ | âœ… | éƒ¨åˆ† | éœ€ ARM ç‰¹å®šé€‚é… |
| **æ¿çº§æ”¯æŒ** | | | |
| QEMU virt | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| Raspberry Pi | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |
| Rockchip | âœ… | âŒ | å®Œå…¨ç¼ºå¤± |

### 3.2 éœ€è¦ç§»æ¤çš„å…³é”®æ–‡ä»¶æ•°é‡

| ç±»åˆ« | æ–‡ä»¶æ•° | æ€»ä»£ç é‡ (è¡Œ) |
|------|--------|---------------|
| ARM64 CPU æ–‡ä»¶ | 35 | ~4,422 |
| ARMv7 CPU æ–‡ä»¶ | 35 | ~4,780 |
| ARM Common æ–‡ä»¶ | 17 | ~15,000 |
| æ¿çº§æ”¯æŒ | 4+ | ~2,000 |
| **æ€»è®¡** | **90+** | **~26,000** |

---

## å››ã€ARM æ”¯æŒå®æ–½è®¡åˆ’

### é˜¶æ®µ 0ï¼šå‡†å¤‡é˜¶æ®µ (Week 1-2)

#### 3.0.1 æ¶æ„è®¾è®¡

**ä»»åŠ¡ï¼š**
- [ ] è®¾è®¡ ARM64/ARMv7 CPU æŠ½è±¡å±‚æ¥å£
- [ ] å®šä¹‰ä¸ RISC-V å…±äº«çš„è™šæ‹ŸåŒ–æŠ½è±¡æ¥å£
- [ ] åˆ¶å®š ARM æ¨¡å—ç›®å½•ç»“æ„ï¼ˆå‚è€ƒ Xvisorï¼‰
- [ ] ç¡®å®š ARMv8 EL2 å’Œ ARMv7 HYP æ¨¡å¼æ”¯æŒç­–ç•¥

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/arm64/include/arch_regs.h`
- `xvisor/arch/arm/cpu/arm32ve/include/arch_regs.h`
- `xvisor/arch/arm/include/arm_features.h`

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/` å’Œ `arch/arm32/` ç›®å½•ç»“æ„è®¾è®¡æ–‡æ¡£
- ARM è™šæ‹ŸåŒ–æŠ½è±¡æ¥å£å®šä¹‰ (`arch/arm/cpu/interface.md`)
- ä¸ RISC-V å…±äº«çš„ trait å®šä¹‰

#### 3.0.2 å¼€å‘ç¯å¢ƒæ­å»º

**ä»»åŠ¡ï¼š**
- [ ] é…ç½® ARM äº¤å‰ç¼–è¯‘å·¥å…·é“¾ (aarch64-none-elf, arm-none-eabi)
- [ ] è®¾ç½® QEMU ARM virt å¹³å°æµ‹è¯•ç¯å¢ƒ
  - QEMU ARM virt: `qemu-system-aarch64 -M virt`
  - QEMU ARM vexpress: `qemu-system-arm -M vexpress-a15`
- [ ] å‡†å¤‡ ARM å¼€å‘æ¿æµ‹è¯•ç¯å¢ƒ (å¯é€‰ï¼šRaspberry Pi 4, Rockchip)
- [ ] åˆ›å»º ARM æ„å»ºé…ç½® (`.cargo/config.toml`)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/build/arm64/` - ARM64 æ„å»ºé…ç½®
- `xvisor/build/arm32ve/` - ARMv7 æ„å»ºé…ç½®

**äº¤ä»˜ç‰©ï¼š**
- ARM äº¤å‰ç¼–è¯‘è„šæœ¬ (`scripts/build-arm.sh`)
- QEMU ARM å¯åŠ¨è„šæœ¬ (`scripts/run-qemu-arm.sh`)
- CI/CD ARM æ„å»ºé…ç½®

---

### é˜¶æ®µ 1ï¼šCPU åŸºç¡€æ”¯æŒ (Week 3-6)

> **çŠ¶æ€æ›´æ–° (2025-12-27):** éƒ¨åˆ†ä»»åŠ¡å·²åœ¨é˜¶æ®µ 0.1 ä¸­å®ŒæˆåŸºç¡€æ¡†æ¶

#### 3.1.1 ARMv8 EL2 æ¨¡å¼åˆå§‹åŒ–

**ä»»åŠ¡ï¼š**
- [ ] å®ç° EL2 å…¥å£ä»£ç  (`arch/arm64/cpu/entry.S`)
- [x] å®ç° CPU åˆå§‹åŒ–æ¡†æ¶ (`arch/arm64/cpu/init.rs`)
  - [x] EL2 è¿›å…¥å’Œé…ç½®æ¡†æ¶
  - [x] HCR_EL2 å¯„å­˜å™¨ä½å®šä¹‰
  - [x] SCTLR_EL2 ä½å®šä¹‰
  - [x] VTCR_EL2 ä½å®šä¹‰
  - [ ] å®Œæ•´åˆå§‹åŒ–æµç¨‹ (TODO)
- [ ] å®ç°å¼‚å¸¸å‘é‡è¡¨ (`arch/arm64/interrupt/vectors.S`)
  - åŒæ­¥å¼‚å¸¸
  - IRQ å¼‚å¸¸
  - FIQ å¼‚å¸¸
  - SError å¼‚å¸¸
- [ ] å®ç° EL2 åˆ° EL1 é™çº§ (å¯é€‰ VHE)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/arm64/cpu_init.c` (112 è¡Œ)
- `xvisor/arch/arm/cpu/arm64/cpu_entry.S`
- `xvisor/arch/arm/cpu/arm64/include/cpu_defines.h`

**å…³é”®åˆå§‹åŒ–æ­¥éª¤ (å‚è€ƒ cpu_init.c):**
1. æ£€æµ‹ CPU ID å’Œç‰¹æ€§
2. é…ç½® EL2 ç³»ç»Ÿå¯„å­˜å™¨
3. è®¾ç½®å¼‚å¸¸å‘é‡è¡¨
4. é…ç½® VFP/NEON
5. ä½¿èƒ½ç¼“å­˜
6. é…ç½® MMU

**äº¤ä»˜ç‰©ï¼š**
- [x] `arch/arm64/cpu/init.rs` (éƒ¨åˆ†å®Œæˆ)
- [ ] `arch/arm64/cpu/entry.S`
- [ ] `arch/arm64/interrupt/vectors.S`

#### 3.1.2 ARMv7 HYP æ¨¡å¼åˆå§‹åŒ–

**ä»»åŠ¡ï¼š**
- [ ] å®ç° HYP å…¥å£ä»£ç  (`arch/arm32/cpu/entry.S`)
- [ ] å®ç° CPU åˆå§‹åŒ– (`arch/arm32/cpu/init.rs`)
  - HYP æ¨¡å¼è¿›å…¥
  - HCR, HCPTR, HSTR å¯„å­˜å™¨åˆå§‹åŒ–
  - HSCTLR é…ç½®
- [ ] å®ç°å¼‚å¸¸å‘é‡è¡¨ (`arch/arm32/interrupt/vectors.S`)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/arm32ve/cpu_init.c` (113 è¡Œ)
- `xvisor/arch/arm/cpu/arm32ve/cpu_entry.S`

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm32/cpu/entry.S`
- `arch/arm32/cpu/init.rs`
- `arch/arm32/interrupt/vectors.S`

#### 3.1.3 CPU å¯„å­˜å™¨ç®¡ç†

> **çŠ¶æ€æ›´æ–° (2025-12-27):** éƒ¨åˆ†å®Œæˆ

**ä»»åŠ¡ï¼š**
- [x] å®ç°ç³»ç»Ÿå¯„å­˜å™¨è®¿é—®æ¥å£ (`arch/arm64/cpu/regs.rs`)
  - [x] MSR/MRRS æŒ‡ä»¤å°è£… (inline asm)
  - [ ] é€šç”¨å¯„å­˜å™¨ (x0-x30) æ¡†æ¶
  - [ ] ç‰¹æ®Šå¯„å­˜å™¨ (SP, PC, PSTATE)
- [x] å®ç° EL2 ç³»ç»Ÿå¯„å­˜å™¨å®šä¹‰ (`arch/arm64/mod.rs` el2_regs æ¨¡å—)
  - [x] HCR_EL2, VTTBR_EL2, VTCR_EL2 ç¼–ç 
  - [ ] CPTR_EL2, HSTR_EL2 (TODO)
  - [ ] SCR_EL3 (å¦‚æœæ”¯æŒ)
- [x] å®ç° ID å¯„å­˜å™¨è§£æ (`arch/arm64/cpu/regs.rs` info æ¨¡å—)
  - [x] MIDR_EL1, MPIDR_EL1
  - [ ] ID_AA64PFR0_EL1 ~ ID_AA64MMFR2_EL1 (TODO)
- [x] å®ç° CPU ç‰¹æ€§æ£€æµ‹ (`arch/arm64/cpu/features.rs`)
  - [x] CpuInfo ç»“æ„
  - [x] CpuFeatures bitflags
  - [ ] ARMv8.0/8.1/8.2/8.3/8.4/8.5/8.6/9.0 ç‰ˆæœ¬æ£€æµ‹ (TODO)
  - [ ] è™šæ‹ŸåŒ–æ‰©å±•æ£€æµ‹ (TODO)
  - [ ] PAN/UAO æ”¯æŒ (TODO)
  - [ ] SVE æ£€æµ‹ (TODO)
  - [ ] Pointer Authentication æ£€æµ‹ (TODO)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/arm64/include/arch_regs.h`
- `xvisor/arch/arm/include/arm_features.h`
- `xvisor/arch/arm/cpu/arm64/cpu_inline_asm.h`

**äº¤ä»˜ç‰©ï¼š**
- [x] `arch/arm64/cpu/regs.rs` (éƒ¨åˆ†å®Œæˆ)
- [ ] `arch/arm64/cpu/el2_regs.rs` (æ•´åˆåˆ° mod.rs)
- [ ] `arch/arm64/cpu/id.rs` (æ•´åˆåˆ° regs.rs)
- [x] `arch/arm64/cpu/features.rs` (éƒ¨åˆ†å®Œæˆ)

#### 3.1.4 VCPU ä¸Šä¸‹æ–‡åˆ‡æ¢

> **çŠ¶æ€æ›´æ–° (2025-12-27):** ç»“æ„ä½“å®šä¹‰å®Œæˆï¼Œæ±‡ç¼–å®ç°å¾…å®Œæˆ

**ä»»åŠ¡ï¼š**
- [x] å®ç° VCPU ä¸Šä¸‹æ–‡ç»“æ„ (`arch/arm64/cpu/state.rs`)
  - [x] SavedGprs (x0-x30)
  - [x] SavedSpecialRegs (SP, PC, PSTATE)
  - [x] SavedEl1SysRegs
  - [x] SavedVfpRegs
  - [x] ArmPrivContext
  - [x] VcpuContext
- [ ] å®ç°ä¸Šä¸‹æ–‡åˆ‡æ¢æ±‡ç¼– (`arch/arm64/cpu/vcpu/switch.S`)
  - Host -> Guest åˆ‡æ¢ (ERET åˆ° EL1)
  - Guest -> Host åˆ‡æ¢ (å¼‚å¸¸åˆ° EL2)
  - VCPU çŠ¶æ€ä¿å­˜/æ¢å¤
- [ ] å®ç° Traps å¤„ç† (`arch/arm64/cpu/vcpu/trap.rs`)
  - å¼‚å¸¸çº§åˆ«è½¬æ¢å¤„ç†
  - å¼‚æ­¥å¼‚å¸¸å¤„ç†
  - Fault å¤„ç†

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/arm64/cpu_vcpu_helper.c` (899 è¡Œ)
- `xvisor/arch/arm/cpu/arm64/cpu_vcpu_switch.S`
- `xvisor/arch/arm/cpu/arm64/include/cpu_vcpu_helper.h`
- `xvisor/arch/arm/cpu/arm64/include/cpu_vcpu_switch.h`

**arm_priv_sysregs å­—æ®µæ˜ å°„:**
```
sp_el0      0x00
sp_el1      0x08
elr_el1     0x10
spsr_el1    0x18
midr_el1    0x20
mpidr_el1   0x28
sctlr_el1   0x30
actlr_el1   0x38
cpacr_el1   0x40
ttbr0_el1   0x48
ttbr1_el1   0x50
tcr_el1     0x58
esr_el1     0x60
far_el1     0x68
par_el1     0x70
mair_el1    0x78
vbar_el1    0x80
contextidr_el1 0x88
tpidr_el0   0x90
tpidr_el1   0x98
tpidrro_el0 0xA0
```

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/cpu/vcpu/context.rs`
- `arch/arm64/cpu/vcpu/switch.S`
- `arch/arm64/cpu/vcpu/trap.rs`
- `arch/arm64/cpu/vcpu/mod.rs`

---

### é˜¶æ®µ 2ï¼šå†…å­˜ç®¡ç†å•å…ƒ (MMU) (Week 7-10)

#### 3.2.1 Stage-2 é¡µè¡¨ç®¡ç†

> **çŠ¶æ€æ›´æ–° (2025-12-27):** âœ… å·²å®Œæˆ Stage-2 é¡µè¡¨ç»“æ„ã€VTTBR_EL2 ç®¡ç†å’Œé¡µè¡¨æ“ä½œ

**ä»»åŠ¡ï¼š**
- [x] å®ç° Stage-2 é¡µè¡¨ç»“æ„ (`arch/arm64/mmu/stage2.rs`)
  - [x] 4çº§é¡µè¡¨ (48-bit IPA)
  - [x] 3çº§é¡µè¡¨ (å¯é€‰ 40-bit IPA)
  - [x] é¡µè¡¨é¡¹æ ¼å¼å®šä¹‰ (PTE bits, masks, attributes)
- [x] å®ç° VTTBR_EL2 ç®¡ç† (`arch/arm64/mmu/vttbr.rs`)
  - [x] VMID åˆ†é…å™¨ (AtomicU64 bitmap, çº¿ç¨‹å®‰å…¨)
  - [x] é¡µè¡¨åŸºå€ç®¡ç†
  - [x] VMID 8-bit åˆ†é… (256 VMs)
- [x] å®ç° VTCR_EL2 é…ç½® (`arch/arm64/mmu/vtcr.rs`)
  - [x] T0SZ, SL0, IRGN0, ORGN0, SH0, TG0 é…ç½®
  - [x] VTCR_EL2 å€¼è®¡ç®—
  - [x] æ‰€æœ‰ bit å®šä¹‰ (TG0, PS, VS, HD, HA ç­‰)
  - [x] read_vtcr_el2()/write_vtcr_el2() å¯„å­˜å™¨è®¿é—®
  - [x] encode()/decode() æ–¹æ³•
- [x] å®ç° Stage-2 é¡µè¡¨æ“ä½œ (`arch/arm64/mmu/operations.rs`)
  - [x] é¡µè¡¨æ˜ å°„/å–æ¶ˆæ˜ å°„ (map_range, unmap_range)
  - [x] TLB æ— æ•ˆåŒ– (TLBI IPAS2E1IS, TLBI VMALLS12E1IS)
  - [x] ç¼“å­˜ç»´æŠ¤ (pte_sync, DMB/DSB)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/common/mmu_lpae.c` (397 è¡Œ)
- `xvisor/arch/arm/cpu/common/include/mmu_lpae.h`
- `xvisor/arch/arm/cpu/arm64/include/arch_mmu.h`

**LPAE é¡µè¡¨å¸¸é‡:**
```rust
pub const TTBL_L0_BLOCK_SIZE: u64 = 512 * 1024 * 1024 * 1024;  // 512GB
pub const TTBL_L1_BLOCK_SIZE: u64 = 1 * 1024 * 1024 * 1024;     // 1GB
pub const TTBL_L2_BLOCK_SIZE: u64 = 2 * 1024 * 1024;            // 2MB
pub const TTBL_L3_BLOCK_SIZE: u64 = 4 * 1024;                   // 4KB

pub const TTBL_L0_BLOCK_SHIFT: u32 = 39;
pub const TTBL_L1_BLOCK_SHIFT: u32 = 30;
pub const TTBL_L2_BLOCK_SHIFT: u32 = 21;
pub const TTBL_L3_BLOCK_SHIFT: u32 = 12;
```

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/mmu/stage2.rs`
- `arch/arm64/mmu/vttbr.rs`
- `arch/arm64/mmu/vtcr.rs`
- `arch/arm64/mmu/operations.rs`

#### 3.2.2 åœ°å€è½¬æ¢

> **çŠ¶æ€æ›´æ–° (2025-12-27):** âœ… å·²å®Œæˆ IPA -> PA è½¬æ¢å’Œå†…å­˜å±æ€§ç®¡ç†

**ä»»åŠ¡ï¼š**
- [x] å®ç° IPA -> PA è½¬æ¢ (`arch/arm64/mmu/translate.rs`)
  - [x] Walk Stage-2 é¡µè¡¨
  - [x] å¤„ç†é¡µé”™è¯¯
  - [x] Fault è§£ç 
- [x] å®ç°å†…å­˜å±æ€§ç®¡ç† (`arch/arm64/mmu/attrs.rs`)
  - [x] MAIR_EL2 é…ç½®
  - [x] Device/Greedy/Normal å†…å­˜ç±»å‹
  - [x] Shareability å±æ€§
  - [x] Stage-2 å±æ€§ç¼–ç 
- [x] å®ç° VMID ç®¡ç† (`arch/arm64/mmu/vmid.rs`)
  - [x] VMID åˆ†é…/å›æ”¶ (å·²åœ¨ vttbr.rs ä¸­å®ç°)
  - [x] VMID åˆ·æ–° (VMALL) (å·²åœ¨ vttbr.rs ä¸­å®ç°)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/common/mmu_lpae.c` - arch_mmu_level_index()

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/mmu/translate.rs`
- `arch/arm64/mmu/attrs.rs`
- `arch/arm64/mmu/vmid.rs`

#### 3.2.3 ä¸å…±äº« MMU æ¡†æ¶é›†æˆ

**ä»»åŠ¡ï¼š**
- [ ] å®ç° GStage trait for ARM (`arch/arm64/mmu/gstage.rs`)
  - ç±»ä¼¼ RISC-V çš„ GStageManager
  - ä¸ `core/mm/gstage.rs` é›†æˆ
- [ ] å®ç° Stage-2 ç¼ºé¡µå¤„ç† (`arch/arm64/mmu/fault.rs`)
  - IPA fault å¤„ç†
  - Permission fault å¤„ç†

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/mmu/gstage.rs`
- `arch/arm64/mmu/fault.rs`
- `arch/arm64/mmu/mod.rs`

---

### é˜¶æ®µ 3ï¼šä¸­æ–­è™šæ‹ŸåŒ– (Week 11-14)

#### 3.3.1 GIC åŸºç¡€æ”¯æŒ

> **çŠ¶æ€æ›´æ–° (2025-12-27):** âœ… å·²å®Œæˆ GIC é©±åŠ¨æ¡†æ¶å’Œ VGIC è™šæ‹ŸåŒ–æ”¯æŒ

**ä»»åŠ¡ï¼š**
- [x] å®ç° GICv2/v3 é©±åŠ¨ (`arch/arm64/interrupt/gic.rs`)
  - GICD (Distributor) ç®¡ç†
    - GICD_CTLR, GICD_TYPER, GICD_ISENABLER, GICD_ICENABLER
    - GICD_ISPENDR, GICD_ICPENDR
    - GICD_IPRIORITYR, GICD_ITARGETSR, GICD_ICFGR
    - GICD_SGIR (Software Generated Interrupt)
  - GICC (CPU Interface) ç®¡ç† (GICv2)
    - GICC_CTLR, GICC_PMR, GICC_BPR, GICC_IAR, GICC_EOIR
    - GICC_HPPIR, GICC_RPR, GICC_DIR
  - GICH (Hypervisor Interface) ç®¡ç†
    - GICH_HCR, GICH_VTR, GICH_VMCR, GICH_LR
    - List Register ç®¡ç†
  - GICR (Redistributor) å®šä¹‰ (GICv3)
    - GICR_WAKER, GICR_PROPBASER, GICR_PENDBASER
  - ICC ç³»ç»Ÿå¯„å­˜å™¨å®šä¹‰ (GICv3)
    - ICC_IAR0_EL1, ICC_IAR1_EL1, ICC_EOIR0_EL1, ICC_EOIR1_EL1
  - ä¸­æ–­ä½¿èƒ½/ç¦ç”¨
  - ä¸­æ–­ä¼˜å…ˆçº§é…ç½®
  - ä¸­æ–­ç›®æ ‡é…ç½®
  - è½¯ä»¶ä¸­æ–­ç”Ÿæˆ (SGI)
- [ ] GIC å‘ç°å’Œè®¾å¤‡æ ‘è§£æ (TODO)
  - è®¾å¤‡æ ‘è§£æ
  - ç‰ˆæœ¬æ£€æµ‹
  - IRQ æ•°é‡æ£€æµ‹

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/drivers/irqchip/irq-gic.c`
- `xvisor/drivers/irqchip/irq-gic-v3.c`
- `xvisor/arch/arm/cpu/common/vgic.c`
- `xvisor/arch/arm/cpu/common/vgic_v3.c`
- `xvisor/arch/arm/cpu/arm64/include/arch_gicv3.h`

**äº¤ä»˜ç‰©ï¼š**
- [x] `arch/arm64/interrupt/gic.rs` (688 è¡Œ)
- [ ] `arch/arm64/interrupt/gic_discovery.rs` (TODO)

#### 3.3.2 VGIC (è™šæ‹Ÿ GIC) å®ç°

> **çŠ¶æ€æ›´æ–° (2025-12-27):** âœ… å·²å®Œæˆ VGIC æ¡†æ¶å’Œ GICv2 è™šæ‹ŸåŒ–æ”¯æŒ

**ä»»åŠ¡ï¼š**
- [x] å®ç° VGIC æ¡†æ¶ (`arch/arm64/interrupt/vgic.rs`)
  - VGIC çŠ¶æ€ç®¡ç† (VgicGuestState)
  - List Register (LR) ç®¡ç† (VgicVcpuState)
  - VgicOps trait å®šä¹‰
- [x] å®ç° VGIC v2 (`arch/arm64/interrupt/vgic.rs`)
  - è™šæ‹Ÿ CPU æ¥å£ä»¿çœŸ (VgicV2Ops)
  - ä¸­æ–­æ³¨å…¥åˆ° Guest (inject_irq)
  - LR å¯„å­˜å™¨ç®¡ç† (set_lr, get_lr, clear_lr)
  - VCPU ä¸Šä¸‹æ–‡ä¿å­˜/æ¢å¤ (save_vcpu_context, restore_vcpu_context)
- [ ] å®ç° VGIC v3 (TODO)
  - è™šæ‹Ÿ Redistributor
  - ICC ç³»ç»Ÿå¯„å­˜å™¨ä»¿çœŸ
    - ICC_IAR1_EL1, ICC_EOIR1_EL1
    - ICC_IGRPEN0_EL1, ICC_IGRPEN1_EL1
  - INTID èŒƒå›´æ‰©å±•æ”¯æŒ
- [ ] å®ç° VGIC ä¸­æ–­è·¯ç”± (TODO)
  - SGI (0-15) è·¯ç”±
  - PPI (16-31) è·¯ç”±
  - SPI (32-1019) è·¯ç”±
  - LPI (1024+) è·¯ç”± (å¯é€‰)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/common/vgic.c` (~40KB)
- `xvisor/arch/arm/cpu/common/vgic_v2.c` (~7.7KB)
- `xvisor/arch/arm/cpu/common/vgic_v3.c` (~11.7KB)

**VGIC æ•°æ®ç»“æ„æ˜ å°„:**
```rust
pub struct VgicGuestState {
    pub num_vcpus: u32,
    pub num_irqs: u32,
    pub vcpu_states: Vec<VgicVcpuState>,
    pub enabled: bool,
    pub version: GicVersion,
}

pub struct VgicVcpuState {
    pub parent_irq: u32,
    pub hw: VgicHwState,
    pub lr_used_count: u32,
    pub lr_used: [u32; ...],
    pub irq_lr: [u8; VGIC_MAX_NIRQ],
}

pub const VGIC_MAX_NCPU: u32 = 8;
pub const VGIC_MAX_NIRQ: u32 = 256;
pub const VGIC_MAX_LRS: usize = 16;
```

**äº¤ä»˜ç‰©ï¼š**
- [x] `arch/arm64/interrupt/vgic.rs` (695 è¡Œ)
- [ ] `arch/arm64/interrupt/vgic/vgicv3.rs` (TODO)
- [ ] `arch/arm64/interrupt/vgic/routing.rs` (TODO)

#### 3.3.3 è™šæ‹Ÿä¸­æ–­å¤„ç†

**ä»»åŠ¡ï¼š**
- [ ] å®ç°è™šæ‹Ÿä¸­æ–­æ³¨å…¥ (`arch/arm64/interrupt/virq.rs`) (TODO)
  - è®¾ç½® VGIC LR
  - HCR_EL2.VI/VF ä½ç®¡ç†
  - ä¸­æ–­ä¼˜å…ˆçº§å¤„ç†
- [ ] å®ç°è™šæ‹Ÿä¸­æ–­ EOI å¤„ç† (TODO)
- [ ] å®ç°ä¸­æ–­å§”æ‰˜ (HIDELEG) (TODO)

**äº¤ä»˜ç‰©ï¼š**
- [ ] `arch/arm64/interrupt/virq.rs` (å¾…å®ç°)
- [x] `arch/arm64/interrupt/mod.rs` (å·²æ›´æ–°å¯¼å‡º)

---

### é˜¶æ®µ 4ï¼šç³»ç»Ÿå¯„å­˜å™¨è™šæ‹ŸåŒ– (Week 15-18)

#### 3.4.1 ç³»ç»Ÿå¯„å­˜å™¨ä»¿çœŸæ¡†æ¶

**ä»»åŠ¡ï¼š**
- [ ] å®ç°ç³»ç»Ÿå¯„å­˜å™¨ trap å¤„ç† (`arch/arm64/cpu/sysreg/trap.rs`)
  - HSTR_EL2 trap å¤„ç†
  - CPTR_EL2 trap å¤„ç† (TCPAC, TFP, TTA)
  - ç³»ç»Ÿå¯„å­˜å™¨è®¿é—®è§£ç 
- [ ] å®ç°ç³»ç»Ÿå¯„å­˜å™¨è¯»å†™åˆ†å‘å™¨ (`arch/arm64/cpu/sysreg/dispatch.rs`)
  - Op0, Op1, CRn, CRm, Op2 è§£ç 
  - å¯„å­˜å™¨è®¿é—®è·¯ç”±
- [ ] å®ç°ä¿å­˜çš„å¯„å­˜å™¨çŠ¶æ€ (`arch/arm64/cpu/sysreg/state.rs`)
  - æ¯ä¸ª VCPU çš„ç³»ç»Ÿå¯„å­˜å™¨çŠ¶æ€

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/arm64/cpu_vcpu_sysregs.c` (464 è¡Œ)
- `xvisor/arch/arm/cpu/arm64/include/cpu_vcpu_sysregs.h`

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/cpu/sysreg/mod.rs`
- `arch/arm64/cpu/sysreg/trap.rs`
- `arch/arm64/cpu/sysreg/dispatch.rs`
- `arch/arm64/cpu/sysreg/state.rs`

#### 3.4.2 å…³é”®ç³»ç»Ÿå¯„å­˜å™¨å®ç° (2025-12-27)

**ä»»åŠ¡ï¼š**
- [x] å®ç° ID å¯„å­˜å™¨ä»¿çœŸ (`arch/arm64/cpu/sysreg/id_regs.rs`, 420 è¡Œ)
  - ID_AA64PFR0_EL1 ~ ID_AA64PFR1_EL1 (å¤„ç†å™¨ç‰¹æ€§)
  - ID_AA64DFR0_EL1 ~ ID_AA64DFR1_EL1 (è°ƒè¯•ç‰¹æ€§)
  - ID_AA64ISAR0_EL1 ~ ID_AA64ISAR2_EL1 (æŒ‡ä»¤é›†å±æ€§)
  - ID_AA64MMFR0_EL1 ~ ID_AA64MMFR2_EL1 (å†…å­˜æ¨¡å‹)
  - MIDR_EL1, MPIDR_EL1, REVIDR_EL1
  - IdRegisters é›†åˆ, read_id_reg() / write_id_reg()
- [x] å®ç°ç³»ç»Ÿæ§åˆ¶å¯„å­˜å™¨ (`arch/arm64/cpu/sysreg/sctlr.rs`, 430 è¡Œ)
  - SCTLR_EL1 ä»¿çœŸ (MMU/Cache/Alignment æ§åˆ¶)
  - ACTLR_EL1 ä»¿çœŸ (è¾…åŠ©æ§åˆ¶)
  - CPACR_EL1 ä»¿çœŸ (åå¤„ç†å™¨è®¿é—®æ§åˆ¶)
  - SystemControlRegs é›†åˆ, read_ctrl_reg() / write_ctrl_reg()
  - enable_mmu() / disable_mmu() / is_mmu_enabled()
- [x] å®ç°é¡µè¡¨å¯„å­˜å™¨ (`arch/arm64/cpu/sysreg/mm.rs`, 570 è¡Œ)
  - TTBR0_EL1, TTBR1_EL1 (é¡µè¡¨åŸºå€)
  - TCR_EL1 (åœ°å€è½¬æ¢æ§åˆ¶)
  - MAIR_EL1 (å†…å­˜å±æ€§)
  - AMAIR_EL1 (è¾…åŠ©å†…å­˜å±æ€§)
  - MemoryMgmtRegs é›†åˆ, read_mm_reg() / write_mm_reg()
  - invalidate_tlb() TLB æ— æ•ˆåŒ–
- [x] å®ç°è°ƒè¯•å¯„å­˜å™¨ (`arch/arm64/cpu/sysreg/debug.rs`, 480 è¡Œ)
  - MDSCR_EL1 (ç›‘æ§è°ƒè¯•ç³»ç»Ÿæ§åˆ¶)
  - Dbgbvr0El1 / Dbgbcr0El1 (æ–­ç‚¹å¯„å­˜å™¨)
  - Dbgwvr0El1 / Dbgwcr0El1 (è§‚å¯Ÿç‚¹å¯„å­˜å™¨)
  - DebugRegs é›†åˆ, read_debug_reg() / write_debug_reg()
  - enable_monitoring() / enable_single_step()

**äº¤ä»˜ç‰©ï¼š**
- [x] `arch/arm64/cpu/sysreg/id_regs.rs`
- [x] `arch/arm64/cpu/sysreg/sctlr.rs`
- [x] `arch/arm64/cpu/sysreg/mm.rs`
- [x] `arch/arm64/cpu/sysreg/debug.rs`
- [x] `arch/arm64/cpu/sysreg/mod.rs` (æ›´æ–°å¯¼å‡º)

**ä»£ç ç»Ÿè®¡ï¼š**
- æ–°å¢/ä¿®æ”¹æ–‡ä»¶: 5 ä¸ª
- æ€»ä»£ç é‡: ~1,900 è¡Œ

**Commit:** 9c951f2

---

#### 3.4.3 CP15 åå¤„ç†å™¨ä»¿çœŸ (ARMv7)

> **çŠ¶æ€æ›´æ–° (2025-12-27):** âœ… å·²å®Œæˆ

**ä»»åŠ¡ï¼š**
- [x] å®ç° CP15 åå¤„ç†å™¨æ¡†æ¶ (`arch/arm32/cpu/coproc/cp15.rs`, ~1,100 è¡Œ)
- [x] å®ç° CP15 å¯„å­˜å™¨è¯»å†™
  - CRn=0: MIDR, CCSIDR, CLIDR, CCSIDR2, PFR/DFR/MMFR/ISAR
  - CRn=1: SCTLR, ACTLR, CPACR
  - CRn=2: TTBR0, TTBR1, TTBCR
  - CRn=3: DACR
  - CRn=5: DFSR, IFSR, ADFSR, AIFSR
  - CRn=6: DFAR, IFAR
  - CRn=7: ç¼“å­˜æ“ä½œ (PAR, DCCISW, DCCSW)
  - CRn=9: æ€§èƒ½ç›‘æ§ (PMCR, PMCNTEN, PMOVSR, PMXEVTYPER)
  - CRn=10: PRRR, NMRR
  - CRn=12: VBAR
  - CRn=13: FCSE, CONTEXT, TPIDRURW/TPIDRURO/TPIDRPRW
  - CRn=15: å®ç°ç‰¹å®š (PCR, CBAR)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/arm32ve/cpu_vcpu_cp15.c` (653 è¡Œ)
- `xvisor/arch/arm/cpu/arm32ve/include/cpu_vcpu_cp15.h`

**CP15 å¯„å­˜å™¨ç»“æ„ (653 è¡Œä»£ç ):**
```rust
pub enum Cp15Register {
    // CRn=0 - Identification Registers
    Midr,        // Main ID Register
    Mpidr,       // Multiprocessor ID Register
    Ctr,         // Cache Type Register
    Pfr0/Pfr1,   // Processor Feature Registers
    Dfr0,        // Debug Feature Register
    Mmfr0-Mmfr3, // Memory Model Feature Registers
    Isar0-Isar5, // Instruction Set Attribute Registers
    Ccsidr,      // Cache Size ID Registers
    Clidr,       // Cache Level ID Register
    // CRn=1 - System Control
    Sctlr,       // System Control Register
    Actlr,       // Auxiliary Control Register
    Cpacr,       // Coprocessor Access Control Register
    // CRn=2 - MMU
    Ttbr0/Ttbr1, // Translation Table Base Registers
    Ttbcr,       // Translation Table Base Control Register
    Dacr,        // Domain Access Control Register
    // CRn=5 - Fault Status
    Dfsr/Ifsr,   // Data/Instruction Fault Status
    Adfsr/Aifsr, // Auxiliary Fault Status
    // CRn=6 - Fault Address
    Dfar/Ifar,   // Data/Instruction Fault Address
    // CRn=7 - Address Translation
    Par/Par64,   // Physical Address Registers
    // CRn=9 - Performance Monitor
    Pmcr,        // Performance Monitor Control
    Pmcnten,     // Count Enable Set
    Pmovsr,      // Overflow Flag Status
    Pmxevtyper,  // Event Type Select
    Pmuserenr,   // User Enable
    Pminten,     // Interrupt Enable
    // CRn=10 - Memory Attributes
    Prrr,        // Primary Region Remap Register
    Nmrr,        // Normal Memory Remap Register
    // CRn=12 - VBAR
    Vbar,        // Vector Base Address Register
    // CRn=13 - TLS
    Tpidrurw,    // Thread ID Register User RW
    Tpidruro,    // Thread ID Register User RO
    Tpidrprw,    // Thread ID Register Privileged RW
    Fcseidr,     // FCSE Process ID Register
    Contextidr,  // Context ID Register
}
```

**ä¸»è¦ç»“æ„ï¼š**
- `Cp15Regs`: å®Œæ•´ CP15 å¯„å­˜å™¨çŠ¶æ€é›†åˆ
- `Cp15IdRegs`: è¯†åˆ«å’Œç‰¹æ€§å¯„å­˜å™¨ (ID Registers)
- `Cp15CtrlRegs`: ç³»ç»Ÿæ§åˆ¶å¯„å­˜å™¨ (SCTLR, CPACR)
- `Cp15MmuRegs`: MMU å¯„å­˜å™¨ (TTBR0/1, TTBCR, DACR)
- `Cp15FaultRegs`: æ•…éšœçŠ¶æ€/åœ°å€å¯„å­˜å™¨
- `Cp15TranslateRegs`: åœ°å€è½¬æ¢å¯„å­˜å™¨ (PAR)
- `Cp15PerfRegs`: æ€§èƒ½ç›‘æ§å¯„å­˜å™¨
- `Cp15AttrRegs`: å†…å­˜å±æ€§å¯„å­˜å™¨ (PRRR, NMRR)
- `Cp15TlsRegs`: TLS å’Œçº¿ç¨‹ ID å¯„å­˜å™¨
- `Cp15Encoding`: CP15 æŒ‡ä»¤ç¼–ç  (opc1, opc2, CRn, CRm)
- `ArmCpuId`: ARM CPU ID æšä¸¾ (Cortex-A7/A8/A9/A15)

**å…³é”®å‡½æ•°ï¼š**
- `read()` / `write()`: CP15 å¯„å­˜å™¨è¯»å†™åˆ†å‘
- `for_cpu()`: ä¸ºç‰¹å®š CPU ç±»å‹åˆ›å»º CP15 å¯„å­˜å™¨
- `read_id_reg()`: CRn=0 è¯†åˆ«å¯„å­˜å™¨è¯»å–
- `read_ctrl_reg()` / `write_ctrl_reg()`: CRn=1 æ§åˆ¶å¯„å­˜å™¨
- `read_ttb_reg()` / `write_ttb_reg()`: CRn=2 MMU å¯„å­˜å™¨
- `read_fault_status()` / `write_fault_status()`: CRn=5 æ•…éšœçŠ¶æ€
- `read_perf_reg()` / `write_perf_reg()`: CRn=9 æ€§èƒ½ç›‘æ§
- `read_tls_reg()` / `write_tls_reg()`: CRn=13 TLS å¯„å­˜å™¨

**äº¤ä»˜ç‰©ï¼š**
- [x] `arch/arm32/cpu/coproc/cp15.rs` (~1,100 è¡Œ)
- [x] `arch/arm32/cpu/coproc/mod.rs`
- [x] `arch/arm32/cpu/mod.rs`
- [x] `arch/arm32/mod.rs`
- [x] `arch/mod.rs` (æ·»åŠ  arm32 æ¨¡å—å¯¼å‡º)

**ä»£ç ç»Ÿè®¡ï¼š**
- æ–°å¢æ–‡ä»¶: 4 ä¸ª
- æ€»ä»£ç é‡: ~1,300 è¡Œ

**Commit:** 70fde6b

#### 3.4.4 CP14 åå¤„ç†å™¨ä»¿çœŸ (ARMv7)

> **çŠ¶æ€æ›´æ–° (2025-12-27):** âœ… å·²å®Œæˆ

**ä»»åŠ¡ï¼š**
- [x] å®ç° CP14 è°ƒè¯•åå¤„ç†å™¨ (`arch/arm32/cpu/coproc/cp14.rs`, ~350 è¡Œ)
  - ThumbEE å¯„å­˜å™¨ (TEECR, TEEHBR)
  - è°ƒè¯•å¯„å­˜å™¨ (è¿”å› Unimplemented)
  - Trace å¯„å­˜å™¨ (è¿”å› Unimplemented)
  - Jazelle å¯„å­˜å™¨ (è¿”å› Unimplemented)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/arm32ve/cpu_vcpu_cp14.c` (218 è¡Œ)

**CP14 å¯„å­˜å™¨ç±»å‹:**
```rust
pub enum Cp14RegType {
    ThumbEE = 6,  // ThumbEE registers (TEECR, TEEHBR)
    Debug = 0,    // Debug registers - not implemented
    Trace = 1,    // Trace registers - not implemented
    Jazelle = 7,  // Jazelle registers - not implemented
}
```

**ä¸»è¦ç»“æ„ï¼š**
- `Cp14Regs`: CP14 å¯„å­˜å™¨çŠ¶æ€é›†åˆ
- `Cp14ThumbEERegs`: ThumbEE å¯„å­˜å™¨ (TEECR, TEEHBR)
- `Cp14RegType`: CP14 å¯„å­˜å™¨ç±»å‹æšä¸¾
- `ARM_FEATURE_THUMB2EE`: ThumbEE ç‰¹æ€§æ ‡å¿—ä½
- `ArmFeatureExt`: ARM ç‰¹æ€§æ‰©å±• trait

**å…³é”®åŠŸèƒ½ï¼š**
- `read()` / `write()`: CP14 å¯„å­˜å™¨è¯»å†™åˆ†å‘
- `read_thumbee_reg()` / `write_thumbee_reg()`: ThumbEE å¯„å­˜å™¨ (opc1=6)
- Debug/Trace/Jazelle å¯„å­˜å™¨è¿”å› Unimplemented
- ThumbEE ç‰¹æ€§å¯ç”¨/ç¦ç”¨æ§åˆ¶
- `save()` / `restore()`: VCPU ä¸Šä¸‹æ–‡åˆ‡æ¢æ”¯æŒ
- `dump()`: è°ƒè¯•ä¿¡æ¯è¾“å‡º

**ThumbEE å¯„å­˜å™¨:**
- TEECR (CRn=0, CRm=0, opc2=0): ThumbEE æ§åˆ¶å¯„å­˜å™¨
  - bit[0]: U - Unaligned access enable
  - bit[4:1]: CP - Copy-to-Background enable
- TEEHBR (CRn=1, CRm=0, opc2=0): ThumbEE Handler åŸºå€å¯„å­˜å™¨
  - bit[31:2]: ThumbEE å¼‚å¸¸å¤„ç†ç¨‹åºåŸºå€

**äº¤ä»˜ç‰©ï¼š**
- [x] `arch/arm32/cpu/coproc/cp14.rs` (~350 è¡Œ)
- [x] `arch/arm32/cpu/coproc/mod.rs` (æ›´æ–°å¯¼å‡º)

**ä»£ç ç»Ÿè®¡ï¼š**
- æ–°å¢æ–‡ä»¶: 1 ä¸ª
- ä¿®æ”¹æ–‡ä»¶: 1 ä¸ª
- æ€»ä»£ç é‡: ~350 è¡Œ

**Commit:** 867adfe

---

### é˜¶æ®µ 5ï¼šFPU/SIMD è™šæ‹ŸåŒ– (Week 19-20)

#### 3.5.1 VFP/NEON ä¿å­˜å’Œæ¢å¤

> **çŠ¶æ€æ›´æ–° (2025-12-27):** âœ… å·²å®Œæˆ

**ä»»åŠ¡ï¼š**
- [x] å®ç° VFP å¯„å­˜å™¨ä¿å­˜ (`arch/arm64/cpu/fpu/vfp.rs`, ~580 è¡Œ)
  - V registers (V0-V31, 128-bit) - å­˜å‚¨ä¸º 64 x u64
  - FPCR, FPSR æµ®ç‚¹æ§åˆ¶/çŠ¶æ€å¯„å­˜å™¨
  - MVFR0, MVFR1, MVFR2 åª’ä½“å’Œ VFP ç‰¹æ€§å¯„å­˜å™¨
  - D/S/H/B å¯„å­˜å™¨è®¿é—® (64/32/16/8-bit)
- [x] å®ç° NEON/ASIMD æ”¯æŒ (`arch/arm64/cpu/fpu/neon.rs`, ~440 è¡Œ)
  - SimdVec128: 128-bit å‘é‡å¯„å­˜å™¨å°è£…
  - SimdElementType: SIMD å…ƒç´ ç±»å‹ (S8/U8 ~ F64)
  - SimdLaneCount: SVE å‘é‡é•¿åº¦ (128-2048 bits)
  - SVE ä¸Šä¸‹æ–‡ç®¡ç† (å¯é€‰)
  - å‘é‡æ“ä½œ (AND, OR, XOR, BIC, åŠ æ³•ç­‰)
- [x] å®ç° Lazy FPU åˆ‡æ¢ (`arch/arm64/cpu/fpu/lazy.rs`, ~440 è¡Œ)
  - CptrEl2: CPTR_EL2 å¯„å­˜å™¨ç®¡ç†
  - FpuTrapInfo: FPU é™·é˜±ä¿¡æ¯
  - LazyFpuState: Clean/Active/Dirty çŠ¶æ€
  - LazyFpuContext: VCPU å»¶è¿Ÿ FPU ä¸Šä¸‹æ–‡
  - LazyFpuManager: å…¨å±€ FPU ç®¡ç†å™¨

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/arm64/cpu_vcpu_vfp.c` (156 è¡Œ)
- `xvisor/arch/arm/cpu/arm32ve/cpu_vcpu_vfp.c` (193 è¡Œ)
- `xvisor/arch/arm/cpu/arm64/include/arch_regs.h`

**ä¸»è¦ç»“æ„:**

```rust
// VFP Registers
pub struct VfpRegs {
    pub mvfr0: Mvfr0El1,    // Feature Register 0
    pub mvfr1: Mvfr1El1,    // Feature Register 1
    pub mvfr2: Mvfr2El1,    // Feature Register 2
    pub fpcr: Fpcr,         // Floating-point Control
    pub fpsr: Fpsr,         // Floating-point Status
    pub fpexc32: Fpexc32El2, // FP Exception (AArch32)
    pub vregs: [u64; 64],   // 32 x 128-bit FP registers
}

// NEON/ASIMD
pub struct NeonContext {
    pub vfp: VfpRegs,
    pub sve: Option<SveContext>,
    pub asimd_enabled: bool,
    pub sve_enabled: bool,
}

// Lazy FPU
pub struct LazyFpuContext {
    pub vfp: VfpRegs,
    pub neon: NeonContext,
    pub state: LazyFpuState,
    pub enabled: bool,
    pub cptr: CptrEl2,
}
```

**å…³é”®åŠŸèƒ½:**
- VFP å¯„å­˜å™¨è®¿é—®: vreg(), dreg(), sreg(), hreg(), breg()
- å‘é‡æ“ä½œ: vec_add(), and(), or(), xor(), bic()
- FPU é™·é˜±å¤„ç†: handle_trap(), activate(), deactivate()
- å»¶è¿Ÿåˆ‡æ¢: switch_to(), save_host(), restore_host()
- ä¸Šä¸‹æ–‡ç®¡ç†: save(), restore(), dump()

**äº¤ä»˜ç‰©ï¼š**
- [x] `arch/arm64/cpu/fpu/mod.rs` (~130 è¡Œ)
- [x] `arch/arm64/cpu/fpu/vfp.rs` (~580 è¡Œ)
- [x] `arch/arm64/cpu/fpu/neon.rs` (~440 è¡Œ)
- [x] `arch/arm64/cpu/fpu/lazy.rs` (~440 è¡Œ)
- [x] `arch/arm64/cpu/mod.rs` (æ›´æ–°å¯¼å‡º)

**ä»£ç ç»Ÿè®¡ï¼š**
- æ–°å¢æ–‡ä»¶: 4 ä¸ª
- ä¿®æ”¹æ–‡ä»¶: 1 ä¸ª
- æ€»ä»£ç é‡: ~1,590 è¡Œ

**Commit:** 84ea238

---

### é˜¶æ®µ 6ï¼šç”µæºç®¡ç† (Week 21-22)

#### 3.6.1 PSCI å®ç° (å·²å®Œæˆ 2025-12-27)

**ä»»åŠ¡ï¼š**
- [x] å®ç° PSCI v0.2/v1.0 æ¥å£ (`arch/arm64/psci/mod.rs`) (~470 è¡Œ)
  - PSCI_VERSION
  - CPU_ON (å¯åŠ¨ CPU)
  - CPU_OFF (å…³é—­ CPU)
  - CPU_SUSPEND (CPU æŒ‚èµ·)
  - AFFINITY_INFO (æŸ¥è¯¢ CPU çŠ¶æ€)
  - MIGRATE (è¿ç§»)
  - SYSTEM_OFF
  - SYSTEM_RESET
- [x] å®ç° PSCI SMC è°ƒç”¨å¤„ç† (`arch/arm64/psci/smccc.rs`) (~540 è¡Œ)
  - SMC è°ƒç”¨çº¦å®š
  - SMC64/SMC32 æ”¯æŒ
  - æ ‡å‡†æœåŠ¡è°ƒç”¨ (PSCI)
- [x] å®ç° CPU çŠ¶æ€ç®¡ç† (`arch/arm64/psci/cpu_state.rs`) (~580 è¡Œ)
  - CPU åœ¨çº¿/ç¦»çº¿çŠ¶æ€
  - CPU æŒ‚èµ·çŠ¶æ€
  - äº²å’Œçº§åˆ«çŠ¶æ€

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/common/emulate_psci.c` (8.7KB)
- `xvisor/arch/arm/cpu/common/arm_psci.c` (7.4KB)
- `xvisor/arch/arm/cpu/common/include/psci.h`

**PSCI å‡½æ•°å®šä¹‰:**
```rust
pub const PSCI_0_2_FN_BASE: u32 = 0x84000000;
pub const PSCI_0_2_FN_PSCI_VERSION: u32 = 0;
pub const PSCI_0_2_FN_CPU_SUSPEND: u32 = 1;
pub const PSCI_0_2_FN_CPU_OFF: u32 = 2;
pub const PSCI_0_2_FN_CPU_ON: u32 = 3;
pub const PSCI_0_2_FN_AFFINITY_INFO: u32 = 4;
pub const PSCI_0_2_FN_MIGRATE: u32 = 5;
pub const PSCI_0_2_FN_SYSTEM_OFF: u32 = 8;
pub const PSCI_0_2_FN_SYSTEM_RESET: u32 = 9;

pub const PSCI_RET_SUCCESS: u32 = 0;
pub const PSCI_RET_NOT_SUPPORTED: u32 = -1;
pub const PSCI_RET_INVALID_PARAMS: u32 = -2;
pub const PSCI_RET_DENIED: u32 = -3;
pub const PSCI_RET_ALREADY_ON: u32 = -4;
```

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/psci/mod.rs`
- `arch/arm64/psci/smccc.rs`
- `arch/arm64/psci/cpu_state.rs`

**å®ç°ç»†èŠ‚:**
- `arch/arm64/psci/mod.rs` (~470 è¡Œ)
  - PSCI v0.2/v1.0 å‡½æ•° ID å®šä¹‰ (PSCI_0_2_FN_*)
  - PSCI è¿”å›å€¼æšä¸¾ (PsciReturn)
  - PsciContext ç»“æ„ä½“ (ç‰ˆæœ¬ã€å¯ç”¨æ€§)
  - handle_call() - PSCI è°ƒç”¨å¤„ç†
  - handle_0_2_call() - PSCI v0.2/v1.0 è°ƒç”¨å¤„ç†
  - å…¨å±€ PSCI ä¸Šä¸‹æ–‡ç®¡ç† (init, context, handle_smc)
- `arch/arm64/psci/smccc.rs` (~540 è¡Œ)
  - SMCCC å‡½æ•° ID è§£ç  (SmcccFunctionId)
  - SMCCC è°ƒç”¨ç±»å‹ (SmcccCallType, SmcccCallConv, SmcccService)
  - SmcccRegs ç»“æ„ä½“ (x0-x7 å¯„å­˜å™¨)
  - SmcccResult ç»“æ„ä½“ (è¿”å›å€¼)
  - SmcccClientId ç»“æ„ä½“
  - smc_call() / hvc_call() - å†…è”æ±‡ç¼–å®ç°
- `arch/arm64/psci/cpu_state.rs` (~580 è¡Œ)
  - CpuPowerState æšä¸¾ (ON, OFF, ON_PENDING)
  - AffinityLevel æšä¸¾ (Level0-Level3)
  - CpuMpidr ç»“æ„ä½“ (MPIDR è§£ç )
  - CpuState ç»“æ„ä½“ (CPU çŠ¶æ€è·Ÿè¸ª)
  - CpuStateManager (å…¨å±€ CPU çŠ¶æ€ç®¡ç†å™¨)
  - cpu_on() - å¯åŠ¨ CPU
  - cpu_off() - å…³é—­ CPU
  - cpu_suspend() - æŒ‚èµ· CPU
  - affinity_info() - æŸ¥è¯¢ CPU äº²å’Œæ€§çŠ¶æ€

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢æ–‡ä»¶: 3 ä¸ª
- æ€»ä»£ç é‡: ~1,590 è¡Œ

**Commit:** (å¾…æäº¤)

---

#### 3.6.2 WFI/WFE å¤„ç† (å·²å®Œæˆ 2025-12-27)

**ä»»åŠ¡ï¼š**
- [x] å®ç° WFI é™·é˜±å¤„ç† (`arch/arm64/cpu/wfi.rs`) (~520 è¡Œ)
  - WFI æŒ‡ä»¤ trap
  - ä½åŠŸè€—çŠ¶æ€å¤„ç†
- [x] å®ç° WFE å¤„ç† (`arch/arm64/cpu/wfe.rs`) (~680 è¡Œ)
  - SEV æŒ‡ä»¤å¤„ç†
  - äº‹ä»¶é˜Ÿåˆ—ç®¡ç†

**å®ç°ç»†èŠ‚:**
- `arch/arm64/cpu/wfi.rs` (~520 è¡Œ)
  - WFI ISS ä½å®šä¹‰ (iss æ¨¡å—)
  - HCR_EL2.TWI ä½å®šä¹‰ (hcr_el2 æ¨¡å—)
  - WfiTimeout æšä¸¾ (Indefinite, TimeoutUs, TimeoutMs)
  - WfiWaitResult æšä¸¾ (Success, Timeout, Interrupted, Error)
  - WfiMode æšä¸¾ (Nop, PassThrough, Handled)
  - WfiState ç»“æ„ä½“ (çŠ¶æ€è·Ÿè¸ªã€è®¡æ•°)
  - WfiHandler (WFI å¤„ç†å™¨)
    - handle_wfi() - å¤„ç† WFI æŒ‡ä»¤
    - wait_for_interrupt() - ç­‰å¾…ä¸­æ–­
    - should_trap() - æ£€æŸ¥æ˜¯å¦åº”è¯¥ trap
    - configure_trap() - é…ç½® HCR_EL2.TWI

- `arch/arm64/cpu/wfe.rs` (~680 è¡Œ)
  - HCR_EL2.TWE ä½å®šä¹‰ (hcr_el2 æ¨¡å—)
  - EventRegister ç»“æ„ä½“ (äº‹ä»¶å¯„å­˜å™¨)
  - WfeMode æšä¸¾ (Nop, PassThrough, Yield)
  - WfeActionResult æšä¸¾
  - WfeState ç»“æ„ä½“ (çŠ¶æ€è·Ÿè¸ªã€SEV è®¡æ•°)
  - EventBroadcaster ç»“æ„ä½“ (å¤š CPU äº‹ä»¶å¹¿æ’­)
  - WfeHandler (WFE å¤„ç†å™¨)
    - handle_wfe() - å¤„ç† WFE æŒ‡ä»¤
    - handle_sev() - å¤„ç† SEV æŒ‡ä»¤
    - handle_sevl() - å¤„ç† SEVL æŒ‡ä»¤
    - should_trap() - æ£€æŸ¥æ˜¯å¦åº”è¯¥ trap
    - configure_trap() - é…ç½® HCR_EL2.TWE

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/cpu/wfi.rs` (~520 è¡Œ)
- `arch/arm64/cpu/wfe.rs` (~680 è¡Œ)

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢æ–‡ä»¶: 2 ä¸ª
- æ€»ä»£ç é‡: ~1,200 è¡Œ

**Commit:** (å¾…æäº¤)

---

### é˜¶æ®µ 7ï¼šSMP æ”¯æŒ (Week 23-24)

#### 3.7.1 SMP å¯åŠ¨ (å·²å®Œæˆ 2025-12-27)

**ä»»åŠ¡ï¼š**
- [x] å®ç° SMP æ¡†æ¶ (`arch/arm64/smp/mod.rs`) (~490 è¡Œ)
- [x] å®ç° Spin Table å¯åŠ¨ (`arch/arm64/smp/spin_table.rs`) (~460 è¡Œ)
  - ä»è®¾å¤‡æ ‘è¯»å– spin table åœ°å€
  - å†™å…¥å¯åŠ¨å…¥å£ç‚¹å’Œ CPU ID
- [x] å®ç° PSCI å¯åŠ¨ (`arch/arm64/smp/psci.rs`) (~370 è¡Œ)
  - ä½¿ç”¨ PSCI CPU_ON å¯åŠ¨ä» CPU
- [ ] å®ç° SCU å¯åŠ¨ (`arch/arm64/smp/scu.rs`) (ARMv7)
  - Snoop Control Unit åˆå§‹åŒ– (æš‚æœªå®ç°ï¼ŒARM64 å¯é€‰)
- [x] å®ç° SMP åˆå§‹åŒ– (`arch/arm64/smp/init.rs`) (~380 è¡Œ)
  - ä» CPU å¯åŠ¨æµç¨‹
  - CPU åŒæ­¥æœºåˆ¶

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/common/smp_ops.c` (9.7KB)
- `xvisor/arch/arm/cpu/common/smp_spin_table.c`
- `xvisor/arch/arm/cpu/common/smp_psci.c`
- `xvisor/arch/arm/cpu/common/smp_scu.c` (5.2KB)
- `xvisor/arch/arm/cpu/common/smp_imx.c` (5.6KB)
- `xvisor/arch/arm/board/common/include/smp_ops.h`

**SMP æ“ä½œæ¥å£:**
```rust
pub trait SmpOps {
    fn name(&self) -> &str;
    fn ops_init(&mut self) -> Result<(), &'static str>;
    fn cpu_init(&mut self, logical_id: u32, mpidr: u64) -> Result<(), &'static str>;
    fn cpu_prepare(&mut self, logical_id: u32) -> Result<bool, &'static str>;
    fn cpu_boot(&mut self, logical_id: u32, entry_point: u64, context_id: u64) -> Result<(), &'static str>;
    fn cpu_postboot(&mut self, logical_id: u32) -> Result<(), &'static str>;
}
```

**å®ç°ç»†èŠ‚:**
- `arch/arm64/smp/mod.rs` (~490 è¡Œ)
  - CpuState æšä¸¾ (Offline, Booting, Online, Suspending, Suspended)
  - CpuInfo ç»“æ„ä½“ (CPU ä¿¡æ¯è·Ÿè¸ª)
  - SmpOps trait (SMP æ“ä½œæ¥å£)
  - SmpManager (SMP ç®¡ç†å™¨)
    - register_cpu() - æ³¨å†Œ CPU
    - set_enable_method() - è®¾ç½®å¯åŠ¨æ–¹æ³•
    - cpu_boot() - å¯åŠ¨ CPU
    - mark_cpu_online() - æ ‡è®° CPU åœ¨çº¿
  - å…¨å±€ SMP ç®¡ç†å™¨ (manager, manager_mut)
  - current_cpu_id() - è·å–å½“å‰ CPU ID
  - is_smp() - æ£€æŸ¥æ˜¯å¦ä¸º SMP æ¨¡å¼

- `arch/arm64/smp/psci.rs` (~370 è¡Œ)
  - PsciSmpOps ç»“æ„ä½“ (PSCI SMP æ“ä½œ)
  - SmpOps trait å®ç°
    - ops_init() - PSCI åˆå§‹åŒ–å’Œç‰ˆæœ¬æŸ¥è¯¢
    - cpu_init() - CPU åˆå§‹åŒ–å’ŒçŠ¶æ€æŸ¥è¯¢
    - cpu_prepare() - CPU å¯åŠ¨å‰å‡†å¤‡
    - cpu_boot() - ä½¿ç”¨ PSCI_CPU_ON å¯åŠ¨ CPU
    - cpu_postboot() - å¯åŠ¨åå¤„ç†
  - psci_cpu_on() - è°ƒç”¨ PSCI CPU_ON
  - psci_affinity_info() - æŸ¥è¯¢ CPU äº²å’Œæ€§ä¿¡æ¯
  - set_secondary_entry_point() - è®¾ç½®æ¬¡çº§ CPU å…¥å£ç‚¹
  - cpu_status() - æŸ¥è¯¢ CPU çŠ¶æ€

- `arch/arm64/smp/spin_table.rs` (~460 è¡Œ)
  - SpinTableEntry ç»“æ„ä½“ (å†…å­˜ä¸­çš„ spin table æ¡ç›®)
  - SpinTableConfig ç»“æ„ä½“ (spin table é…ç½®)
  - SpinTableSmpOps ç»“æ„ä½“ (Spin table SMP æ“ä½œ)
  - SmpOps trait å®ç°
    - ops_init() - Spin table åˆå§‹åŒ–
    - cpu_init() - CPU é…ç½®éªŒè¯
    - cpu_prepare() - å†™å…¥ clear/release åœ°å€
    - cpu_boot() - å†™å…¥å…¥å£ç‚¹å¹¶å‘é€ SEV
    - cpu_postboot() - å¯åŠ¨åå¤„ç†
  - configure_cpu() - ä»è®¾å¤‡æ ‘é…ç½® CPU
  - set_secondary_entry_point() - è®¾ç½®æ¬¡çº§ CPU å…¥å£ç‚¹
  - write_spin_table_entry() - å†™å…¥ spin table æ¡ç›®

- `arch/arm64/smp/init.rs` (~380 è¡Œ)
  - SmpInitResult æšä¸¾ (åˆå§‹åŒ–ç»“æœ)
  - CpuTopology ç»“æ„ä½“ (CPU æ‹“æ‰‘ä¿¡æ¯)
  - SmpInitContext ç»“æ„ä½“ (åˆå§‹åŒ–ä¸Šä¸‹æ–‡)
  - Pen release æœºåˆ¶ (write_pen_release/read_pen_release)
  - secondary_entry() - æ¬¡çº§ CPU å…¥å£ç‚¹ (è£¸å‡½æ•°)
  - secondary_init() - æ¬¡çº§ CPU åˆå§‹åŒ–
  - secondary_idle() - æ¬¡çº§ CPU ç©ºé—²å¾ªç¯
  - init_from_device_tree() - ä»è®¾å¤‡æ ‘åˆå§‹åŒ– SMP
  - init_auto() - è‡ªåŠ¨æ£€æµ‹ enable-method
  - boot_cpu() - å¯åŠ¨æŒ‡å®š CPU
  - wait_for_all_cpus() - ç­‰å¾…æ‰€æœ‰ CPU åœ¨çº¿
  - is_boot_cpu() - æ£€æŸ¥æ˜¯å¦ä¸ºå¯åŠ¨ CPU

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/smp/mod.rs` (~490 è¡Œ)
- `arch/arm64/smp/spin_table.rs` (~460 è¡Œ)
- `arch/arm64/smp/psci.rs` (~370 è¡Œï¼Œå·²å­˜åœ¨ï¼Œæ›´æ–°)
- `arch/arm64/smp/init.rs` (~380 è¡Œ)

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢æ–‡ä»¶: 1 ä¸ª (init.rs)
- æ›´æ–°æ–‡ä»¶: 3 ä¸ª (mod.rs, psci.rs, spin_table.rs)
- æ€»ä»£ç é‡: ~1,700 è¡Œ

**Commit:** (å¾…æäº¤)

---

#### 3.7.2 CPU Hotplug

**ä»»åŠ¡ï¼š**
- [ ] å®ç° CPU çƒ­æ’æ‹” (`arch/arm64/smp/hotplug.rs`)
  - CPU åœ¨çº¿/ç¦»çº¿æ“ä½œ
  - CPU é€šçŸ¥æœºåˆ¶

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/smp/hotplug.rs`

---

### é˜¶æ®µ 8ï¼šTimer è™šæ‹ŸåŒ– (Week 25-26)

#### 3.8.1 Generic Timer æ”¯æŒ (å·²å®Œæˆ 2025-12-27)

**ä»»åŠ¡ï¼š**
- [x] å®ç° Generic Timer é©±åŠ¨ (`arch/arm64/timer/generic.rs`)
  - CNTP (Physical Timer) è®¿é—®
  - CNTV (Virtual Timer) è®¿é—®
  - CNTHP (Hyp Physical Timer) è®¿é—®
  - Counter é¢‘ç‡é…ç½®
  - Timer ä¸­æ–­å¤„ç†
- [x] å®ç°è™šæ‹Ÿ Timer (`arch/arm64/timer/virtual_timer.rs`)
  - CNTV_CVAL_EL0, CNTV_CTL_EL0
  - CNTVCT_EL0 (Counter)
  - Timer ä¸­æ–­æ³¨å…¥
- [x] å®ç° EL2 Timer (`arch/arm64/timer/htimer.rs`)
  - CNTHP_CVAL_EL2
  - CNTHP_CTL_EL2
  - Hypervisor è°ƒåº¦ä½¿ç”¨

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/common/generic_timer.c` (16.7KB)
- `xvisor/arch/arm/cpu/arm64/include/cpu_generic_timer.h`

**å®ç°ç»†èŠ‚:**
- `arch/arm64/timer/mod.rs` (~260 è¡Œ)
  - Timer ç±»å‹æšä¸¾ (Physical, Virtual, HypPhysical, HypVirtual)
  - æ§åˆ¶å¯„å­˜å™¨ä½å®šä¹‰ (ENABLE, IMASK, ISTATUS)
  - read_counter() / read_counter_freq() - ç³»ç»Ÿè®¡æ•°å™¨è¯»å–
  - ticks_to_ns() / ns_to_ticks() / us_to_ticks() - æ—¶é—´è½¬æ¢
  - init() - Timer åˆå§‹åŒ–

- `arch/arm64/timer/generic.rs` (~470 è¡Œ)
  - physical æ¨¡å— (CNTP_*_EL0 å¯„å­˜å™¨è®¿é—®)
  - virtual_ æ¨¡å— (CNTV_*_EL0 å¯„å­˜å™¨è®¿é—®)
  - hyp_physical æ¨¡å— (CNTHP_*_EL2 å¯„å­˜å™¨è®¿é—®)
  - offset æ¨¡å— (CNTVOFF_EL2 è™šæ‹Ÿåç§»)
  - GenericTimerState ç»“æ„ä½“ (å®šæ—¶å™¨çŠ¶æ€)
  - read_reg() / write_reg() - æŒ‰ç±»å‹è¯»å†™å¯„å­˜å™¨
  - stop_timer() / start_timer() - å®šæ—¶å™¨æ§åˆ¶
  - set_timer_ticks() / set_timer_cval() - ç¼–ç¨‹å®šæ—¶å™¨

- `arch/arm64/timer/virtual_timer.rs` (~370 è¡Œ)
  - VirtualTimerState ç»“æ„ä½“ (è™šæ‹Ÿå®šæ—¶å™¨çŠ¶æ€)
  - è™šæ‹Ÿè®¡æ•°å™¨ (å¸¦ CNTVOFF åç§»)
  - VirtualTimerContext ç»“æ„ä½“ (å®Œæ•´ä¸Šä¸‹æ–‡)
  - set_timer_ticks() / set_timer_cval() - ç¼–ç¨‹è™šæ‹Ÿå®šæ—¶å™¨
  - save() / restore() - çŠ¶æ€ä¿å­˜/æ¢å¤
  - inject_irq() - æ³¨å…¥è™šæ‹Ÿ IRQ
  - handle_phys_irq() - å¤„ç†ç‰©ç†å®šæ—¶å™¨ä¸­æ–­
  - program_timer() / read_counter() / has_expired() - ä¾¿æ·å‡½æ•°

- `arch/arm64/timer/htimer.rs` (~350 è¡Œ)
  - HypTimerState ç»“æ„ä½“ (Hypervisor å®šæ—¶å™¨çŠ¶æ€)
  - HypTimerCallback trait (å®šæ—¶å™¨å›è°ƒæ¥å£)
  - HypTimerContext ç»“æ„ä½“ (å®Œæ•´ä¸Šä¸‹æ–‡)
  - set_timer_ticks() / set_timer_cval() - ç¼–ç¨‹ Hyp å®šæ—¶å™¨
  - stop_timer() / start_timer_ticks() / start_timer_cval() - æ§åˆ¶
  - has_expired() / remaining_ticks() - çŠ¶æ€æŸ¥è¯¢
  - handle_irq() - å¤„ç† Hypervisor å®šæ—¶å™¨ä¸­æ–­

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/timer/mod.rs` (~260 è¡Œ)
- `arch/arm64/timer/generic.rs` (~470 è¡Œ)
- `arch/arm64/timer/virtual_timer.rs` (~370 è¡Œ)
- `arch/arm64/timer/htimer.rs` (~350 è¡Œ)

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢æ–‡ä»¶: 4 ä¸ª
- æ€»ä»£ç é‡: ~1,450 è¡Œ

**Commit:** (å¾…æäº¤)

---

#### 3.8.2 Timer è™šæ‹ŸåŒ–
  - CNTHP_CTL_EL2
  - Hypervisor è°ƒåº¦ä½¿ç”¨

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/cpu/common/generic_timer.c` (16.7KB)
- `xvisor/arch/arm/cpu/arm64/include/cpu_generic_timer.h`

**Generic Timer å¯„å­˜å™¨:**
```rust
// Physical Timer
pub const CNTPCT_EL0: u32;    // Physical Counter
pub const CNTP_CVAL_EL0: u32; // Physical Compare Value
pub const CNTP_TVAL_EL0: u32; // Physical Timer Value
pub const CNTP_CTL_EL0: u32;  // Physical Timer Control

// Virtual Timer
pub const CNTVCT_EL0: u32;    // Virtual Counter
pub const CNTV_CVAL_EL0: u32; // Virtual Compare Value
pub const CNTV_TVAL_EL0: u32; // Virtual Timer Value
pub const CNTV_CTL_EL0: u32;  // Virtual Timer Control

// Hyp Physical Timer
pub const CNTHP_CVAL_EL2: u32; // Hyp Physical Compare Value
pub const CNTHP_TVAL_EL2: u32; // Hyp Physical Timer Value
pub const CNTHP_CTL_EL2: u32;  // Hyp Physical Timer Control

// Counter Frequency
pub const CNTFRQ_EL0: u32;     // Counter Frequency Register
```

**äº¤ä»˜ç‰©ï¼š**
- `drivers/timer/arm_generic_timer.rs`
- `arch/arm64/timer/mod.rs`
- `arch/arm64/timer/vtimer.rs`
- `arch/arm64/timer/htimer.rs`

---

### é˜¶æ®µ 9ï¼šè®¾å¤‡æ ‘å’Œå¹³å°æ”¯æŒ (Week 27-28)

#### 3.9.1 ARM è®¾å¤‡æ ‘é€‚é… (å·²å®Œæˆ 2025-12-27)

**ä»»åŠ¡ï¼š**
- [x] å®ç° ARM è®¾å¤‡æ ‘è§£æ (`arch/arm64/devtree/parse.rs`)
  - CPU èŠ‚ç‚¹è§£æ (enable-method, cpu-release-addr)
  - GIC èŠ‚ç‚¹è§£æ (interrupt-controller)
  - Timer èŠ‚ç‚¹è§£æ (arm,armv8-timer)
  - CPUS èŠ‚ç‚¹è§£æ
- [x] å®ç°è™šæ‹Ÿè®¾å¤‡æ ‘ç”Ÿæˆ (`arch/arm64/devtree/vm_fdt.rs`)
  - ä¸º VM ç”Ÿæˆ ARM è®¾å¤‡æ ‘
  - GIC virt è®¾å¤‡èŠ‚ç‚¹
  - Generic Timer èŠ‚ç‚¹
  - CPU æ‹“æ‰‘

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/dts/arm/` - ARM è®¾å¤‡æ ‘æºæ–‡ä»¶
- `xvisor/build/arm64/*.dts` - é¢„ç¼–è¯‘è®¾å¤‡æ ‘

**å®ç°ç»†èŠ‚:**

**arch/arm64/devtree/mod.rs** (~280 è¡Œ)
- ARM è®¾å¤‡æ ‘å…¼å®¹å­—ç¬¦ä¸²å¸¸é‡ (GIC_V1/V2/V3/V4, ARM_TIMER, PL011_UART)
- ARM è®¾å¤‡æ ‘å±æ€§åç§°å¸¸é‡
- CpuEnableMethod æšä¸¾ (SpinTable, Psci, Arm, Unknown)
- CpuInfo ç»“æ„ä½“: CPU ä¿¡æ¯ (cpu_id, mpidr, enable_method, release_addr, capacity)
- GicInfo ç»“æ„ä½“: GIC ä¿¡æ¯ (version, regs, interrupts)
- TimerInfo ç»“æ„ä½“: Timer ä¿¡æ¯ (interrupts, clock_frequency)
- MemInfo ç»“æ„ä½“: å†…å­˜ä¿¡æ¯ (base, size)
- init() - åˆå§‹åŒ–è®¾å¤‡æ ‘æ”¯æŒ

**arch/arm64/devtree/parse.rs** (~550 è¡Œ)
- HardwareInfo ç»“æ„ä½“: å®Œæ•´ç¡¬ä»¶ä¿¡æ¯ (cpus, gic, timer, memory, psci_available)
- parse_device_tree() - è§£æè®¾å¤‡æ ‘å¹¶æå–ç¡¬ä»¶ä¿¡æ¯
- parse_cpu_nodes() - è§£æ CPU èŠ‚ç‚¹ (/cpus/cpu@N)
  - parse_cpu_node() - è§£æå•ä¸ª CPU èŠ‚ç‚¹
  - è¯»å– reg (MPIDR), enable-method, cpu-release-addr, capacity-dmips-mhz
- parse_gic_node() - è§£æ GIC èŠ‚ç‚¹
  - parse_gic_from_node() - è§£æ GIC ä¿¡æ¯
  - è¯»å– compatible, reg, interrupts, #interrupt-cells
- parse_timer_node() - è§£æ Timer èŠ‚ç‚¹
  - parse_timer_from_node() - è§£æ Timer ä¿¡æ¯
  - è¯»å– interrupts (SEC_PPI, NS_PPI, VIRT_PPI, HYP_PPI)
  - è¯»å– clock-frequency (æˆ–ä½¿ç”¨ CNTFRQ_EL0)
- parse_memory_nodes() - è§£æå†…å­˜èŠ‚ç‚¹
  - parse_memory_node() - è§£æå•ä¸ªå†…å­˜èŠ‚ç‚¹
  - è¯»å– reg (base + size)
- parse_psci_node() - è§£æ PSCI èŠ‚ç‚¹
- parse_reg_property() - è§£æ reg å±æ€§ (address/size pairs)
- parse_interrupt() - è§£æä¸­æ–­æè¿°ç¬¦
  - InterruptType æšä¸¾ (Sgi, Ppi, Spi)
  - InterruptFlags ç»“æ„ä½“ (edge_triggered, level_sensitive, high_level, etc.)

**arch/arm64/devtree/vm_fdt.rs** (~490 è¡Œ)
- VmFdtConfig ç»“æ„ä½“: VM è®¾å¤‡æ ‘é…ç½®
  - num_vcpus, mem_base, mem_size
  - gic_version, gic_base, gic_redist_base
  - bootargs, virtio_enabled, num_virtio, uart_base
  - Builder pattern æ–¹æ³•: gic_version(), gic_addrs(), bootargs(), virtio(), uart()
- generate_vm_fdt() - ç”Ÿæˆå®Œæ•´è™šæ‹Ÿè®¾å¤‡æ ‘
- create_cpus_node() - åˆ›å»º /cpus èŠ‚ç‚¹
  - ç”Ÿæˆ cpu@N èŠ‚ç‚¹ (æ¯ä¸ª VCPU)
  - è®¾ç½® MPIDR, enable-method (psci), interrupts (PPI 14)
  - åˆ›å»º cpu-map/topology
- create_memory_node() - åˆ›å»º /memory èŠ‚ç‚¹
  - è®¾ç½® reg (base + size)
- create_gic_node() - åˆ›å»º GIC èŠ‚ç‚¹
  - GICv3: Distributor (64KB) + Redistributor (2MB per CPU)
  - GICv2: Distributor + CPU interface
  - è®¾ç½® compatible, interrupt-controller, #interrupt-cells
- create_timer_node() - åˆ›å»º Timer èŠ‚ç‚¹
  - è®¾ç½® interrupts (SEC_PPI 13, NS_PPI 14, VIRT_PPI 11, HYP_PPI 10)
  - è®¾ç½® always-on å±æ€§
- create_chosen_node() - åˆ›å»º /chosen èŠ‚ç‚¹
  - è®¾ç½® bootargs
- create_uart_node() - åˆ›å»º PL011 UART èŠ‚ç‚¹
  - è®¾ç½® reg, interrupts (PPI 1)
- create_virtio_node() - åˆ›å»º VirtIO MMIO è®¾å¤‡èŠ‚ç‚¹
  - è®¾ç½® reg, interrupts (SPI from 32)
- create_psci_node() - åˆ›å»º PSCI èŠ‚ç‚¹
  - è®¾ç½® compatible (arm,psci-1.0), method (smc)
  - è®¾ç½® PSCI function IDs (cpu_suspend, cpu_off, cpu_on, migrate)
- serialize_fdt() - åºåˆ—åŒ–è®¾å¤‡æ ‘åˆ° FDT æ ¼å¼ (å¾…å®Œå–„)
- calculate_fdt_size() - è®¡ç®— FDT å¤§å°

**ä»£ç ç»Ÿè®¡:**
- æ–°å¢æ–‡ä»¶: 3 ä¸ª
- æ€»ä»£ç é‡: ~1,320 è¡Œ

**Commit:** (å¾…æäº¤)

---

#### 3.9.2 å¹³å°æ”¯æŒ

**ä»»åŠ¡ï¼š**
- [ ] QEMU virt å¹³å° (`arch/arm64/platform/qemu_virt.rs`)
  - å†…å­˜å¸ƒå±€
  - ä¸­æ–­æ˜ å°„
  - UART é…ç½®
- [ ] Foundation v8 æ¨¡å‹ (`arch/arm64/platform/foundation_v8.rs`)
- [ ] Raspberry Pi 4 (`arch/arm64/platform/rpi4.rs`) (å¯é€‰)
- [ ] Rockchip RK3399 (`arch/arm64/platform/rk3399.rs`) (å¯é€‰)

**å‚è€ƒæ–‡ä»¶ï¼š**
- `xvisor/arch/arm/board/generic/foundation-v8.c`
- `xvisor/build/arm64/raspi4.dts`
- `xvisor/build/arm64/rk3399.dts`

**äº¤ä»˜ç‰©ï¼š**
- `arch/arm64/platform/mod.rs`
- `arch/arm64/platform/qemu_virt.rs`
- `arch/arm64/platform/foundation_v8.rs`

---

### é˜¶æ®µ 10ï¼šæµ‹è¯•å’Œä¼˜åŒ– (Week 29-32)

#### 3.10.1 å•å…ƒæµ‹è¯•

**ä»»åŠ¡ï¼š**
- [ ] CPU å•å…ƒæµ‹è¯•
  - å¯„å­˜å™¨è¯»å†™æµ‹è¯•
  - ç‰¹æ€§æ£€æµ‹æµ‹è¯•
- [ ] MMU å•å…ƒæµ‹è¯•
  - é¡µè¡¨æ“ä½œæµ‹è¯•
  - åœ°å€è½¬æ¢æµ‹è¯•
- [ ] VGIC å•å…ƒæµ‹è¯•
  - ä¸­æ–­æ³¨å…¥æµ‹è¯•
  - è·¯ç”±æµ‹è¯•
- [ ] ç³»ç»Ÿå¯„å­˜å™¨ä»¿çœŸæµ‹è¯•

#### 3.10.2 é›†æˆæµ‹è¯•

**ä»»åŠ¡ï¼š**
- [ ] å¯åŠ¨ Linux Guest (ARMv8)
  - Device Tree boot
  - ACPI boot (å¯é€‰)
- [ ] å¤šæ ¸æµ‹è¯•
  - SMP å¯åŠ¨æµ‹è¯•
  - CPU Hotplug æµ‹è¯•
- [ ] è®¾å¤‡æµ‹è¯• (VirtIO)
- [ ] æ€§èƒ½æµ‹è¯•

#### 3.10.3 æ–‡æ¡£å®Œå–„

**ä»»åŠ¡ï¼š**
- [ ] ARM æ¶æ„æ–‡æ¡£
- [ ] API æ–‡æ¡£ (rustdoc)
- [ ] ç”¨æˆ·æŒ‡å—
- [ ] ç§»æ¤æŒ‡å—
- [ ] è°ƒè¯•æŒ‡å—

**äº¤ä»˜ç‰©ï¼š**
- `docs/arm64-architecture.md`
- `docs/arm64-porting-guide.md`
- `docs/arm64-debugging.md`

---

## äº”ã€ARM ç›®å½•ç»“æ„è®¾è®¡

åŸºäº Xvisor çš„å®Œæ•´ç›®å½•ç»“æ„è®¾è®¡ï¼š

```
arch/arm64/                           # ARMv8-A 64ä½æ”¯æŒ
â”œâ”€â”€ cpu/
â”‚   â”œâ”€â”€ entry.S                      # EL2 å…¥å£å’Œå¼‚å¸¸å‘é‡
â”‚   â”œâ”€â”€ init.rs                      # CPU åˆå§‹åŒ–
â”‚   â”œâ”€â”€ regs.rs                      # é€šç”¨å¯„å­˜å™¨è®¿é—®
â”‚   â”œâ”€â”€ el2_regs.rs                  # EL2 ç³»ç»Ÿå¯„å­˜å™¨å®šä¹‰
â”‚   â”œâ”€â”€ id.rs                        # CPU ID å¯„å­˜å™¨è§£æ
â”‚   â”œâ”€â”€ features.rs                  # CPU ç‰¹æ€§æ£€æµ‹
â”‚   â”œâ”€â”€ cache.rs                     # ç¼“å­˜æ“ä½œ
â”‚   â”œâ”€â”€ barrier.rs                   # å†…å­˜å±éšœ
â”‚   â”œâ”€â”€ atomic.rs                    # åŸå­æ“ä½œ
â”‚   â”œâ”€â”€ memcpy.rs                    # å†…å­˜å¤åˆ¶ (asm)
â”‚   â”œâ”€â”€ memset.rs                    # å†…å­˜è®¾ç½® (asm)
â”‚   â”œâ”€â”€ delay.rs                     # å»¶è¿Ÿå‡½æ•°
â”‚   â”œâ”€â”€ stacktrace.rs                # å †æ ˆè·Ÿè¸ª
â”‚   â”œâ”€â”€ elf.rs                       # ELF å¤„ç†
â”‚   â”œâ”€â”€ vcpu/
â”‚   â”‚   â”œâ”€â”€ mod.rs                   # VCPU æ¨¡å—
â”‚   â”‚   â”œâ”€â”€ context.rs               # VCPU ä¸Šä¸‹æ–‡ç»“æ„
â”‚   â”‚   â”œâ”€â”€ switch.S                 # ä¸Šä¸‹æ–‡åˆ‡æ¢æ±‡ç¼–
â”‚   â”‚   â”œâ”€â”€ trap.rs                  # Trap å¤„ç†
â”‚   â”‚   â”œâ”€â”€ exception.rs             # å¼‚å¸¸å¤„ç†
â”‚   â”‚   â”œâ”€â”€ emulate.rs               # æŒ‡ä»¤ä»¿çœŸ
â”‚   â”‚   â”œâ”€â”€ inject.rs                # ä¸­æ–­æ³¨å…¥
â”‚   â”‚   â”œâ”€â”€ irq.rs                   # IRQ å¤„ç†
â”‚   â”‚   â”œâ”€â”€ mem.rs                   # å†…å­˜è®¿é—®
â”‚   â”‚   â”œâ”€â”€ helper.rs                # è¾…åŠ©å‡½æ•°
â”‚   â”‚   â”œâ”€â”€ coproc.rs                # åå¤„ç†å™¨æ¡†æ¶
â”‚   â”‚   â””â”€â”€ ptrauth.rs               # æŒ‡é’ˆè®¤è¯ (å¯é€‰)
â”‚   â”œâ”€â”€ sysreg/
â”‚   â”‚   â”œâ”€â”€ mod.rs                   # ç³»ç»Ÿå¯„å­˜å™¨æ¨¡å—
â”‚   â”‚   â”œâ”€â”€ trap.rs                  # ç³»ç»Ÿå¯„å­˜å™¨ trap
â”‚   â”‚   â”œâ”€â”€ dispatch.rs              # å¯„å­˜å™¨è®¿é—®åˆ†å‘
â”‚   â”‚   â”œâ”€â”€ state.rs                 # ä¿å­˜çš„å¯„å­˜å™¨çŠ¶æ€
â”‚   â”‚   â”œâ”€â”€ id_regs.rs               # ID å¯„å­˜å™¨å®ç°
â”‚   â”‚   â”œâ”€â”€ sctlr.rs                 # ç³»ç»Ÿæ§åˆ¶å¯„å­˜å™¨
â”‚   â”‚   â”œâ”€â”€ mm.rs                    # MMU ç›¸å…³å¯„å­˜å™¨
â”‚   â”‚   â””â”€â”€ debug.rs                 # è°ƒè¯•å¯„å­˜å™¨
â”‚   â”œâ”€â”€ fpu/
â”‚   â”‚   â”œâ”€â”€ mod.rs                   # FPU æ¨¡å—
â”‚   â”‚   â”œâ”€â”€ vfp.rs                   # VFP å¯„å­˜å™¨
â”‚   â”‚   â”œâ”€â”€ neon.rs                  # NEON/ASIMD
â”‚   â”‚   â””â”€â”€ lazy.rs                  # Lazy FPU åˆ‡æ¢
â”‚   â”œâ”€â”€ wfi.rs                       # WFI å¤„ç†
â”‚   â””â”€â”€ wfe.rs                       # WFE å¤„ç†
â”œâ”€â”€ mmu/
â”‚   â”œâ”€â”€ mod.rs                       # MMU æ¨¡å—
â”‚   â”œâ”€â”€ stage2.rs                    # Stage-2 é¡µè¡¨ç»“æ„
â”‚   â”œâ”€â”€ vttbr.rs                     # VTTBR_EL2 ç®¡ç†
â”‚   â”œâ”€â”€ vtcr.rs                      # VTCR_EL2 é…ç½®
â”‚   â”œâ”€â”€ operations.rs                # é¡µè¡¨æ“ä½œ
â”‚   â”œâ”€â”€ translate.rs                 # åœ°å€è½¬æ¢
â”‚   â”œâ”€â”€ attrs.rs                     # å†…å­˜å±æ€§
â”‚   â”œâ”€â”€ vmid.rs                      # VMID ç®¡ç†
â”‚   â”œâ”€â”€ gstage.rs                    # GStage trait å®ç°
â”‚   â””â”€â”€ fault.rs                     # Stage-2 ç¼ºé¡µå¤„ç†
â”œâ”€â”€ interrupt/
â”‚   â”œâ”€â”€ mod.rs                       # ä¸­æ–­æ¨¡å—
â”‚   â”œâ”€â”€ vectors.S                    # å¼‚å¸¸å‘é‡è¡¨
â”‚   â”œâ”€â”€ handler.rs                   # å¼‚å¸¸å¤„ç†ç¨‹åº
â”‚   â”œâ”€â”€ gic_discovery.rs             # GIC å‘ç°
â”‚   â”œâ”€â”€ virq.rs                      # è™šæ‹Ÿä¸­æ–­å¤„ç†
â”‚   â””â”€â”€ vgic/
â”‚       â”œâ”€â”€ mod.rs                   # VGIC æ¨¡å—
â”‚       â”œâ”€â”€ vgicv2.rs                # GICv2 è™šæ‹ŸåŒ–
â”‚       â”œâ”€â”€ vgicv3.rs                # GICv3 è™šæ‹ŸåŒ–
â”‚       â””â”€â”€ routing.rs               # ä¸­æ–­è·¯ç”±
â”œâ”€â”€ timer/
â”‚   â”œâ”€â”€ mod.rs                       # Timer æ¨¡å—
â”‚   â”œâ”€â”€ vtimer.rs                    # è™šæ‹Ÿ Timer
â”‚   â””â”€â”€ htimer.rs                    # Hypervisor Timer
â”œâ”€â”€ smp/
â”‚   â”œâ”€â”€ mod.rs                       # SMP æ¨¡å—
â”‚   â”œâ”€â”€ init.rs                      # SMP åˆå§‹åŒ–
â”‚   â”œâ”€â”€ spin_table.rs                # Spin Table å¯åŠ¨
â”‚   â”œâ”€â”€ psci_boot.rs                 # PSCI å¯åŠ¨
â”‚   â”œâ”€â”€ scu.rs                       # SCU æ”¯æŒ
â”‚   â””â”€â”€ hotplug.rs                   # CPU çƒ­æ’æ‹”
â”œâ”€â”€ psci/
â”‚   â”œâ”€â”€ mod.rs                       # PSCI æ¨¡å—
â”‚   â”œâ”€â”€ smccc.rs                     # SMC è°ƒç”¨çº¦å®š
â”‚   â””â”€â”€ cpu_state.rs                 # CPU çŠ¶æ€ç®¡ç†
â”œâ”€â”€ devtree/
â”‚   â”œâ”€â”€ mod.rs                       # è®¾å¤‡æ ‘æ¨¡å—
â”‚   â”œâ”€â”€ parse.rs                     # è®¾å¤‡æ ‘è§£æ
â”‚   â””â”€â”€ vm_fdt.rs                    # è™šæ‹Ÿè®¾å¤‡æ ‘ç”Ÿæˆ
â”œâ”€â”€ platform/
â”‚   â”œâ”€â”€ mod.rs                       # å¹³å°æ¨¡å—
â”‚   â”œâ”€â”€ qemu_virt.rs                 # QEMU virt å¹³å°
â”‚   â”œâ”€â”€ foundation_v8.rs             # Foundation v8 æ¨¡å‹
â”‚   â”œâ”€â”€ rpi4.rs                      # Raspberry Pi 4
â”‚   â””â”€â”€ rk3399.rs                    # Rockchip RK3399
â”œâ”€â”€ locks/
â”‚   â””â”€â”€ mod.rs                       # ARM é”å®ç°
â””â”€â”€ mod.rs                           # ARM64 æ¶æ„æ¨¡å—

arch/arm32/                           # ARMv7-A 32ä½æ”¯æŒ (å¯é€‰)
â”œâ”€â”€ cpu/
â”‚   â”œâ”€â”€ entry.S                      # HYP å…¥å£
â”‚   â”œâ”€â”€ init.rs                      # CPU åˆå§‹åŒ–
â”‚   â”œâ”€â”€ ... (ç»“æ„ä¸ arm64 ç±»ä¼¼)
â”‚   â”œâ”€â”€ coproc/
â”‚   â”‚   â”œâ”€â”€ mod.rs                   # åå¤„ç†å™¨æ¨¡å—
â”‚   â”‚   â”œâ”€â”€ cp15.rs                  # CP15 åå¤„ç†å™¨ (653è¡Œ)
â”‚   â”‚   â””â”€â”€ cp14.rs                  # CP14 è°ƒè¯•åå¤„ç†å™¨ (218è¡Œ)
â”‚   â””â”€â”€ ...
â””â”€â”€ ... (å…¶ä½™ç»“æ„ä¸ arm64 ç±»ä¼¼)

drivers/irqchip/
â”œâ”€â”€ mod.rs
â”œâ”€â”€ arm_gicv2.rs                     # GICv2 é©±åŠ¨
â””â”€â”€ arm_gicv3.rs                     # GICv3 é©±åŠ¨

drivers/timer/
â”œâ”€â”€ mod.rs
â””â”€â”€ arm_generic_timer.rs             # ARM Generic Timer é©±åŠ¨

include/arm64/                       # ARM64 å…¬å…±å¤´æ–‡ä»¶
â”œâ”€â”€ arch_regs.h                      # å¯„å­˜å™¨ç»“æ„å®šä¹‰
â”œâ”€â”€ cpu_defines.h                    # CPU å¸¸é‡
â”œâ”€â”€ arch_barrier.h                   # å†…å­˜å±éšœ
â”œâ”€â”€ arch_cache.h                     # ç¼“å­˜æ“ä½œ
â”œâ”€â”€ arch_mmu.h                       # MMU å®šä¹‰
â”œâ”€â”€ arch_gicv3.h                     # GICv3 å®šä¹‰
â”œâ”€â”€ arm_features.h                   # ARM ç‰¹æ€§æšä¸¾
â””â”€â”€ psci.h                           # PSCI å®šä¹‰

include/arm32/                       # ARM32 å…¬å…±å¤´æ–‡ä»¶
â””â”€â”€ ... (ç±»ä¼¼ arm64)

scripts/
â”œâ”€â”€ build-arm.sh                     # ARM äº¤å‰ç¼–è¯‘è„šæœ¬
â””â”€â”€ run-qemu-arm.sh                  # QEMU ARM å¯åŠ¨è„šæœ¬
```

---

## å…­ã€Xvisor å…³é”®æ–‡ä»¶è¯¦ç»†æ˜ å°„

### 6.1 ARM64 CPU æ–‡ä»¶æ˜ å°„

| Xvisor æ–‡ä»¶ | è¡Œæ•° | Ferrovisor å¯¹åº”æ–‡ä»¶ | ä¼˜å…ˆçº§ |
|-------------|------|-------------------|--------|
| cpu_init.c | 112 | cpu/init.rs | P0 |
| cpu_entry.S | ~100 | cpu/entry.S | P0 |
| cpu_vcpu_helper.c | 899 | cpu/vcpu/helper.rs | P0 |
| cpu_vcpu_switch.S | ~200 | cpu/vcpu/switch.S | P0 |
| cpu_vcpu_excep.c | 187 | cpu/vcpu/exception.rs | P0 |
| cpu_vcpu_emulate.c | 613 | cpu/vcpu/emulate.rs | P1 |
| cpu_vcpu_inject.c | 291 | cpu/vcpu/inject.rs | P0 |
| cpu_vcpu_irq.c | 217 | cpu/vcpu/irq.rs | P0 |
| cpu_vcpu_sysregs.c | 464 | cpu/sysreg/*.rs | P0 |
| cpu_vcpu_vfp.c | 156 | cpu/fpu/*.rs | P1 |
| cpu_vcpu_coproc.c | 288 | cpu/vcpu/coproc.rs | P1 |
| cpu_vcpu_mem.c | 173 | cpu/vcpu/mem.rs | P1 |
| cpu_vcpu_ptrauth.c | 110 | cpu/vcpu/ptrauth.rs | P2 |
| cpu_interrupts.c | 246 | interrupt/handler.rs | P0 |
| cpu_cache.S | ~150 | cpu/cache.rs | P1 |
| cpu_atomic.c | 140 | cpu/atomic.rs | P1 |
| cpu_atomic64.c | 141 | cpu/atomic64.rs | P1 |
| cpu_locks.c | 194 | cpu/locks.rs | P1 |
| cpu_stacktrace.c | 125 | cpu/stacktrace.rs | P2 |
| cpu_elf.c | 66 | cpu/elf.rs | P2 |

**ä¼˜å…ˆçº§è¯´æ˜:**
- P0: æ ¸å¿ƒåŠŸèƒ½ï¼Œå¿…é¡»å®ç°
- P1: é‡è¦åŠŸèƒ½ï¼Œåº”è¯¥å®ç°
- P2: å¯é€‰åŠŸèƒ½

### 6.2 ARM32 CPU æ–‡ä»¶æ˜ å°„

| Xvisor æ–‡ä»¶ | è¡Œæ•° | Ferrovisor å¯¹åº”æ–‡ä»¶ | ä¼˜å…ˆçº§ |
|-------------|------|-------------------|--------|
| cpu_init.c | 113 | cpu/init.rs | P0 |
| cpu_vcpu_helper.c | 1094 | cpu/vcpu/helper.rs | P0 |
| cpu_vcpu_cp15.c | 653 | cpu/coproc/cp15.rs | P0 |
| cpu_vcpu_emulate.c | 564 | cpu/vcpu/emulate.rs | P1 |
| cpu_vcpu_excep.c | 184 | cpu/vcpu/exception.rs | P0 |
| cpu_vcpu_vfp.c | 193 | cpu/fpu/*.rs | P1 |
| cpu_vcpu_coproc.c | 320 | cpu/coproc/mod.rs | P0 |
| cpu_vcpu_cp14.c | 218 | cpu/coproc/cp14.rs | P1 |
| cpu_interrupts.c | 268 | interrupt/handler.rs | P0 |

### 6.3 ARM Common æ–‡ä»¶æ˜ å°„

| Xvisor æ–‡ä»¶ | å¤§å° | Ferrovisor å¯¹åº”æ–‡ä»¶ | ä¼˜å…ˆçº§ |
|-------------|------|-------------------|--------|
| mmu_lpae.c | 397è¡Œ | mmu/stage2.rs | P0 |
| vgic.c | ~40KB | interrupt/vgic/*.rs | P0 |
| vgic_v2.c | ~7.7KB | interrupt/vgic/vgicv2.rs | P0 |
| vgic_v3.c | ~11.7KB | interrupt/vgic/vgicv3.rs | P0 |
| emulate_arm.c | ~105KB | cpu/vcpu/emulate.rs | P1 |
| emulate_psci.c | 8.7KB | psci/*.rs | P0 |
| arm_psci.c | 7.4KB | psci/*.rs | P0 |
| generic_timer.c | 16.7KB | timer/*.rs | P0 |
| smp_ops.c | 9.7KB | smp/*.rs | P0 |
| smp_psci.c | ~2KB | smp/psci_boot.rs | P0 |
| smp_spin_table.c | ~3.9KB | smp/spin_table.rs | P0 |
| smp_scu.c | 5.2KB | smp/scu.rs | P1 |
| smp_imx.c | 5.6KB | smp/imx.rs | P2 |

### 6.4 æ¿çº§æ”¯æŒæ–‡ä»¶æ˜ å°„

| Xvisor æ–‡ä»¶ | Ferrovisor å¯¹åº”æ–‡ä»¶ | ä¼˜å…ˆçº§ |
|-------------|-------------------|--------|
| board/generic/foundation-v8.c | platform/foundation_v8.rs | P0 |
| board/generic/vexpress.c | platform/vexpress.rs | P1 |
| board/generic/bcm2836.c | platform/rpi2.rs | P1 |
| board/generic/rk3399.c | platform/rk3399.rs | P1 |

---

## ä¸ƒã€é£é™©è¯„ä¼°

| é£é™© | å½±å“ | æ¦‚ç‡ | ç¼“è§£æªæ–½ |
|------|------|------|----------|
| **ç¡¬ä»¶å¯ç”¨æ€§** | ARM å¼€å‘æ¿è·å–æˆæœ¬é«˜ | ä¸­ | ä¼˜å…ˆä½¿ç”¨ QEMU virt å¹³å° |
| **è°ƒè¯•å¤æ‚åº¦** | æ±‡ç¼–ä»£ç å’Œå¼‚å¸¸å¤„ç†éš¾è°ƒè¯• | é«˜ | å……åˆ†çš„å•å…ƒæµ‹è¯•ï¼Œä½¿ç”¨ JTAG |
| **æ—¶é—´ä¼°è®¡** | å®é™…æ—¶é—´å¯èƒ½è¶…å‡ºè®¡åˆ’ | ä¸­ | è¿­ä»£å¼€å‘ï¼Œä¼˜å…ˆå®ç°æ ¸å¿ƒåŠŸèƒ½ |
| **ä»£ç å¤ç”¨** | Rust ARM ç”Ÿæ€ä¸å¦‚ C | ä¸­ | å‚è€ƒç°æœ‰ Rust OS é¡¹ç›® (Theseus, Rust-OSdev) |
| **æ–‡æ¡£ç¼ºå¤±** | ARM æ¶æ„æ–‡æ¡£åˆ†æ•£ | ä½ | å‚è€ƒ ARM ARM å’Œç‰¹æƒæ¶æ„æ‰‹å†Œ |
| **å…¼å®¹æ€§** | ä¸åŒ ARM èŠ¯ç‰‡å·®å¼‚å¤§ | ä¸­ | ä¼˜å…ˆæ”¯æŒä¸»æµå¹³å° (QEMU, æ ‘è“æ´¾) |
| **CP15 å¤æ‚åº¦** | åå¤„ç†å™¨ä»¿çœŸå¤æ‚ | ä¸­ | é€æ­¥å®ç°ï¼Œä¼˜å…ˆæ”¯æŒå¸¸ç”¨å¯„å­˜å™¨ |
| **VGIC å¤æ‚åº¦** | GICv2/v3 å·®å¼‚å¤§ | ä¸­ | åˆ†åˆ«å®ç°ï¼Œå…ˆå®Œæˆ GICv2 |

---

## å…«ã€å‚è€ƒèµ„æ–™

### 8.1 ARM å®˜æ–¹æ–‡æ¡£

| æ–‡æ¡£ | è¯´æ˜ | æ¥æº |
|------|------|------|
| ARM DDI 0487 | ARMv8-A Architecture Reference Manual | ARM å®˜æ–¹ |
| ARM DDI 0406 | ARMv7-A Architecture Reference Manual | ARM å®˜æ–¹ |
| ARM IHI 0069 | Generic Interrupt Controller spec | ARM å®˜æ–¹ |
| ARM DEN 0028 | SMC Calling Convention | ARM å®˜æ–¹ |
| ARM DEN 0022 | Power State Coordination Interface | ARM å®˜æ–¹ |

### 8.2 å¼€æºé¡¹ç›®å‚è€ƒ

| é¡¹ç›® | URL | è¯´æ˜ |
|------|-----|------|
| Xvisor | /home/zcxggmu/workspace/hello-projs/posp/xvisor | ä¸»è¦å‚è€ƒé¡¹ç›® |
| KVM ARM | Linux kernel virt/kvm/arm | Linux KVM ARM å®ç° |
| Xen ARM | https://xenproject.org | Xen ARM æ”¯æŒ |
| Theseus OS | https://github.com/theseus-os/Theseus | Rust OS |
| Oreboot | https://github.com/oreboot/oreboot | Rust å›ºä»¶ |

### 8.3 Rust ARM èµ„æº

| èµ„æº | è¯´æ˜ |
|------|------|
| Rust-OSdev Wiki | Rust OS å¼€å‘æŒ‡å— |
| cortex-a | ARM Cortex-A å¯„å­˜å™¨è®¿é—® crate |
| aarch64-paging | ARMv8 é¡µè¡¨ç®¡ç† crate |
| armv8-a | ARMv8-A å®šä¹‰å’Œç±»å‹ |

---

## ä¹ã€é‡Œç¨‹ç¢‘

| é‡Œç¨‹ç¢‘ | ç›®æ ‡ | æ—¶é—´ | éªŒæ”¶æ ‡å‡† |
|--------|------|------|----------|
| M0 | ARM ç¯å¢ƒæ­å»ºå®Œæˆ | Week 2 | å¯äº¤å‰ç¼–è¯‘ï¼ŒQEMU å¯åŠ¨ |
| M1 | åŸºæœ¬ CPU åˆå§‹åŒ–å’Œ EL2/HYP è¿›å…¥ | Week 6 | è¿›å…¥ EL2/HYP æ¨¡å¼ |
| M2 | VCPU ä¸Šä¸‹æ–‡åˆ‡æ¢ | Week 8 | å¯åˆ‡æ¢ VCPU |
| M3 | Stage-2 é¡µè¡¨å’Œåœ°å€è½¬æ¢ | Week 10 | Guest å¯è®¿é—®å†…å­˜ |
| M4 | VGIC ä¸­æ–­è™šæ‹ŸåŒ– | Week 14 | Guest å¯æ¥æ”¶ä¸­æ–­ |
| M5 | ç³»ç»Ÿå¯„å­˜å™¨ä»¿çœŸ | Week 18 | Guest å¯è¯»å†™ç³»ç»Ÿå¯„å­˜å™¨ |
| M6 | FPU/SIMD æ”¯æŒ | Week 20 | Guest å¯ä½¿ç”¨ FPU |
| M7 | PSCI å’Œ SMP | Week 24 | å¤šæ ¸è¿è¡Œ |
| M8 | Timer è™šæ‹ŸåŒ– | Week 26 | Guest Timer å·¥ä½œ |
| M9 | å¹³å°æ”¯æŒå’Œè®¾å¤‡æ ‘ | Week 28 | å¯åœ¨ QEMU å¯åŠ¨ |
| M10 | å®Œæ•´æµ‹è¯•å’Œæ–‡æ¡£ | Week 32 | å¯è¿è¡Œ Linux Guest |

---

## åã€æ€»ç»“

### 10.1 å…³é”®æ•°æ®

**Xvisor ARM æ”¯æŒè§„æ¨¡ï¼š**
- æ€»æ–‡ä»¶æ•°: 140+
- æ€»ä»£ç é‡: ~31,000 è¡Œ
- ARM64 CPU: ~4,422 è¡Œ
- ARMv7 CPU: ~4,780 è¡Œ
- ARM Common: ~15,000 è¡Œ

**Ferrovisor éœ€è¦å®ç°ï¼š**
- æ ¸å¿ƒæ–‡ä»¶: 90+ ä¸ª
- ä¼°è®¡ä»£ç é‡: ~26,000 è¡Œ
- é¢„è®¡æ—¶é—´: 32 å‘¨

### 10.2 å…³é”®åŸåˆ™

1. **å‚è€ƒ Xvisor**: å……åˆ†åˆ©ç”¨ Xvisor çš„æˆç†Ÿå®ç°
2. **è¿­ä»£å¼€å‘**: ä¼˜å…ˆå®ç°æ ¸å¿ƒåŠŸèƒ½ (P0)ï¼Œé€æ­¥å®Œå–„
3. **æ¨¡å—åŒ–è®¾è®¡**: ä¸ RISC-V ä»£ç å…±äº«æŠ½è±¡æ¥å£
4. **æµ‹è¯•é©±åŠ¨**: æ¯ä¸ªé˜¶æ®µéƒ½æœ‰æ˜ç¡®çš„æµ‹è¯•ç›®æ ‡
5. **æ–‡æ¡£å…ˆè¡Œ**: å……åˆ†åˆ©ç”¨ ARM å®˜æ–¹æ–‡æ¡£å’Œ Xvisor æºç 

### 10.3 é¢„æœŸæˆæœ

- 32 å‘¨å Ferrovisor å°†å…·å¤‡ä¸ Xvisor ç›¸å½“çš„ ARM64 è™šæ‹ŸåŒ–èƒ½åŠ›
- æ”¯æŒ QEMU virt å¹³å°å’Œéƒ¨åˆ† ARM å¼€å‘æ¿
- èƒ½å¤Ÿè¿è¡Œ Linux Guest æ“ä½œç³»ç»Ÿ
- æ”¯æŒ SMP å¤šæ ¸
- å®Œæ•´çš„è®¾å¤‡æ ‘å’Œå¹³å°æ”¯æŒ

---

*æœ¬è®¡åˆ’å°†æ ¹æ®å®é™…å¼€å‘è¿›åº¦å’Œéœ€æ±‚å˜åŒ–è¿›è¡ŒåŠ¨æ€è°ƒæ•´ã€‚*

*ç‰ˆæœ¬å†å²:*
- *v1.0 (2025-12-27): åˆå§‹ç‰ˆæœ¬*
- *v2.0 (2025-12-27): æ·±åº¦ä¼˜åŒ–ç‰ˆï¼Œæ·»åŠ å®Œæ•´çš„ Xvisor ç›®å½•ç»“æ„å’Œæ–‡ä»¶æ˜ å°„*
