
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rfkill_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a90 <.init>:
  401a90:	stp	x29, x30, [sp, #-16]!
  401a94:	mov	x29, sp
  401a98:	bl	402020 <ferror@plt+0x60>
  401a9c:	ldp	x29, x30, [sp], #16
  401aa0:	ret

Disassembly of section .plt:

0000000000401ab0 <memcpy@plt-0x20>:
  401ab0:	stp	x16, x30, [sp, #-16]!
  401ab4:	adrp	x16, 417000 <ferror@plt+0x15040>
  401ab8:	ldr	x17, [x16, #4088]
  401abc:	add	x16, x16, #0xff8
  401ac0:	br	x17
  401ac4:	nop
  401ac8:	nop
  401acc:	nop

0000000000401ad0 <memcpy@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ad4:	ldr	x17, [x16]
  401ad8:	add	x16, x16, #0x0
  401adc:	br	x17

0000000000401ae0 <scols_column_set_json_type@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ae4:	ldr	x17, [x16, #8]
  401ae8:	add	x16, x16, #0x8
  401aec:	br	x17

0000000000401af0 <_exit@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401af4:	ldr	x17, [x16, #16]
  401af8:	add	x16, x16, #0x10
  401afc:	br	x17

0000000000401b00 <strtoul@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b04:	ldr	x17, [x16, #24]
  401b08:	add	x16, x16, #0x18
  401b0c:	br	x17

0000000000401b10 <strlen@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b14:	ldr	x17, [x16, #32]
  401b18:	add	x16, x16, #0x20
  401b1c:	br	x17

0000000000401b20 <fputs@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b24:	ldr	x17, [x16, #40]
  401b28:	add	x16, x16, #0x28
  401b2c:	br	x17

0000000000401b30 <syslog@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b34:	ldr	x17, [x16, #48]
  401b38:	add	x16, x16, #0x30
  401b3c:	br	x17

0000000000401b40 <exit@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b44:	ldr	x17, [x16, #56]
  401b48:	add	x16, x16, #0x38
  401b4c:	br	x17

0000000000401b50 <dup@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b54:	ldr	x17, [x16, #64]
  401b58:	add	x16, x16, #0x40
  401b5c:	br	x17

0000000000401b60 <scols_line_refer_data@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b64:	ldr	x17, [x16, #72]
  401b68:	add	x16, x16, #0x48
  401b6c:	br	x17

0000000000401b70 <strtoll@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b74:	ldr	x17, [x16, #80]
  401b78:	add	x16, x16, #0x50
  401b7c:	br	x17

0000000000401b80 <strtod@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b84:	ldr	x17, [x16, #88]
  401b88:	add	x16, x16, #0x58
  401b8c:	br	x17

0000000000401b90 <scols_table_enable_noheadings@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b94:	ldr	x17, [x16, #96]
  401b98:	add	x16, x16, #0x60
  401b9c:	br	x17

0000000000401ba0 <scols_table_new_column@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ba4:	ldr	x17, [x16, #104]
  401ba8:	add	x16, x16, #0x68
  401bac:	br	x17

0000000000401bb0 <localtime_r@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401bb4:	ldr	x17, [x16, #112]
  401bb8:	add	x16, x16, #0x70
  401bbc:	br	x17

0000000000401bc0 <fgets_unlocked@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401bc4:	ldr	x17, [x16, #120]
  401bc8:	add	x16, x16, #0x78
  401bcc:	br	x17

0000000000401bd0 <strftime@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401bd4:	ldr	x17, [x16, #128]
  401bd8:	add	x16, x16, #0x80
  401bdc:	br	x17

0000000000401be0 <closelog@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401be4:	ldr	x17, [x16, #136]
  401be8:	add	x16, x16, #0x88
  401bec:	br	x17

0000000000401bf0 <__cxa_atexit@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401bf4:	ldr	x17, [x16, #144]
  401bf8:	add	x16, x16, #0x90
  401bfc:	br	x17

0000000000401c00 <fputc@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c04:	ldr	x17, [x16, #152]
  401c08:	add	x16, x16, #0x98
  401c0c:	br	x17

0000000000401c10 <scols_table_enable_raw@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c14:	ldr	x17, [x16, #160]
  401c18:	add	x16, x16, #0xa0
  401c1c:	br	x17

0000000000401c20 <strptime@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c24:	ldr	x17, [x16, #168]
  401c28:	add	x16, x16, #0xa8
  401c2c:	br	x17

0000000000401c30 <snprintf@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c34:	ldr	x17, [x16, #176]
  401c38:	add	x16, x16, #0xb0
  401c3c:	br	x17

0000000000401c40 <localeconv@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c44:	ldr	x17, [x16, #184]
  401c48:	add	x16, x16, #0xb8
  401c4c:	br	x17

0000000000401c50 <fileno@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c54:	ldr	x17, [x16, #192]
  401c58:	add	x16, x16, #0xc0
  401c5c:	br	x17

0000000000401c60 <fclose@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c64:	ldr	x17, [x16, #200]
  401c68:	add	x16, x16, #0xc8
  401c6c:	br	x17

0000000000401c70 <fopen@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c74:	ldr	x17, [x16, #208]
  401c78:	add	x16, x16, #0xd0
  401c7c:	br	x17

0000000000401c80 <time@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c84:	ldr	x17, [x16, #216]
  401c88:	add	x16, x16, #0xd8
  401c8c:	br	x17

0000000000401c90 <malloc@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c94:	ldr	x17, [x16, #224]
  401c98:	add	x16, x16, #0xe0
  401c9c:	br	x17

0000000000401ca0 <open@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ca4:	ldr	x17, [x16, #232]
  401ca8:	add	x16, x16, #0xe8
  401cac:	br	x17

0000000000401cb0 <poll@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401cb4:	ldr	x17, [x16, #240]
  401cb8:	add	x16, x16, #0xf0
  401cbc:	br	x17

0000000000401cc0 <__strtol_internal@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401cc4:	ldr	x17, [x16, #248]
  401cc8:	add	x16, x16, #0xf8
  401ccc:	br	x17

0000000000401cd0 <strncmp@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401cd4:	ldr	x17, [x16, #256]
  401cd8:	add	x16, x16, #0x100
  401cdc:	br	x17

0000000000401ce0 <bindtextdomain@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ce4:	ldr	x17, [x16, #264]
  401ce8:	add	x16, x16, #0x108
  401cec:	br	x17

0000000000401cf0 <__libc_start_main@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401cf4:	ldr	x17, [x16, #272]
  401cf8:	add	x16, x16, #0x110
  401cfc:	br	x17

0000000000401d00 <fgetc@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d04:	ldr	x17, [x16, #280]
  401d08:	add	x16, x16, #0x118
  401d0c:	br	x17

0000000000401d10 <gettimeofday@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d14:	ldr	x17, [x16, #288]
  401d18:	add	x16, x16, #0x120
  401d1c:	br	x17

0000000000401d20 <gmtime_r@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d24:	ldr	x17, [x16, #296]
  401d28:	add	x16, x16, #0x128
  401d2c:	br	x17

0000000000401d30 <scols_new_table@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d34:	ldr	x17, [x16, #304]
  401d38:	add	x16, x16, #0x130
  401d3c:	br	x17

0000000000401d40 <__strtoul_internal@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d44:	ldr	x17, [x16, #312]
  401d48:	add	x16, x16, #0x138
  401d4c:	br	x17

0000000000401d50 <strdup@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d54:	ldr	x17, [x16, #320]
  401d58:	add	x16, x16, #0x140
  401d5c:	br	x17

0000000000401d60 <scols_table_new_line@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d64:	ldr	x17, [x16, #328]
  401d68:	add	x16, x16, #0x148
  401d6c:	br	x17

0000000000401d70 <scols_unref_table@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d74:	ldr	x17, [x16, #336]
  401d78:	add	x16, x16, #0x150
  401d7c:	br	x17

0000000000401d80 <close@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d84:	ldr	x17, [x16, #344]
  401d88:	add	x16, x16, #0x158
  401d8c:	br	x17

0000000000401d90 <__gmon_start__@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d94:	ldr	x17, [x16, #352]
  401d98:	add	x16, x16, #0x160
  401d9c:	br	x17

0000000000401da0 <mktime@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401da4:	ldr	x17, [x16, #360]
  401da8:	add	x16, x16, #0x168
  401dac:	br	x17

0000000000401db0 <write@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401db4:	ldr	x17, [x16, #368]
  401db8:	add	x16, x16, #0x170
  401dbc:	br	x17

0000000000401dc0 <abort@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401dc4:	ldr	x17, [x16, #376]
  401dc8:	add	x16, x16, #0x178
  401dcc:	br	x17

0000000000401dd0 <openlog@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401dd4:	ldr	x17, [x16, #384]
  401dd8:	add	x16, x16, #0x180
  401ddc:	br	x17

0000000000401de0 <access@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401de4:	ldr	x17, [x16, #392]
  401de8:	add	x16, x16, #0x188
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401df4:	ldr	x17, [x16, #400]
  401df8:	add	x16, x16, #0x190
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e04:	ldr	x17, [x16, #408]
  401e08:	add	x16, x16, #0x198
  401e0c:	br	x17

0000000000401e10 <strcmp@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e14:	ldr	x17, [x16, #416]
  401e18:	add	x16, x16, #0x1a0
  401e1c:	br	x17

0000000000401e20 <warn@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e24:	ldr	x17, [x16, #424]
  401e28:	add	x16, x16, #0x1a8
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e34:	ldr	x17, [x16, #432]
  401e38:	add	x16, x16, #0x1b0
  401e3c:	br	x17

0000000000401e40 <strtol@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e44:	ldr	x17, [x16, #440]
  401e48:	add	x16, x16, #0x1b8
  401e4c:	br	x17

0000000000401e50 <free@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e54:	ldr	x17, [x16, #448]
  401e58:	add	x16, x16, #0x1c0
  401e5c:	br	x17

0000000000401e60 <scols_table_enable_json@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e64:	ldr	x17, [x16, #456]
  401e68:	add	x16, x16, #0x1c8
  401e6c:	br	x17

0000000000401e70 <strncasecmp@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e74:	ldr	x17, [x16, #464]
  401e78:	add	x16, x16, #0x1d0
  401e7c:	br	x17

0000000000401e80 <vasprintf@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e84:	ldr	x17, [x16, #472]
  401e88:	add	x16, x16, #0x1d8
  401e8c:	br	x17

0000000000401e90 <strndup@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e94:	ldr	x17, [x16, #480]
  401e98:	add	x16, x16, #0x1e0
  401e9c:	br	x17

0000000000401ea0 <strspn@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ea4:	ldr	x17, [x16, #488]
  401ea8:	add	x16, x16, #0x1e8
  401eac:	br	x17

0000000000401eb0 <strchr@plt>:
  401eb0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401eb4:	ldr	x17, [x16, #496]
  401eb8:	add	x16, x16, #0x1f0
  401ebc:	br	x17

0000000000401ec0 <fcntl@plt>:
  401ec0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ec4:	ldr	x17, [x16, #504]
  401ec8:	add	x16, x16, #0x1f8
  401ecc:	br	x17

0000000000401ed0 <fflush@plt>:
  401ed0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ed4:	ldr	x17, [x16, #512]
  401ed8:	add	x16, x16, #0x200
  401edc:	br	x17

0000000000401ee0 <scols_print_table@plt>:
  401ee0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ee4:	ldr	x17, [x16, #520]
  401ee8:	add	x16, x16, #0x208
  401eec:	br	x17

0000000000401ef0 <warnx@plt>:
  401ef0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ef4:	ldr	x17, [x16, #528]
  401ef8:	add	x16, x16, #0x210
  401efc:	br	x17

0000000000401f00 <read@plt>:
  401f00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f04:	ldr	x17, [x16, #536]
  401f08:	add	x16, x16, #0x218
  401f0c:	br	x17

0000000000401f10 <memchr@plt>:
  401f10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f14:	ldr	x17, [x16, #544]
  401f18:	add	x16, x16, #0x220
  401f1c:	br	x17

0000000000401f20 <dcgettext@plt>:
  401f20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f24:	ldr	x17, [x16, #552]
  401f28:	add	x16, x16, #0x228
  401f2c:	br	x17

0000000000401f30 <errx@plt>:
  401f30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f34:	ldr	x17, [x16, #560]
  401f38:	add	x16, x16, #0x230
  401f3c:	br	x17

0000000000401f40 <strcspn@plt>:
  401f40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f44:	ldr	x17, [x16, #568]
  401f48:	add	x16, x16, #0x238
  401f4c:	br	x17

0000000000401f50 <printf@plt>:
  401f50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f54:	ldr	x17, [x16, #576]
  401f58:	add	x16, x16, #0x240
  401f5c:	br	x17

0000000000401f60 <__assert_fail@plt>:
  401f60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f64:	ldr	x17, [x16, #584]
  401f68:	add	x16, x16, #0x248
  401f6c:	br	x17

0000000000401f70 <__errno_location@plt>:
  401f70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f74:	ldr	x17, [x16, #592]
  401f78:	add	x16, x16, #0x250
  401f7c:	br	x17

0000000000401f80 <fprintf@plt>:
  401f80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f84:	ldr	x17, [x16, #600]
  401f88:	add	x16, x16, #0x258
  401f8c:	br	x17

0000000000401f90 <scols_init_debug@plt>:
  401f90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f94:	ldr	x17, [x16, #608]
  401f98:	add	x16, x16, #0x260
  401f9c:	br	x17

0000000000401fa0 <err@plt>:
  401fa0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401fa4:	ldr	x17, [x16, #616]
  401fa8:	add	x16, x16, #0x268
  401fac:	br	x17

0000000000401fb0 <setlocale@plt>:
  401fb0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401fb4:	ldr	x17, [x16, #624]
  401fb8:	add	x16, x16, #0x270
  401fbc:	br	x17

0000000000401fc0 <ferror@plt>:
  401fc0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401fc4:	ldr	x17, [x16, #632]
  401fc8:	add	x16, x16, #0x278
  401fcc:	br	x17

Disassembly of section .text:

0000000000401fd0 <.text>:
  401fd0:	mov	x29, #0x0                   	// #0
  401fd4:	mov	x30, #0x0                   	// #0
  401fd8:	mov	x5, x0
  401fdc:	ldr	x1, [sp]
  401fe0:	add	x2, sp, #0x8
  401fe4:	mov	x6, sp
  401fe8:	movz	x0, #0x0, lsl #48
  401fec:	movk	x0, #0x0, lsl #32
  401ff0:	movk	x0, #0x40, lsl #16
  401ff4:	movk	x0, #0x20dc
  401ff8:	movz	x3, #0x0, lsl #48
  401ffc:	movk	x3, #0x0, lsl #32
  402000:	movk	x3, #0x40, lsl #16
  402004:	movk	x3, #0x6190
  402008:	movz	x4, #0x0, lsl #48
  40200c:	movk	x4, #0x0, lsl #32
  402010:	movk	x4, #0x40, lsl #16
  402014:	movk	x4, #0x6210
  402018:	bl	401cf0 <__libc_start_main@plt>
  40201c:	bl	401dc0 <abort@plt>
  402020:	adrp	x0, 417000 <ferror@plt+0x15040>
  402024:	ldr	x0, [x0, #4064]
  402028:	cbz	x0, 402030 <ferror@plt+0x70>
  40202c:	b	401d90 <__gmon_start__@plt>
  402030:	ret
  402034:	nop
  402038:	adrp	x0, 418000 <ferror@plt+0x16040>
  40203c:	add	x0, x0, #0x298
  402040:	adrp	x1, 418000 <ferror@plt+0x16040>
  402044:	add	x1, x1, #0x298
  402048:	cmp	x1, x0
  40204c:	b.eq	402064 <ferror@plt+0xa4>  // b.none
  402050:	adrp	x1, 406000 <ferror@plt+0x4040>
  402054:	ldr	x1, [x1, #576]
  402058:	cbz	x1, 402064 <ferror@plt+0xa4>
  40205c:	mov	x16, x1
  402060:	br	x16
  402064:	ret
  402068:	adrp	x0, 418000 <ferror@plt+0x16040>
  40206c:	add	x0, x0, #0x298
  402070:	adrp	x1, 418000 <ferror@plt+0x16040>
  402074:	add	x1, x1, #0x298
  402078:	sub	x1, x1, x0
  40207c:	lsr	x2, x1, #63
  402080:	add	x1, x2, x1, asr #3
  402084:	cmp	xzr, x1, asr #1
  402088:	asr	x1, x1, #1
  40208c:	b.eq	4020a4 <ferror@plt+0xe4>  // b.none
  402090:	adrp	x2, 406000 <ferror@plt+0x4040>
  402094:	ldr	x2, [x2, #584]
  402098:	cbz	x2, 4020a4 <ferror@plt+0xe4>
  40209c:	mov	x16, x2
  4020a0:	br	x16
  4020a4:	ret
  4020a8:	stp	x29, x30, [sp, #-32]!
  4020ac:	mov	x29, sp
  4020b0:	str	x19, [sp, #16]
  4020b4:	adrp	x19, 418000 <ferror@plt+0x16040>
  4020b8:	ldrb	w0, [x19, #704]
  4020bc:	cbnz	w0, 4020cc <ferror@plt+0x10c>
  4020c0:	bl	402038 <ferror@plt+0x78>
  4020c4:	mov	w0, #0x1                   	// #1
  4020c8:	strb	w0, [x19, #704]
  4020cc:	ldr	x19, [sp, #16]
  4020d0:	ldp	x29, x30, [sp], #32
  4020d4:	ret
  4020d8:	b	402068 <ferror@plt+0xa8>
  4020dc:	sub	sp, sp, #0xc0
  4020e0:	stp	x22, x21, [sp, #160]
  4020e4:	mov	x21, x1
  4020e8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4020ec:	stp	x20, x19, [sp, #176]
  4020f0:	mov	w20, w0
  4020f4:	add	x1, x1, #0x74f
  4020f8:	mov	w0, #0x6                   	// #6
  4020fc:	stp	x29, x30, [sp, #96]
  402100:	stp	x28, x27, [sp, #112]
  402104:	stp	x26, x25, [sp, #128]
  402108:	stp	x24, x23, [sp, #144]
  40210c:	add	x29, sp, #0x60
  402110:	stp	xzr, xzr, [sp]
  402114:	bl	401fb0 <setlocale@plt>
  402118:	adrp	x19, 406000 <ferror@plt+0x4040>
  40211c:	add	x19, x19, #0x6e6
  402120:	adrp	x1, 406000 <ferror@plt+0x4040>
  402124:	add	x1, x1, #0x6f1
  402128:	mov	x0, x19
  40212c:	bl	401ce0 <bindtextdomain@plt>
  402130:	mov	x0, x19
  402134:	bl	401df0 <textdomain@plt>
  402138:	adrp	x0, 403000 <ferror@plt+0x1040>
  40213c:	add	x0, x0, #0x5bc
  402140:	bl	406218 <ferror@plt+0x4258>
  402144:	adrp	x2, 406000 <ferror@plt+0x4040>
  402148:	adrp	x3, 406000 <ferror@plt+0x4040>
  40214c:	add	x2, x2, #0x703
  402150:	add	x3, x3, #0x310
  402154:	mov	w0, w20
  402158:	mov	x1, x21
  40215c:	mov	x4, xzr
  402160:	bl	401e00 <getopt_long@plt>
  402164:	cmn	w0, #0x1
  402168:	b.eq	40224c <ferror@plt+0x28c>  // b.none
  40216c:	adrp	x26, 406000 <ferror@plt+0x4040>
  402170:	adrp	x22, 406000 <ferror@plt+0x4040>
  402174:	adrp	x23, 406000 <ferror@plt+0x4040>
  402178:	adrp	x28, 406000 <ferror@plt+0x4040>
  40217c:	mov	w24, wzr
  402180:	mov	x19, xzr
  402184:	mov	w1, wzr
  402188:	mov	w25, wzr
  40218c:	add	x26, x26, #0x298
  402190:	add	x22, x22, #0x703
  402194:	add	x23, x23, #0x310
  402198:	add	x28, x28, #0x414
  40219c:	b	4021d0 <ferror@plt+0x210>
  4021a0:	orr	w24, w24, #0x1
  4021a4:	strb	w24, [sp, #8]
  4021a8:	mov	w27, w1
  4021ac:	mov	w0, w20
  4021b0:	mov	x1, x21
  4021b4:	mov	x2, x22
  4021b8:	mov	x3, x23
  4021bc:	mov	x4, xzr
  4021c0:	bl	401e00 <getopt_long@plt>
  4021c4:	cmn	w0, #0x1
  4021c8:	mov	w1, w27
  4021cc:	b.eq	402258 <ferror@plt+0x298>  // b.none
  4021d0:	subs	w8, w0, #0x4a
  4021d4:	b.lt	402214 <ferror@plt+0x254>  // b.tstop
  4021d8:	mov	w10, #0x4a                  	// #74
  4021dc:	mov	x9, x28
  4021e0:	cmp	w10, w0
  4021e4:	b.eq	4021fc <ferror@plt+0x23c>  // b.none
  4021e8:	ldr	w10, [x9], #4
  4021ec:	cbz	w10, 402214 <ferror@plt+0x254>
  4021f0:	cmp	w10, w0
  4021f4:	b.le	4021e0 <ferror@plt+0x220>
  4021f8:	b	402214 <ferror@plt+0x254>
  4021fc:	cbz	w25, 402210 <ferror@plt+0x250>
  402200:	cmp	w25, w0
  402204:	mov	w25, w0
  402208:	b.eq	402214 <ferror@plt+0x254>  // b.none
  40220c:	b	402758 <ferror@plt+0x798>
  402210:	mov	w25, w0
  402214:	cmp	w8, #0x36
  402218:	b.hi	402690 <ferror@plt+0x6d0>  // b.pmore
  40221c:	adr	x9, 4021a0 <ferror@plt+0x1e0>
  402220:	ldrh	w10, [x26, x8, lsl #1]
  402224:	add	x9, x9, x10, lsl #2
  402228:	mov	w27, #0x1                   	// #1
  40222c:	br	x9
  402230:	orr	w24, w24, #0x2
  402234:	b	4021a4 <ferror@plt+0x1e4>
  402238:	orr	w24, w24, #0x4
  40223c:	b	4021a4 <ferror@plt+0x1e4>
  402240:	adrp	x8, 418000 <ferror@plt+0x16040>
  402244:	ldr	x19, [x8, #672]
  402248:	b	4021a8 <ferror@plt+0x1e8>
  40224c:	mov	w24, wzr
  402250:	mov	w27, wzr
  402254:	mov	x19, xzr
  402258:	adrp	x8, 418000 <ferror@plt+0x16040>
  40225c:	ldrsw	x26, [x8, #680]
  402260:	sub	w28, w20, w26
  402264:	subs	w25, w28, #0x1
  402268:	add	x23, x21, x26, lsl #3
  40226c:	b.lt	402310 <ferror@plt+0x350>  // b.tstop
  402270:	ldr	x22, [x23]
  402274:	adrp	x1, 406000 <ferror@plt+0x4040>
  402278:	add	x1, x1, #0xaaf
  40227c:	mov	x0, x22
  402280:	bl	401e10 <strcmp@plt>
  402284:	cbz	w0, 402318 <ferror@plt+0x358>
  402288:	adrp	x1, 406000 <ferror@plt+0x4040>
  40228c:	add	x1, x1, #0x91b
  402290:	mov	x0, x22
  402294:	bl	401e10 <strcmp@plt>
  402298:	cbz	w0, 4026c8 <ferror@plt+0x708>
  40229c:	adrp	x1, 406000 <ferror@plt+0x4040>
  4022a0:	add	x1, x1, #0xab4
  4022a4:	mov	x0, x22
  4022a8:	bl	401e10 <strcmp@plt>
  4022ac:	cbz	w0, 4024c4 <ferror@plt+0x504>
  4022b0:	adrp	x1, 406000 <ferror@plt+0x4040>
  4022b4:	add	x1, x1, #0xaa9
  4022b8:	mov	x0, x22
  4022bc:	bl	401e10 <strcmp@plt>
  4022c0:	cbz	w0, 40258c <ferror@plt+0x5cc>
  4022c4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4022c8:	add	x1, x1, #0xaba
  4022cc:	mov	x0, x22
  4022d0:	bl	401e10 <strcmp@plt>
  4022d4:	cbnz	w0, 402690 <ferror@plt+0x6d0>
  4022d8:	cmp	w28, #0x1
  4022dc:	b.eq	4025c4 <ferror@plt+0x604>  // b.none
  4022e0:	add	x8, x21, x26, lsl #3
  4022e4:	sub	w9, w26, w20
  4022e8:	mov	w19, wzr
  4022ec:	add	x20, x8, #0x8
  4022f0:	add	w21, w9, #0x1
  4022f4:	ldr	x1, [x20], #8
  4022f8:	mov	w0, wzr
  4022fc:	bl	4033ec <ferror@plt+0x142c>
  402300:	adds	w21, w21, #0x1
  402304:	orr	w19, w0, w19
  402308:	b.cc	4022f4 <ferror@plt+0x334>  // b.lo, b.ul, b.last
  40230c:	b	402668 <ferror@plt+0x6a8>
  402310:	mov	w25, w28
  402314:	b	402320 <ferror@plt+0x360>
  402318:	add	x23, x23, #0x8
  40231c:	cbz	x19, 4025cc <ferror@plt+0x60c>
  402320:	adrp	x21, 418000 <ferror@plt+0x16040>
  402324:	ldr	x9, [x21, #760]
  402328:	adrp	x8, 406000 <ferror@plt+0x4040>
  40232c:	ldr	d0, [x8, #592]
  402330:	adrp	x22, 418000 <ferror@plt+0x16040>
  402334:	add	x22, x22, #0x2c8
  402338:	add	x10, x22, x9, lsl #2
  40233c:	add	x8, x9, #0x3
  402340:	str	d0, [x10]
  402344:	str	x8, [x21, #760]
  402348:	str	wzr, [x10, #8]
  40234c:	cbz	w27, 402360 <ferror@plt+0x3a0>
  402350:	mov	w10, #0x3                   	// #3
  402354:	str	w10, [x22, x8, lsl #2]
  402358:	add	x8, x9, #0x4
  40235c:	str	x8, [x21, #760]
  402360:	adrp	x9, 406000 <ferror@plt+0x4040>
  402364:	ldr	d0, [x9, #600]
  402368:	lsl	x9, x8, #2
  40236c:	add	x8, x8, #0x2
  402370:	str	x8, [x21, #760]
  402374:	str	d0, [x22, x9]
  402378:	cbz	x19, 4023a4 <ferror@plt+0x3e4>
  40237c:	adrp	x1, 418000 <ferror@plt+0x16040>
  402380:	adrp	x3, 418000 <ferror@plt+0x16040>
  402384:	adrp	x4, 402000 <ferror@plt+0x40>
  402388:	add	x1, x1, #0x2c8
  40238c:	add	x3, x3, #0x2f8
  402390:	add	x4, x4, #0xec4
  402394:	mov	w2, #0xc                   	// #12
  402398:	mov	x0, x19
  40239c:	bl	404bd0 <ferror@plt+0x2c10>
  4023a0:	tbnz	w0, #31, 402584 <ferror@plt+0x5c4>
  4023a4:	mov	w0, wzr
  4023a8:	bl	401f90 <scols_init_debug@plt>
  4023ac:	bl	401d30 <scols_new_table@plt>
  4023b0:	str	x0, [sp]
  4023b4:	cbz	x0, 402878 <ferror@plt+0x8b8>
  4023b8:	and	w19, w24, #0x1
  4023bc:	mov	w1, w19
  4023c0:	mov	x20, x0
  4023c4:	and	w26, w24, #0xff
  4023c8:	bl	401e60 <scols_table_enable_json@plt>
  4023cc:	ubfx	w1, w26, #1, #1
  4023d0:	mov	x0, x20
  4023d4:	bl	401b90 <scols_table_enable_noheadings@plt>
  4023d8:	ubfx	w1, w26, #2, #1
  4023dc:	mov	x0, x20
  4023e0:	bl	401c10 <scols_table_enable_raw@plt>
  4023e4:	ldr	x8, [x21, #760]
  4023e8:	cbz	x8, 40247c <ferror@plt+0x4bc>
  4023ec:	adrp	x27, 406000 <ferror@plt+0x4040>
  4023f0:	mov	x24, xzr
  4023f4:	mov	x26, xzr
  4023f8:	add	x27, x27, #0x490
  4023fc:	mov	x28, #0x100000000           	// #4294967296
  402400:	b	402418 <ferror@plt+0x458>
  402404:	ldr	x8, [x21, #760]
  402408:	add	x26, x26, #0x1
  40240c:	add	x24, x24, x28
  402410:	cmp	x26, x8
  402414:	b.cs	40247c <ferror@plt+0x4bc>  // b.hs, b.nlast
  402418:	asr	x9, x24, #32
  40241c:	cmp	x8, x9
  402420:	b.ls	4026fc <ferror@plt+0x73c>  // b.plast
  402424:	ldrsw	x8, [x22, x9, lsl #2]
  402428:	cmp	w8, #0x6
  40242c:	b.ge	40271c <ferror@plt+0x75c>  // b.tcont
  402430:	add	x8, x27, x8, lsl #5
  402434:	ldr	x1, [x8]
  402438:	ldr	d0, [x8, #8]
  40243c:	ldr	w2, [x8, #16]
  402440:	mov	x0, x20
  402444:	bl	401ba0 <scols_table_new_column@plt>
  402448:	cbz	x0, 40273c <ferror@plt+0x77c>
  40244c:	cbz	w19, 402404 <ferror@plt+0x444>
  402450:	ldr	x8, [x21, #760]
  402454:	cmp	x8, x26
  402458:	b.ls	4026fc <ferror@plt+0x73c>  // b.plast
  40245c:	ldr	w8, [x22, x26, lsl #2]
  402460:	cmp	w8, #0x6
  402464:	b.ge	40271c <ferror@plt+0x75c>  // b.tcont
  402468:	cmp	w8, #0x1
  40246c:	b.ne	402404 <ferror@plt+0x444>  // b.any
  402470:	mov	w1, #0x1                   	// #1
  402474:	bl	401ae0 <scols_column_set_json_type@plt>
  402478:	b	402404 <ferror@plt+0x444>
  40247c:	cbz	w25, 4024a0 <ferror@plt+0x4e0>
  402480:	mov	w19, wzr
  402484:	ldr	x1, [x23], #8
  402488:	mov	x0, sp
  40248c:	bl	403014 <ferror@plt+0x1054>
  402490:	subs	w25, w25, #0x1
  402494:	orr	w19, w0, w19
  402498:	b.ne	402484 <ferror@plt+0x4c4>  // b.any
  40249c:	b	4024b0 <ferror@plt+0x4f0>
  4024a0:	mov	x0, sp
  4024a4:	mov	x1, xzr
  4024a8:	bl	403014 <ferror@plt+0x1054>
  4024ac:	mov	w19, w0
  4024b0:	mov	x0, x20
  4024b4:	bl	401ee0 <scols_print_table@plt>
  4024b8:	mov	x0, x20
  4024bc:	bl	401d70 <scols_unref_table@plt>
  4024c0:	b	402668 <ferror@plt+0x6a8>
  4024c4:	adrp	x0, 406000 <ferror@plt+0x4040>
  4024c8:	add	x0, x0, #0xbca
  4024cc:	mov	w1, wzr
  4024d0:	bl	401ca0 <open@plt>
  4024d4:	mov	w19, w0
  4024d8:	tbnz	w0, #31, 402624 <ferror@plt+0x664>
  4024dc:	mov	x8, #0x1100000000          	// #73014444032
  4024e0:	add	x0, sp, #0x10
  4024e4:	mov	w1, #0x1                   	// #1
  4024e8:	mov	w2, #0xffffffff            	// #-1
  4024ec:	str	x8, [sp, #16]
  4024f0:	str	w19, [sp, #16]
  4024f4:	bl	401cb0 <poll@plt>
  4024f8:	tbnz	w0, #31, 4025f4 <ferror@plt+0x634>
  4024fc:	adrp	x20, 406000 <ferror@plt+0x4040>
  402500:	add	x20, x20, #0xe35
  402504:	adrp	x21, 418000 <ferror@plt+0x16040>
  402508:	b	402520 <ferror@plt+0x560>
  40250c:	add	x0, sp, #0x10
  402510:	mov	w1, #0x1                   	// #1
  402514:	mov	w2, #0xffffffff            	// #-1
  402518:	bl	401cb0 <poll@plt>
  40251c:	tbnz	w0, #31, 4025f4 <ferror@plt+0x634>
  402520:	cbz	w0, 40250c <ferror@plt+0x54c>
  402524:	sub	x1, x29, #0x8
  402528:	mov	w0, w19
  40252c:	bl	403998 <ferror@plt+0x19d8>
  402530:	tbnz	w0, #31, 402614 <ferror@plt+0x654>
  402534:	cbnz	w0, 40250c <ferror@plt+0x54c>
  402538:	sub	x0, x29, #0x18
  40253c:	mov	x1, xzr
  402540:	bl	401d10 <gettimeofday@plt>
  402544:	sub	x0, x29, #0x18
  402548:	add	x2, sp, #0x1c
  40254c:	mov	w1, #0x17                  	// #23
  402550:	mov	w3, #0x2a                  	// #42
  402554:	bl	405d70 <ferror@plt+0x3db0>
  402558:	ldur	w2, [x29, #-8]
  40255c:	ldurb	w3, [x29, #-4]
  402560:	ldurb	w4, [x29, #-3]
  402564:	ldurb	w5, [x29, #-2]
  402568:	ldurb	w6, [x29, #-1]
  40256c:	add	x1, sp, #0x1c
  402570:	mov	x0, x20
  402574:	bl	401f50 <printf@plt>
  402578:	ldr	x0, [x21, #688]
  40257c:	bl	401ed0 <fflush@plt>
  402580:	b	40250c <ferror@plt+0x54c>
  402584:	mov	w0, #0x1                   	// #1
  402588:	b	402670 <ferror@plt+0x6b0>
  40258c:	cmp	w28, #0x1
  402590:	b.eq	4025c4 <ferror@plt+0x604>  // b.none
  402594:	add	x8, x21, x26, lsl #3
  402598:	sub	w9, w26, w20
  40259c:	mov	w19, wzr
  4025a0:	add	x20, x8, #0x8
  4025a4:	add	w21, w9, #0x1
  4025a8:	ldr	x1, [x20], #8
  4025ac:	mov	w0, #0x1                   	// #1
  4025b0:	bl	4033ec <ferror@plt+0x142c>
  4025b4:	adds	w21, w21, #0x1
  4025b8:	orr	w19, w0, w19
  4025bc:	b.cc	4025a8 <ferror@plt+0x5e8>  // b.lo, b.ul, b.last
  4025c0:	b	402668 <ferror@plt+0x6a8>
  4025c4:	mov	w19, wzr
  4025c8:	b	402668 <ferror@plt+0x6a8>
  4025cc:	cbz	w25, 40265c <ferror@plt+0x69c>
  4025d0:	sub	w8, w26, w20
  4025d4:	mov	w19, wzr
  4025d8:	add	w20, w8, #0x1
  4025dc:	ldr	x0, [x23], #8
  4025e0:	bl	402c2c <ferror@plt+0xc6c>
  4025e4:	adds	w20, w20, #0x1
  4025e8:	orr	w19, w0, w19
  4025ec:	b.cc	4025dc <ferror@plt+0x61c>  // b.lo, b.ul, b.last
  4025f0:	b	402668 <ferror@plt+0x6a8>
  4025f4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4025f8:	add	x1, x1, #0xe23
  4025fc:	mov	w2, #0x5                   	// #5
  402600:	mov	x0, xzr
  402604:	bl	401f20 <dcgettext@plt>
  402608:	adrp	x1, 406000 <ferror@plt+0x4040>
  40260c:	add	x1, x1, #0xbca
  402610:	bl	401e20 <warn@plt>
  402614:	mov	w0, w19
  402618:	bl	401d80 <close@plt>
  40261c:	mov	w19, #0xffffffff            	// #-1
  402620:	b	402668 <ferror@plt+0x6a8>
  402624:	adrp	x1, 406000 <ferror@plt+0x4040>
  402628:	add	x1, x1, #0xbd6
  40262c:	mov	w2, #0x5                   	// #5
  402630:	mov	x0, xzr
  402634:	bl	401f20 <dcgettext@plt>
  402638:	adrp	x1, 406000 <ferror@plt+0x4040>
  40263c:	add	x1, x1, #0xbca
  402640:	bl	401e20 <warn@plt>
  402644:	bl	401f70 <__errno_location@plt>
  402648:	ldr	w8, [x0]
  40264c:	cmp	w8, #0x0
  402650:	neg	w19, w8
  402654:	b.gt	402668 <ferror@plt+0x6a8>
  402658:	b	4024dc <ferror@plt+0x51c>
  40265c:	mov	x0, xzr
  402660:	bl	402c2c <ferror@plt+0xc6c>
  402664:	mov	w19, w0
  402668:	cmp	w19, #0x0
  40266c:	cset	w0, ne  // ne = any
  402670:	ldp	x20, x19, [sp, #176]
  402674:	ldp	x22, x21, [sp, #160]
  402678:	ldp	x24, x23, [sp, #144]
  40267c:	ldp	x26, x25, [sp, #128]
  402680:	ldp	x28, x27, [sp, #112]
  402684:	ldp	x29, x30, [sp, #96]
  402688:	add	sp, sp, #0xc0
  40268c:	ret
  402690:	adrp	x8, 418000 <ferror@plt+0x16040>
  402694:	ldr	x19, [x8, #664]
  402698:	adrp	x1, 406000 <ferror@plt+0x4040>
  40269c:	add	x1, x1, #0x729
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	mov	x0, xzr
  4026a8:	bl	401f20 <dcgettext@plt>
  4026ac:	adrp	x8, 418000 <ferror@plt+0x16040>
  4026b0:	ldr	x2, [x8, #696]
  4026b4:	mov	x1, x0
  4026b8:	mov	x0, x19
  4026bc:	bl	401f80 <fprintf@plt>
  4026c0:	mov	w0, #0x1                   	// #1
  4026c4:	bl	401b40 <exit@plt>
  4026c8:	bl	402884 <ferror@plt+0x8c4>
  4026cc:	adrp	x1, 406000 <ferror@plt+0x4040>
  4026d0:	add	x1, x1, #0x70b
  4026d4:	mov	w2, #0x5                   	// #5
  4026d8:	mov	x0, xzr
  4026dc:	bl	401f20 <dcgettext@plt>
  4026e0:	adrp	x8, 418000 <ferror@plt+0x16040>
  4026e4:	ldr	x1, [x8, #696]
  4026e8:	adrp	x2, 406000 <ferror@plt+0x4040>
  4026ec:	add	x2, x2, #0x717
  4026f0:	bl	401f50 <printf@plt>
  4026f4:	mov	w0, wzr
  4026f8:	bl	401b40 <exit@plt>
  4026fc:	adrp	x0, 406000 <ferror@plt+0x4040>
  402700:	adrp	x1, 406000 <ferror@plt+0x4040>
  402704:	adrp	x3, 406000 <ferror@plt+0x4040>
  402708:	add	x0, x0, #0xd30
  40270c:	add	x1, x1, #0xc9d
  402710:	add	x3, x3, #0xd3f
  402714:	mov	w2, #0xa5                  	// #165
  402718:	bl	401f60 <__assert_fail@plt>
  40271c:	adrp	x0, 406000 <ferror@plt+0x4040>
  402720:	adrp	x1, 406000 <ferror@plt+0x4040>
  402724:	adrp	x3, 406000 <ferror@plt+0x4040>
  402728:	add	x0, x0, #0xd59
  40272c:	add	x1, x1, #0xc9d
  402730:	add	x3, x3, #0xd3f
  402734:	mov	w2, #0xa6                  	// #166
  402738:	bl	401f60 <__assert_fail@plt>
  40273c:	adrp	x1, 406000 <ferror@plt+0x4040>
  402740:	add	x1, x1, #0xd0f
  402744:	mov	w2, #0x5                   	// #5
  402748:	bl	401f20 <dcgettext@plt>
  40274c:	mov	x1, x0
  402750:	mov	w0, #0x1                   	// #1
  402754:	bl	401fa0 <err@plt>
  402758:	adrp	x21, 418000 <ferror@plt+0x16040>
  40275c:	ldr	x19, [x21, #664]
  402760:	adrp	x1, 406000 <ferror@plt+0x4040>
  402764:	add	x1, x1, #0x75c
  402768:	mov	w2, #0x5                   	// #5
  40276c:	mov	x0, xzr
  402770:	bl	401f20 <dcgettext@plt>
  402774:	adrp	x8, 418000 <ferror@plt+0x16040>
  402778:	ldr	x2, [x8, #696]
  40277c:	mov	x1, x0
  402780:	mov	x0, x19
  402784:	bl	401f80 <fprintf@plt>
  402788:	adrp	x23, 406000 <ferror@plt+0x4040>
  40278c:	adrp	x24, 406000 <ferror@plt+0x4040>
  402790:	adrp	x25, 406000 <ferror@plt+0x4040>
  402794:	adrp	x20, 406000 <ferror@plt+0x4040>
  402798:	adrp	x28, 406000 <ferror@plt+0x4040>
  40279c:	adrp	x19, 406000 <ferror@plt+0x4040>
  4027a0:	adrp	x26, 406000 <ferror@plt+0x4040>
  4027a4:	adrp	x27, 406000 <ferror@plt+0x4040>
  4027a8:	mov	x22, xzr
  4027ac:	add	x23, x23, #0x410
  4027b0:	add	x24, x24, #0x6c0
  4027b4:	add	x25, x25, #0x260
  4027b8:	add	x20, x20, #0x77e
  4027bc:	add	x28, x28, #0x6c5
  4027c0:	add	x19, x19, #0x6d0
  4027c4:	add	x26, x26, #0x6e2
  4027c8:	add	x27, x27, #0x6d7
  4027cc:	ldr	w2, [x23, x22]
  4027d0:	sub	w8, w2, #0x4a
  4027d4:	cmp	w8, #0x36
  4027d8:	b.hi	4027fc <ferror@plt+0x83c>  // b.pmore
  4027dc:	adr	x9, 4027f0 <ferror@plt+0x830>
  4027e0:	ldrb	w10, [x25, x8]
  4027e4:	add	x9, x9, x10, lsl #2
  4027e8:	mov	x3, x24
  4027ec:	br	x9
  4027f0:	adrp	x3, 406000 <ferror@plt+0x4040>
  4027f4:	add	x3, x3, #0x937
  4027f8:	b	402848 <ferror@plt+0x888>
  4027fc:	cbz	w2, 402864 <ferror@plt+0x8a4>
  402800:	sub	w8, w2, #0x21
  402804:	cmp	w8, #0x5d
  402808:	b.hi	402858 <ferror@plt+0x898>  // b.pmore
  40280c:	ldr	x0, [x21, #664]
  402810:	adrp	x1, 406000 <ferror@plt+0x4040>
  402814:	add	x1, x1, #0x784
  402818:	bl	401f80 <fprintf@plt>
  40281c:	b	402858 <ferror@plt+0x898>
  402820:	adrp	x3, 406000 <ferror@plt+0x4040>
  402824:	add	x3, x3, #0x91b
  402828:	b	402848 <ferror@plt+0x888>
  40282c:	mov	x3, x28
  402830:	b	402848 <ferror@plt+0x888>
  402834:	mov	x3, x19
  402838:	b	402848 <ferror@plt+0x888>
  40283c:	mov	x3, x26
  402840:	b	402848 <ferror@plt+0x888>
  402844:	mov	x3, x27
  402848:	ldr	x0, [x21, #664]
  40284c:	mov	x1, x20
  402850:	mov	x2, x3
  402854:	bl	401f80 <fprintf@plt>
  402858:	add	x22, x22, #0x4
  40285c:	cmp	x22, #0x3c
  402860:	b.ne	4027cc <ferror@plt+0x80c>  // b.any
  402864:	ldr	x1, [x21, #664]
  402868:	mov	w0, #0xa                   	// #10
  40286c:	bl	401c00 <fputc@plt>
  402870:	mov	w0, #0x1                   	// #1
  402874:	bl	401b40 <exit@plt>
  402878:	adrp	x1, 406000 <ferror@plt+0x4040>
  40287c:	add	x1, x1, #0xcef
  402880:	b	402744 <ferror@plt+0x784>
  402884:	stp	x29, x30, [sp, #-48]!
  402888:	adrp	x1, 406000 <ferror@plt+0x4040>
  40288c:	add	x1, x1, #0x789
  402890:	mov	w2, #0x5                   	// #5
  402894:	mov	x0, xzr
  402898:	str	x21, [sp, #16]
  40289c:	stp	x20, x19, [sp, #32]
  4028a0:	mov	x29, sp
  4028a4:	bl	401f20 <dcgettext@plt>
  4028a8:	adrp	x21, 418000 <ferror@plt+0x16040>
  4028ac:	ldr	x1, [x21, #688]
  4028b0:	bl	401b20 <fputs@plt>
  4028b4:	ldr	x19, [x21, #688]
  4028b8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4028bc:	add	x1, x1, #0x792
  4028c0:	mov	w2, #0x5                   	// #5
  4028c4:	mov	x0, xzr
  4028c8:	bl	401f20 <dcgettext@plt>
  4028cc:	adrp	x8, 418000 <ferror@plt+0x16040>
  4028d0:	ldr	x2, [x8, #696]
  4028d4:	mov	x1, x0
  4028d8:	mov	x0, x19
  4028dc:	bl	401f80 <fprintf@plt>
  4028e0:	ldr	x1, [x21, #688]
  4028e4:	mov	w0, #0xa                   	// #10
  4028e8:	bl	401c00 <fputc@plt>
  4028ec:	adrp	x1, 406000 <ferror@plt+0x4040>
  4028f0:	add	x1, x1, #0x7ba
  4028f4:	mov	w2, #0x5                   	// #5
  4028f8:	mov	x0, xzr
  4028fc:	bl	401f20 <dcgettext@plt>
  402900:	ldr	x1, [x21, #688]
  402904:	bl	401b20 <fputs@plt>
  402908:	adrp	x1, 406000 <ferror@plt+0x4040>
  40290c:	add	x1, x1, #0x7ed
  402910:	mov	w2, #0x5                   	// #5
  402914:	mov	x0, xzr
  402918:	bl	401f20 <dcgettext@plt>
  40291c:	ldr	x1, [x21, #688]
  402920:	bl	401b20 <fputs@plt>
  402924:	adrp	x1, 406000 <ferror@plt+0x4040>
  402928:	add	x1, x1, #0x7f8
  40292c:	mov	w2, #0x5                   	// #5
  402930:	mov	x0, xzr
  402934:	bl	401f20 <dcgettext@plt>
  402938:	ldr	x1, [x21, #688]
  40293c:	bl	401b20 <fputs@plt>
  402940:	adrp	x1, 406000 <ferror@plt+0x4040>
  402944:	add	x1, x1, #0x828
  402948:	mov	w2, #0x5                   	// #5
  40294c:	mov	x0, xzr
  402950:	bl	401f20 <dcgettext@plt>
  402954:	ldr	x1, [x21, #688]
  402958:	bl	401b20 <fputs@plt>
  40295c:	adrp	x1, 406000 <ferror@plt+0x4040>
  402960:	add	x1, x1, #0x856
  402964:	mov	w2, #0x5                   	// #5
  402968:	mov	x0, xzr
  40296c:	bl	401f20 <dcgettext@plt>
  402970:	ldr	x1, [x21, #688]
  402974:	bl	401b20 <fputs@plt>
  402978:	adrp	x1, 406000 <ferror@plt+0x4040>
  40297c:	add	x1, x1, #0x892
  402980:	mov	w2, #0x5                   	// #5
  402984:	mov	x0, xzr
  402988:	bl	401f20 <dcgettext@plt>
  40298c:	ldr	x1, [x21, #688]
  402990:	bl	401b20 <fputs@plt>
  402994:	adrp	x1, 406000 <ferror@plt+0x4040>
  402998:	add	x1, x1, #0x8be
  40299c:	mov	w2, #0x5                   	// #5
  4029a0:	mov	x0, xzr
  4029a4:	bl	401f20 <dcgettext@plt>
  4029a8:	ldr	x1, [x21, #688]
  4029ac:	bl	401b20 <fputs@plt>
  4029b0:	ldr	x1, [x21, #688]
  4029b4:	mov	w0, #0xa                   	// #10
  4029b8:	bl	401c00 <fputc@plt>
  4029bc:	adrp	x1, 406000 <ferror@plt+0x4040>
  4029c0:	add	x1, x1, #0x90e
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	mov	x0, xzr
  4029cc:	bl	401f20 <dcgettext@plt>
  4029d0:	adrp	x1, 406000 <ferror@plt+0x4040>
  4029d4:	mov	x19, x0
  4029d8:	add	x1, x1, #0x92f
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	mov	x0, xzr
  4029e4:	bl	401f20 <dcgettext@plt>
  4029e8:	mov	x4, x0
  4029ec:	adrp	x0, 406000 <ferror@plt+0x4040>
  4029f0:	adrp	x1, 406000 <ferror@plt+0x4040>
  4029f4:	adrp	x3, 406000 <ferror@plt+0x4040>
  4029f8:	add	x0, x0, #0x8f1
  4029fc:	add	x1, x1, #0x902
  402a00:	add	x3, x3, #0x920
  402a04:	mov	x2, x19
  402a08:	bl	401f50 <printf@plt>
  402a0c:	adrp	x1, 406000 <ferror@plt+0x4040>
  402a10:	add	x1, x1, #0x93f
  402a14:	mov	w2, #0x5                   	// #5
  402a18:	mov	x0, xzr
  402a1c:	bl	401f20 <dcgettext@plt>
  402a20:	ldr	x1, [x21, #688]
  402a24:	bl	401b20 <fputs@plt>
  402a28:	ldr	x20, [x21, #688]
  402a2c:	adrp	x1, 406000 <ferror@plt+0x4040>
  402a30:	add	x1, x1, #0x9ee
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	mov	x0, xzr
  402a3c:	bl	401f20 <dcgettext@plt>
  402a40:	adrp	x19, 406000 <ferror@plt+0x4040>
  402a44:	add	x19, x19, #0x95b
  402a48:	adrp	x2, 406000 <ferror@plt+0x4040>
  402a4c:	mov	x3, x0
  402a50:	add	x2, x2, #0x9e7
  402a54:	mov	x0, x20
  402a58:	mov	x1, x19
  402a5c:	bl	401f80 <fprintf@plt>
  402a60:	ldr	x20, [x21, #688]
  402a64:	adrp	x1, 406000 <ferror@plt+0x4040>
  402a68:	add	x1, x1, #0xa04
  402a6c:	mov	w2, #0x5                   	// #5
  402a70:	mov	x0, xzr
  402a74:	bl	401f20 <dcgettext@plt>
  402a78:	adrp	x2, 406000 <ferror@plt+0x4040>
  402a7c:	mov	x3, x0
  402a80:	add	x2, x2, #0xa01
  402a84:	mov	x0, x20
  402a88:	mov	x1, x19
  402a8c:	bl	401f80 <fprintf@plt>
  402a90:	ldr	x20, [x21, #688]
  402a94:	adrp	x1, 406000 <ferror@plt+0x4040>
  402a98:	add	x1, x1, #0xa21
  402a9c:	mov	w2, #0x5                   	// #5
  402aa0:	mov	x0, xzr
  402aa4:	bl	401f20 <dcgettext@plt>
  402aa8:	adrp	x2, 406000 <ferror@plt+0x4040>
  402aac:	mov	x3, x0
  402ab0:	add	x2, x2, #0xa1c
  402ab4:	mov	x0, x20
  402ab8:	mov	x1, x19
  402abc:	bl	401f80 <fprintf@plt>
  402ac0:	ldr	x20, [x21, #688]
  402ac4:	adrp	x1, 406000 <ferror@plt+0x4040>
  402ac8:	add	x1, x1, #0xa5b
  402acc:	mov	w2, #0x5                   	// #5
  402ad0:	mov	x0, xzr
  402ad4:	bl	401f20 <dcgettext@plt>
  402ad8:	adrp	x2, 406000 <ferror@plt+0x4040>
  402adc:	mov	x3, x0
  402ae0:	add	x2, x2, #0xa51
  402ae4:	mov	x0, x20
  402ae8:	mov	x1, x19
  402aec:	bl	401f80 <fprintf@plt>
  402af0:	ldr	x20, [x21, #688]
  402af4:	adrp	x1, 406000 <ferror@plt+0x4040>
  402af8:	add	x1, x1, #0xa78
  402afc:	mov	w2, #0x5                   	// #5
  402b00:	mov	x0, xzr
  402b04:	bl	401f20 <dcgettext@plt>
  402b08:	adrp	x2, 406000 <ferror@plt+0x4040>
  402b0c:	mov	x3, x0
  402b10:	add	x2, x2, #0xa73
  402b14:	mov	x0, x20
  402b18:	mov	x1, x19
  402b1c:	bl	401f80 <fprintf@plt>
  402b20:	ldr	x20, [x21, #688]
  402b24:	adrp	x1, 406000 <ferror@plt+0x4040>
  402b28:	add	x1, x1, #0xa96
  402b2c:	mov	w2, #0x5                   	// #5
  402b30:	mov	x0, xzr
  402b34:	bl	401f20 <dcgettext@plt>
  402b38:	adrp	x2, 406000 <ferror@plt+0x4040>
  402b3c:	mov	x3, x0
  402b40:	add	x2, x2, #0xa91
  402b44:	mov	x0, x20
  402b48:	mov	x1, x19
  402b4c:	bl	401f80 <fprintf@plt>
  402b50:	adrp	x1, 406000 <ferror@plt+0x4040>
  402b54:	add	x1, x1, #0x967
  402b58:	mov	w2, #0x5                   	// #5
  402b5c:	mov	x0, xzr
  402b60:	bl	401f20 <dcgettext@plt>
  402b64:	ldr	x1, [x21, #688]
  402b68:	bl	401b20 <fputs@plt>
  402b6c:	adrp	x1, 406000 <ferror@plt+0x4040>
  402b70:	add	x1, x1, #0x973
  402b74:	mov	w2, #0x5                   	// #5
  402b78:	mov	x0, xzr
  402b7c:	bl	401f20 <dcgettext@plt>
  402b80:	ldr	x1, [x21, #688]
  402b84:	bl	401b20 <fputs@plt>
  402b88:	adrp	x1, 406000 <ferror@plt+0x4040>
  402b8c:	add	x1, x1, #0x97a
  402b90:	mov	w2, #0x5                   	// #5
  402b94:	mov	x0, xzr
  402b98:	bl	401f20 <dcgettext@plt>
  402b9c:	ldr	x1, [x21, #688]
  402ba0:	bl	401b20 <fputs@plt>
  402ba4:	adrp	x1, 406000 <ferror@plt+0x4040>
  402ba8:	add	x1, x1, #0x982
  402bac:	mov	w2, #0x5                   	// #5
  402bb0:	mov	x0, xzr
  402bb4:	bl	401f20 <dcgettext@plt>
  402bb8:	ldr	x1, [x21, #688]
  402bbc:	bl	401b20 <fputs@plt>
  402bc0:	adrp	x1, 406000 <ferror@plt+0x4040>
  402bc4:	add	x1, x1, #0x998
  402bc8:	mov	w2, #0x5                   	// #5
  402bcc:	mov	x0, xzr
  402bd0:	bl	401f20 <dcgettext@plt>
  402bd4:	ldr	x1, [x21, #688]
  402bd8:	bl	401b20 <fputs@plt>
  402bdc:	adrp	x1, 406000 <ferror@plt+0x4040>
  402be0:	add	x1, x1, #0x9ad
  402be4:	mov	w2, #0x5                   	// #5
  402be8:	mov	x0, xzr
  402bec:	bl	401f20 <dcgettext@plt>
  402bf0:	ldr	x1, [x21, #688]
  402bf4:	bl	401b20 <fputs@plt>
  402bf8:	ldr	x19, [x21, #688]
  402bfc:	adrp	x1, 406000 <ferror@plt+0x4040>
  402c00:	add	x1, x1, #0x9c2
  402c04:	mov	w2, #0x5                   	// #5
  402c08:	mov	x0, xzr
  402c0c:	bl	401f20 <dcgettext@plt>
  402c10:	adrp	x2, 406000 <ferror@plt+0x4040>
  402c14:	mov	x1, x0
  402c18:	add	x2, x2, #0x9dd
  402c1c:	mov	x0, x19
  402c20:	bl	401f80 <fprintf@plt>
  402c24:	mov	w0, wzr
  402c28:	bl	401b40 <exit@plt>
  402c2c:	stp	x29, x30, [sp, #-96]!
  402c30:	stp	x28, x27, [sp, #16]
  402c34:	stp	x26, x25, [sp, #32]
  402c38:	stp	x24, x23, [sp, #48]
  402c3c:	stp	x22, x21, [sp, #64]
  402c40:	stp	x20, x19, [sp, #80]
  402c44:	mov	x29, sp
  402c48:	sub	sp, sp, #0x1, lsl #12
  402c4c:	sub	sp, sp, #0x10
  402c50:	cbz	x0, 402c8c <ferror@plt+0xccc>
  402c54:	mov	x20, x0
  402c58:	bl	4036cc <ferror@plt+0x170c>
  402c5c:	mov	x19, x0
  402c60:	lsr	x23, x0, #32
  402c64:	cbnz	w23, 402c94 <ferror@plt+0xcd4>
  402c68:	adrp	x1, 406000 <ferror@plt+0x4040>
  402c6c:	add	x1, x1, #0xac2
  402c70:	mov	w2, #0x5                   	// #5
  402c74:	mov	x0, xzr
  402c78:	bl	401f20 <dcgettext@plt>
  402c7c:	mov	x1, x20
  402c80:	bl	401ef0 <warnx@plt>
  402c84:	mov	w28, #0xffffffea            	// #-22
  402c88:	b	402e68 <ferror@plt+0xea8>
  402c8c:	mov	w19, wzr
  402c90:	mov	w23, #0x3                   	// #3
  402c94:	mov	w0, #0x1                   	// #1
  402c98:	bl	4038f0 <ferror@plt+0x1930>
  402c9c:	mov	x1, sp
  402ca0:	mov	w20, w0
  402ca4:	bl	403998 <ferror@plt+0x19d8>
  402ca8:	mov	w28, w0
  402cac:	tbnz	w0, #31, 402e60 <ferror@plt+0xea0>
  402cb0:	adrp	x24, 418000 <ferror@plt+0x16040>
  402cb4:	adrp	x25, 406000 <ferror@plt+0x4040>
  402cb8:	adrp	x26, 406000 <ferror@plt+0x4040>
  402cbc:	adrp	x27, 406000 <ferror@plt+0x4040>
  402cc0:	add	x24, x24, #0x300
  402cc4:	add	x25, x25, #0xafd
  402cc8:	add	x26, x26, #0xb01
  402ccc:	add	x27, x27, #0xb04
  402cd0:	b	402cf0 <ferror@plt+0xd30>
  402cd4:	ldrb	w8, [sp, #5]
  402cd8:	cbz	w8, 402d10 <ferror@plt+0xd50>
  402cdc:	mov	x1, sp
  402ce0:	mov	w0, w20
  402ce4:	bl	403998 <ferror@plt+0x19d8>
  402ce8:	mov	w28, w0
  402cec:	tbnz	w0, #31, 402e60 <ferror@plt+0xea0>
  402cf0:	cbz	w28, 402cd4 <ferror@plt+0xd14>
  402cf4:	cmp	w28, #0x1
  402cf8:	b.ne	402cdc <ferror@plt+0xd1c>  // b.any
  402cfc:	bl	401f70 <__errno_location@plt>
  402d00:	ldr	w8, [x0]
  402d04:	cmp	w8, #0xb
  402d08:	b.ne	402cdc <ferror@plt+0xd1c>  // b.any
  402d0c:	b	402e5c <ferror@plt+0xe9c>
  402d10:	cmp	w23, #0x3
  402d14:	b.eq	402d44 <ferror@plt+0xd84>  // b.none
  402d18:	cmp	w23, #0x2
  402d1c:	b.eq	402d38 <ferror@plt+0xd78>  // b.none
  402d20:	cmp	w23, #0x1
  402d24:	b.ne	402ec0 <ferror@plt+0xf00>  // b.any
  402d28:	ldrb	w8, [sp, #4]
  402d2c:	cmp	w19, w8
  402d30:	b.ne	402cdc <ferror@plt+0xd1c>  // b.any
  402d34:	b	402d44 <ferror@plt+0xd84>
  402d38:	ldr	w8, [sp]
  402d3c:	cmp	w8, w19
  402d40:	b.ne	402cdc <ferror@plt+0xd1c>  // b.any
  402d44:	ldr	w28, [sp]
  402d48:	adrp	x2, 406000 <ferror@plt+0x4040>
  402d4c:	adrp	x4, 406000 <ferror@plt+0x4040>
  402d50:	add	x0, sp, #0x8
  402d54:	mov	w1, #0x1000                	// #4096
  402d58:	add	x2, x2, #0xc7f
  402d5c:	mov	w3, w28
  402d60:	add	x4, x4, #0x9fc
  402d64:	bl	401c30 <snprintf@plt>
  402d68:	adrp	x1, 407000 <ferror@plt+0x5040>
  402d6c:	add	x0, sp, #0x8
  402d70:	add	x1, x1, #0x80
  402d74:	bl	401c70 <fopen@plt>
  402d78:	cbz	x0, 402db0 <ferror@plt+0xdf0>
  402d7c:	mov	x21, x0
  402d80:	mov	w1, #0x80                  	// #128
  402d84:	mov	x0, x24
  402d88:	mov	x2, x21
  402d8c:	bl	401bc0 <fgets_unlocked@plt>
  402d90:	cbz	x0, 402da8 <ferror@plt+0xde8>
  402d94:	mov	w1, #0xa                   	// #10
  402d98:	mov	x0, x24
  402d9c:	bl	401eb0 <strchr@plt>
  402da0:	cbz	x0, 402da8 <ferror@plt+0xde8>
  402da4:	strb	wzr, [x0]
  402da8:	mov	x0, x21
  402dac:	bl	401c60 <fclose@plt>
  402db0:	mov	x0, x24
  402db4:	bl	401d50 <strdup@plt>
  402db8:	cbz	x0, 402eb0 <ferror@plt+0xef0>
  402dbc:	ldrsb	x8, [sp, #4]
  402dc0:	cmp	x8, #0x9
  402dc4:	b.hi	402e90 <ferror@plt+0xed0>  // b.pmore
  402dc8:	adrp	x9, 406000 <ferror@plt+0x4040>
  402dcc:	add	x9, x9, #0x670
  402dd0:	ldr	x8, [x9, x8, lsl #3]
  402dd4:	mov	w9, #0x825                 	// #2085
  402dd8:	lsr	x9, x9, x8
  402ddc:	tbnz	w9, #0, 402e90 <ferror@plt+0xed0>
  402de0:	adrp	x10, 406000 <ferror@plt+0x4040>
  402de4:	mov	w9, #0x18                  	// #24
  402de8:	add	x10, x10, #0x550
  402dec:	madd	x8, x8, x9, x10
  402df0:	mov	x21, x0
  402df4:	ldr	x0, [x8, #16]
  402df8:	bl	401d50 <strdup@plt>
  402dfc:	cbz	x0, 402eb0 <ferror@plt+0xef0>
  402e00:	mov	x22, x0
  402e04:	adrp	x0, 406000 <ferror@plt+0x4040>
  402e08:	add	x0, x0, #0xade
  402e0c:	mov	w1, w28
  402e10:	mov	x2, x21
  402e14:	mov	x3, x22
  402e18:	bl	401f50 <printf@plt>
  402e1c:	ldrb	w8, [sp, #6]
  402e20:	adrp	x0, 406000 <ferror@plt+0x4040>
  402e24:	add	x0, x0, #0xaea
  402e28:	cmp	w8, #0x0
  402e2c:	csel	x1, x26, x25, eq  // eq = none
  402e30:	bl	401f50 <printf@plt>
  402e34:	ldrb	w8, [sp, #7]
  402e38:	mov	x0, x27
  402e3c:	cmp	w8, #0x0
  402e40:	csel	x1, x26, x25, eq  // eq = none
  402e44:	bl	401f50 <printf@plt>
  402e48:	mov	x0, x21
  402e4c:	bl	401e50 <free@plt>
  402e50:	mov	x0, x22
  402e54:	bl	401e50 <free@plt>
  402e58:	b	402cdc <ferror@plt+0xd1c>
  402e5c:	mov	w28, wzr
  402e60:	mov	w0, w20
  402e64:	bl	401d80 <close@plt>
  402e68:	mov	w0, w28
  402e6c:	add	sp, sp, #0x1, lsl #12
  402e70:	add	sp, sp, #0x10
  402e74:	ldp	x20, x19, [sp, #80]
  402e78:	ldp	x22, x21, [sp, #64]
  402e7c:	ldp	x24, x23, [sp, #48]
  402e80:	ldp	x26, x25, [sp, #32]
  402e84:	ldp	x28, x27, [sp, #16]
  402e88:	ldp	x29, x30, [sp], #96
  402e8c:	ret
  402e90:	adrp	x0, 406000 <ferror@plt+0x4040>
  402e94:	adrp	x1, 406000 <ferror@plt+0x4040>
  402e98:	adrp	x3, 406000 <ferror@plt+0x4040>
  402e9c:	add	x0, x0, #0xc34
  402ea0:	add	x1, x1, #0xc38
  402ea4:	add	x3, x3, #0xc4b
  402ea8:	mov	w2, #0x4a                  	// #74
  402eac:	bl	401f60 <__assert_fail@plt>
  402eb0:	adrp	x1, 406000 <ferror@plt+0x4040>
  402eb4:	add	x1, x1, #0xc67
  402eb8:	mov	w0, #0x1                   	// #1
  402ebc:	bl	401fa0 <err@plt>
  402ec0:	bl	401dc0 <abort@plt>
  402ec4:	stp	x29, x30, [sp, #-32]!
  402ec8:	stp	x20, x19, [sp, #16]
  402ecc:	mov	x29, sp
  402ed0:	cbz	x0, 402ff4 <ferror@plt+0x1034>
  402ed4:	mov	x20, x1
  402ed8:	adrp	x1, 406000 <ferror@plt+0x4040>
  402edc:	add	x1, x1, #0x9e7
  402ee0:	mov	x2, x20
  402ee4:	mov	x19, x0
  402ee8:	bl	401e70 <strncasecmp@plt>
  402eec:	cbnz	w0, 402f00 <ferror@plt+0xf40>
  402ef0:	cmp	x20, #0x6
  402ef4:	b.ne	402f00 <ferror@plt+0xf40>  // b.any
  402ef8:	mov	w0, wzr
  402efc:	b	402fe8 <ferror@plt+0x1028>
  402f00:	adrp	x1, 406000 <ferror@plt+0x4040>
  402f04:	add	x1, x1, #0xa01
  402f08:	mov	x0, x19
  402f0c:	mov	x2, x20
  402f10:	bl	401e70 <strncasecmp@plt>
  402f14:	cbnz	w0, 402f28 <ferror@plt+0xf68>
  402f18:	cmp	x20, #0x2
  402f1c:	b.ne	402f28 <ferror@plt+0xf68>  // b.any
  402f20:	mov	w0, #0x1                   	// #1
  402f24:	b	402fe8 <ferror@plt+0x1028>
  402f28:	adrp	x1, 406000 <ferror@plt+0x4040>
  402f2c:	add	x1, x1, #0xa1c
  402f30:	mov	x0, x19
  402f34:	mov	x2, x20
  402f38:	bl	401e70 <strncasecmp@plt>
  402f3c:	cbnz	w0, 402f50 <ferror@plt+0xf90>
  402f40:	cmp	x20, #0x4
  402f44:	b.ne	402f50 <ferror@plt+0xf90>  // b.any
  402f48:	mov	w0, #0x2                   	// #2
  402f4c:	b	402fe8 <ferror@plt+0x1028>
  402f50:	adrp	x1, 406000 <ferror@plt+0x4040>
  402f54:	add	x1, x1, #0xa51
  402f58:	mov	x0, x19
  402f5c:	mov	x2, x20
  402f60:	bl	401e70 <strncasecmp@plt>
  402f64:	cbnz	w0, 402f78 <ferror@plt+0xfb8>
  402f68:	cmp	x20, #0x9
  402f6c:	b.ne	402f78 <ferror@plt+0xfb8>  // b.any
  402f70:	mov	w0, #0x3                   	// #3
  402f74:	b	402fe8 <ferror@plt+0x1028>
  402f78:	adrp	x1, 406000 <ferror@plt+0x4040>
  402f7c:	add	x1, x1, #0xa73
  402f80:	mov	x0, x19
  402f84:	mov	x2, x20
  402f88:	bl	401e70 <strncasecmp@plt>
  402f8c:	cbnz	w0, 402fa0 <ferror@plt+0xfe0>
  402f90:	cmp	x20, #0x4
  402f94:	b.ne	402fa0 <ferror@plt+0xfe0>  // b.any
  402f98:	mov	w0, #0x4                   	// #4
  402f9c:	b	402fe8 <ferror@plt+0x1028>
  402fa0:	adrp	x1, 406000 <ferror@plt+0x4040>
  402fa4:	add	x1, x1, #0xa91
  402fa8:	mov	x0, x19
  402fac:	mov	x2, x20
  402fb0:	bl	401e70 <strncasecmp@plt>
  402fb4:	cbnz	w0, 402fc8 <ferror@plt+0x1008>
  402fb8:	cmp	x20, #0x4
  402fbc:	b.ne	402fc8 <ferror@plt+0x1008>  // b.any
  402fc0:	mov	w0, #0x5                   	// #5
  402fc4:	b	402fe8 <ferror@plt+0x1028>
  402fc8:	adrp	x1, 406000 <ferror@plt+0x4040>
  402fcc:	add	x1, x1, #0xcdc
  402fd0:	mov	w2, #0x5                   	// #5
  402fd4:	mov	x0, xzr
  402fd8:	bl	401f20 <dcgettext@plt>
  402fdc:	mov	x1, x19
  402fe0:	bl	401ef0 <warnx@plt>
  402fe4:	mov	w0, #0xffffffff            	// #-1
  402fe8:	ldp	x20, x19, [sp, #16]
  402fec:	ldp	x29, x30, [sp], #32
  402ff0:	ret
  402ff4:	adrp	x0, 406000 <ferror@plt+0x4040>
  402ff8:	adrp	x1, 406000 <ferror@plt+0x4040>
  402ffc:	adrp	x3, 406000 <ferror@plt+0x4040>
  403000:	add	x0, x0, #0x9fc
  403004:	add	x1, x1, #0xc9d
  403008:	add	x3, x3, #0xcb0
  40300c:	mov	w2, #0x97                  	// #151
  403010:	bl	401f60 <__assert_fail@plt>
  403014:	stp	x29, x30, [sp, #-96]!
  403018:	stp	x28, x27, [sp, #16]
  40301c:	stp	x26, x25, [sp, #32]
  403020:	stp	x24, x23, [sp, #48]
  403024:	stp	x22, x21, [sp, #64]
  403028:	stp	x20, x19, [sp, #80]
  40302c:	mov	x29, sp
  403030:	sub	sp, sp, #0x1, lsl #12
  403034:	sub	sp, sp, #0x40
  403038:	str	x0, [sp, #8]
  40303c:	cbz	x1, 40307c <ferror@plt+0x10bc>
  403040:	mov	x0, x1
  403044:	mov	x19, x1
  403048:	bl	4036cc <ferror@plt+0x170c>
  40304c:	lsr	x20, x0, #32
  403050:	str	x0, [sp]
  403054:	cbnz	w20, 403084 <ferror@plt+0x10c4>
  403058:	adrp	x1, 406000 <ferror@plt+0x4040>
  40305c:	add	x1, x1, #0xac2
  403060:	mov	w2, #0x5                   	// #5
  403064:	mov	x0, xzr
  403068:	bl	401f20 <dcgettext@plt>
  40306c:	mov	x1, x19
  403070:	bl	401ef0 <warnx@plt>
  403074:	mov	w19, #0xffffffea            	// #-22
  403078:	b	403318 <ferror@plt+0x1358>
  40307c:	mov	w20, #0x3                   	// #3
  403080:	str	xzr, [sp]
  403084:	mov	w0, #0x1                   	// #1
  403088:	bl	4038f0 <ferror@plt+0x1930>
  40308c:	add	x1, sp, #0x28
  403090:	mov	w21, w0
  403094:	bl	403998 <ferror@plt+0x19d8>
  403098:	mov	w19, w0
  40309c:	tbnz	w0, #31, 403310 <ferror@plt+0x1350>
  4030a0:	str	x20, [sp, #16]
  4030a4:	adrp	x20, 418000 <ferror@plt+0x16040>
  4030a8:	adrp	x23, 406000 <ferror@plt+0x4040>
  4030ac:	adrp	x25, 418000 <ferror@plt+0x16040>
  4030b0:	adrp	x22, 418000 <ferror@plt+0x16040>
  4030b4:	adrp	x24, 418000 <ferror@plt+0x16040>
  4030b8:	add	x20, x20, #0x2c8
  4030bc:	add	x23, x23, #0x306
  4030c0:	add	x25, x25, #0x300
  4030c4:	b	4030e4 <ferror@plt+0x1124>
  4030c8:	ldrb	w8, [sp, #45]
  4030cc:	cbz	w8, 403104 <ferror@plt+0x1144>
  4030d0:	add	x1, sp, #0x28
  4030d4:	mov	w0, w21
  4030d8:	bl	403998 <ferror@plt+0x19d8>
  4030dc:	mov	w19, w0
  4030e0:	tbnz	w0, #31, 403310 <ferror@plt+0x1350>
  4030e4:	cbz	w19, 4030c8 <ferror@plt+0x1108>
  4030e8:	cmp	w19, #0x1
  4030ec:	b.ne	4030d0 <ferror@plt+0x1110>  // b.any
  4030f0:	bl	401f70 <__errno_location@plt>
  4030f4:	ldr	w8, [x0]
  4030f8:	cmp	w8, #0xb
  4030fc:	b.ne	4030d0 <ferror@plt+0x1110>  // b.any
  403100:	b	40330c <ferror@plt+0x134c>
  403104:	ldr	x8, [sp, #16]
  403108:	cmp	w8, #0x3
  40310c:	b.eq	403148 <ferror@plt+0x1188>  // b.none
  403110:	ldr	x8, [sp, #16]
  403114:	cmp	w8, #0x2
  403118:	b.eq	403138 <ferror@plt+0x1178>  // b.none
  40311c:	cmp	w8, #0x1
  403120:	b.ne	403340 <ferror@plt+0x1380>  // b.any
  403124:	ldrb	w8, [sp, #44]
  403128:	ldr	x9, [sp]
  40312c:	cmp	w9, w8
  403130:	b.ne	4030d0 <ferror@plt+0x1110>  // b.any
  403134:	b	403148 <ferror@plt+0x1188>
  403138:	ldr	w8, [sp, #40]
  40313c:	ldr	x9, [sp]
  403140:	cmp	w8, w9
  403144:	b.ne	4030d0 <ferror@plt+0x1110>  // b.any
  403148:	ldr	x8, [sp, #8]
  40314c:	ldr	x0, [x8]
  403150:	cbz	x0, 4033b4 <ferror@plt+0x13f4>
  403154:	mov	x1, xzr
  403158:	bl	401d60 <scols_table_new_line@plt>
  40315c:	str	x0, [x22, #896]
  403160:	cbz	x0, 4033d4 <ferror@plt+0x1414>
  403164:	ldr	x8, [x24, #760]
  403168:	cbz	x8, 4030d0 <ferror@plt+0x1110>
  40316c:	ldrb	w8, [sp, #47]
  403170:	ldrb	w9, [sp, #46]
  403174:	ldrsb	x26, [sp, #44]
  403178:	ldr	w19, [sp, #40]
  40317c:	cmp	w8, #0x0
  403180:	adrp	x8, 406000 <ferror@plt+0x4040>
  403184:	adrp	x10, 406000 <ferror@plt+0x4040>
  403188:	add	x8, x8, #0xdea
  40318c:	add	x10, x10, #0xde8
  403190:	csel	x11, x10, x8, eq  // eq = none
  403194:	cmp	w9, #0x0
  403198:	mov	x28, xzr
  40319c:	csel	x8, x10, x8, eq  // eq = none
  4031a0:	stp	x8, x11, [sp, #24]
  4031a4:	ldr	w8, [x20, x28, lsl #2]
  4031a8:	str	xzr, [sp, #48]
  4031ac:	cmp	w8, #0x6
  4031b0:	b.ge	403344 <ferror@plt+0x1384>  // b.tcont
  4031b4:	cmp	w8, #0x5
  4031b8:	b.hi	403340 <ferror@plt+0x1380>  // b.pmore
  4031bc:	mov	w8, w8
  4031c0:	adr	x9, 4031d0 <ferror@plt+0x1210>
  4031c4:	ldrb	w10, [x23, x8]
  4031c8:	add	x9, x9, x10, lsl #2
  4031cc:	br	x9
  4031d0:	adrp	x2, 406000 <ferror@plt+0x4040>
  4031d4:	adrp	x4, 406000 <ferror@plt+0x4040>
  4031d8:	add	x0, sp, #0x38
  4031dc:	mov	w1, #0x1000                	// #4096
  4031e0:	add	x2, x2, #0xc7f
  4031e4:	mov	w3, w19
  4031e8:	add	x4, x4, #0x9fc
  4031ec:	b	403214 <ferror@plt+0x1254>
  4031f0:	ldr	x1, [sp, #24]
  4031f4:	b	4032c8 <ferror@plt+0x1308>
  4031f8:	adrp	x2, 406000 <ferror@plt+0x4040>
  4031fc:	adrp	x4, 406000 <ferror@plt+0x4040>
  403200:	add	x0, sp, #0x38
  403204:	mov	w1, #0x1000                	// #4096
  403208:	add	x2, x2, #0xc7f
  40320c:	mov	w3, w19
  403210:	add	x4, x4, #0xad9
  403214:	bl	401c30 <snprintf@plt>
  403218:	adrp	x1, 407000 <ferror@plt+0x5040>
  40321c:	add	x0, sp, #0x38
  403220:	add	x1, x1, #0x80
  403224:	bl	401c70 <fopen@plt>
  403228:	cbz	x0, 403260 <ferror@plt+0x12a0>
  40322c:	mov	x27, x0
  403230:	mov	w1, #0x80                  	// #128
  403234:	mov	x0, x25
  403238:	mov	x2, x27
  40323c:	bl	401bc0 <fgets_unlocked@plt>
  403240:	cbz	x0, 403258 <ferror@plt+0x1298>
  403244:	mov	w1, #0xa                   	// #10
  403248:	mov	x0, x25
  40324c:	bl	401eb0 <strchr@plt>
  403250:	cbz	x0, 403258 <ferror@plt+0x1298>
  403254:	strb	wzr, [x0]
  403258:	mov	x0, x27
  40325c:	bl	401c60 <fclose@plt>
  403260:	mov	x0, x25
  403264:	b	4032d8 <ferror@plt+0x1318>
  403268:	and	w8, w26, #0xff
  40326c:	cmp	w8, #0x9
  403270:	b.hi	403394 <ferror@plt+0x13d4>  // b.pmore
  403274:	adrp	x8, 406000 <ferror@plt+0x4040>
  403278:	add	x8, x8, #0x670
  40327c:	ldr	x8, [x8, x26, lsl #3]
  403280:	mov	w9, #0x825                 	// #2085
  403284:	lsr	x9, x9, x8
  403288:	tbnz	w9, #0, 403394 <ferror@plt+0x13d4>
  40328c:	adrp	x10, 406000 <ferror@plt+0x4040>
  403290:	mov	w9, #0x18                  	// #24
  403294:	add	x10, x10, #0x550
  403298:	madd	x8, x8, x9, x10
  40329c:	ldr	x0, [x8, #16]
  4032a0:	b	4032d8 <ferror@plt+0x1318>
  4032a4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4032a8:	add	x0, sp, #0x30
  4032ac:	add	x1, x1, #0xde5
  4032b0:	mov	w2, w19
  4032b4:	bl	403a38 <ferror@plt+0x1a78>
  4032b8:	ldr	x2, [sp, #48]
  4032bc:	cbnz	x2, 4032e8 <ferror@plt+0x1328>
  4032c0:	b	4032f8 <ferror@plt+0x1338>
  4032c4:	ldr	x1, [sp, #32]
  4032c8:	mov	w2, #0x5                   	// #5
  4032cc:	mov	x0, xzr
  4032d0:	bl	401f20 <dcgettext@plt>
  4032d4:	cbz	x0, 403394 <ferror@plt+0x13d4>
  4032d8:	bl	401d50 <strdup@plt>
  4032dc:	cbz	x0, 403384 <ferror@plt+0x13c4>
  4032e0:	mov	x2, x0
  4032e4:	str	x0, [sp, #48]
  4032e8:	ldr	x0, [x22, #896]
  4032ec:	mov	x1, x28
  4032f0:	bl	401b60 <scols_line_refer_data@plt>
  4032f4:	cbnz	w0, 403364 <ferror@plt+0x13a4>
  4032f8:	ldr	x8, [x24, #760]
  4032fc:	add	x28, x28, #0x1
  403300:	cmp	x28, x8
  403304:	b.cc	4031a4 <ferror@plt+0x11e4>  // b.lo, b.ul, b.last
  403308:	b	4030d0 <ferror@plt+0x1110>
  40330c:	mov	w19, wzr
  403310:	mov	w0, w21
  403314:	bl	401d80 <close@plt>
  403318:	mov	w0, w19
  40331c:	add	sp, sp, #0x1, lsl #12
  403320:	add	sp, sp, #0x40
  403324:	ldp	x20, x19, [sp, #80]
  403328:	ldp	x22, x21, [sp, #64]
  40332c:	ldp	x24, x23, [sp, #48]
  403330:	ldp	x26, x25, [sp, #32]
  403334:	ldp	x28, x27, [sp, #16]
  403338:	ldp	x29, x30, [sp], #96
  40333c:	ret
  403340:	bl	401dc0 <abort@plt>
  403344:	adrp	x0, 406000 <ferror@plt+0x4040>
  403348:	adrp	x1, 406000 <ferror@plt+0x4040>
  40334c:	adrp	x3, 406000 <ferror@plt+0x4040>
  403350:	add	x0, x0, #0xd59
  403354:	add	x1, x1, #0xc9d
  403358:	add	x3, x3, #0xd3f
  40335c:	mov	w2, #0xa6                  	// #166
  403360:	bl	401f60 <__assert_fail@plt>
  403364:	adrp	x1, 406000 <ferror@plt+0x4040>
  403368:	add	x1, x1, #0xdf2
  40336c:	mov	w2, #0x5                   	// #5
  403370:	mov	x0, xzr
  403374:	bl	401f20 <dcgettext@plt>
  403378:	mov	x1, x0
  40337c:	mov	w0, #0x1                   	// #1
  403380:	bl	401f30 <errx@plt>
  403384:	adrp	x1, 406000 <ferror@plt+0x4040>
  403388:	add	x1, x1, #0xc67
  40338c:	mov	w0, #0x1                   	// #1
  403390:	bl	401fa0 <err@plt>
  403394:	adrp	x0, 406000 <ferror@plt+0x4040>
  403398:	adrp	x1, 406000 <ferror@plt+0x4040>
  40339c:	adrp	x3, 406000 <ferror@plt+0x4040>
  4033a0:	add	x0, x0, #0xc34
  4033a4:	add	x1, x1, #0xc38
  4033a8:	add	x3, x3, #0xc4b
  4033ac:	mov	w2, #0x4a                  	// #74
  4033b0:	bl	401f60 <__assert_fail@plt>
  4033b4:	adrp	x0, 406000 <ferror@plt+0x4040>
  4033b8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4033bc:	adrp	x3, 406000 <ferror@plt+0x4040>
  4033c0:	add	x0, x0, #0xd7f
  4033c4:	add	x1, x1, #0xc9d
  4033c8:	add	x3, x3, #0xd82
  4033cc:	mov	w2, #0x173                 	// #371
  4033d0:	bl	401f60 <__assert_fail@plt>
  4033d4:	bl	401f70 <__errno_location@plt>
  4033d8:	mov	w8, #0xc                   	// #12
  4033dc:	adrp	x1, 406000 <ferror@plt+0x4040>
  4033e0:	str	w8, [x0]
  4033e4:	add	x1, x1, #0xdc6
  4033e8:	b	40336c <ferror@plt+0x13ac>
  4033ec:	sub	sp, sp, #0x30
  4033f0:	stp	x20, x19, [sp, #32]
  4033f4:	mov	w19, w0
  4033f8:	mov	w8, #0x300                 	// #768
  4033fc:	strb	w0, [sp, #14]
  403400:	mov	x0, x1
  403404:	stp	x29, x30, [sp, #16]
  403408:	add	x29, sp, #0x10
  40340c:	mov	x20, x1
  403410:	str	wzr, [sp, #8]
  403414:	strb	wzr, [sp, #15]
  403418:	strh	w8, [sp, #12]
  40341c:	str	xzr, [sp]
  403420:	bl	4036cc <ferror@plt+0x170c>
  403424:	lsr	x8, x0, #32
  403428:	cmp	w8, #0x3
  40342c:	b.hi	4035a8 <ferror@plt+0x15e8>  // b.pmore
  403430:	adrp	x9, 406000 <ferror@plt+0x4040>
  403434:	add	x9, x9, #0x30c
  403438:	adr	x10, 40344c <ferror@plt+0x148c>
  40343c:	ldrb	w11, [x9, x8]
  403440:	add	x10, x10, x11, lsl #2
  403444:	mov	x2, x0
  403448:	br	x10
  40344c:	adrp	x1, 406000 <ferror@plt+0x4040>
  403450:	add	x1, x1, #0xac2
  403454:	mov	w2, #0x5                   	// #5
  403458:	mov	x0, xzr
  40345c:	bl	401f20 <dcgettext@plt>
  403460:	mov	x1, x20
  403464:	bl	401ef0 <warnx@plt>
  403468:	mov	w0, #0xffffffff            	// #-1
  40346c:	b	403598 <ferror@plt+0x15d8>
  403470:	adrp	x1, 406000 <ferror@plt+0x4040>
  403474:	mov	w8, #0x2                   	// #2
  403478:	add	x1, x1, #0xe67
  40347c:	mov	x0, sp
  403480:	strb	w8, [sp, #13]
  403484:	str	w2, [sp, #8]
  403488:	bl	403a38 <ferror@plt+0x1a78>
  40348c:	b	4034c0 <ferror@plt+0x1500>
  403490:	adrp	x0, 406000 <ferror@plt+0x4040>
  403494:	add	x0, x0, #0x6de
  403498:	bl	401d50 <strdup@plt>
  40349c:	cbz	x0, 4035ac <ferror@plt+0x15ec>
  4034a0:	str	x0, [sp]
  4034a4:	b	4034c0 <ferror@plt+0x1500>
  4034a8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4034ac:	strb	w2, [sp, #12]
  4034b0:	add	x1, x1, #0xe5f
  4034b4:	mov	x0, sp
  4034b8:	mov	x2, x20
  4034bc:	bl	403a38 <ferror@plt+0x1a78>
  4034c0:	adrp	x0, 406000 <ferror@plt+0x4040>
  4034c4:	add	x0, x0, #0xbca
  4034c8:	mov	w1, #0x2                   	// #2
  4034cc:	bl	401ca0 <open@plt>
  4034d0:	tbnz	w0, #31, 403530 <ferror@plt+0x1570>
  4034d4:	add	x1, sp, #0x8
  4034d8:	mov	w2, #0x8                   	// #8
  4034dc:	mov	w20, w0
  4034e0:	bl	401db0 <write@plt>
  4034e4:	tbnz	x0, #63, 403568 <ferror@plt+0x15a8>
  4034e8:	adrp	x0, 406000 <ferror@plt+0x4040>
  4034ec:	add	x0, x0, #0xbcf
  4034f0:	mov	w2, #0x8                   	// #8
  4034f4:	mov	w1, wzr
  4034f8:	bl	401dd0 <openlog@plt>
  4034fc:	ldr	x3, [sp]
  403500:	adrp	x8, 406000 <ferror@plt+0x4040>
  403504:	adrp	x9, 406000 <ferror@plt+0x4040>
  403508:	add	x8, x8, #0xaa9
  40350c:	add	x9, x9, #0xaba
  403510:	tst	w19, #0xff
  403514:	adrp	x1, 406000 <ferror@plt+0x4040>
  403518:	csel	x2, x9, x8, eq  // eq = none
  40351c:	add	x1, x1, #0xe7e
  403520:	mov	w0, #0x5                   	// #5
  403524:	bl	401b30 <syslog@plt>
  403528:	bl	401be0 <closelog@plt>
  40352c:	b	403588 <ferror@plt+0x15c8>
  403530:	adrp	x1, 406000 <ferror@plt+0x4040>
  403534:	add	x1, x1, #0xbd6
  403538:	mov	w2, #0x5                   	// #5
  40353c:	mov	x0, xzr
  403540:	bl	401f20 <dcgettext@plt>
  403544:	adrp	x1, 406000 <ferror@plt+0x4040>
  403548:	add	x1, x1, #0xbca
  40354c:	bl	401e20 <warn@plt>
  403550:	ldr	x0, [sp]
  403554:	bl	401e50 <free@plt>
  403558:	bl	401f70 <__errno_location@plt>
  40355c:	ldr	w8, [x0]
  403560:	neg	w0, w8
  403564:	b	403598 <ferror@plt+0x15d8>
  403568:	adrp	x1, 406000 <ferror@plt+0x4040>
  40356c:	add	x1, x1, #0xe6d
  403570:	mov	w2, #0x5                   	// #5
  403574:	mov	x0, xzr
  403578:	bl	401f20 <dcgettext@plt>
  40357c:	adrp	x1, 406000 <ferror@plt+0x4040>
  403580:	add	x1, x1, #0xbca
  403584:	bl	401e20 <warn@plt>
  403588:	ldr	x0, [sp]
  40358c:	bl	401e50 <free@plt>
  403590:	mov	w0, w20
  403594:	bl	401d80 <close@plt>
  403598:	ldp	x20, x19, [sp, #32]
  40359c:	ldp	x29, x30, [sp, #16]
  4035a0:	add	sp, sp, #0x30
  4035a4:	ret
  4035a8:	bl	401dc0 <abort@plt>
  4035ac:	adrp	x1, 406000 <ferror@plt+0x4040>
  4035b0:	add	x1, x1, #0xc67
  4035b4:	mov	w0, #0x1                   	// #1
  4035b8:	bl	401fa0 <err@plt>
  4035bc:	stp	x29, x30, [sp, #-32]!
  4035c0:	adrp	x8, 418000 <ferror@plt+0x16040>
  4035c4:	stp	x20, x19, [sp, #16]
  4035c8:	ldr	x20, [x8, #688]
  4035cc:	mov	x29, sp
  4035d0:	bl	401f70 <__errno_location@plt>
  4035d4:	mov	x19, x0
  4035d8:	str	wzr, [x0]
  4035dc:	mov	x0, x20
  4035e0:	bl	401fc0 <ferror@plt>
  4035e4:	cbnz	w0, 403684 <ferror@plt+0x16c4>
  4035e8:	mov	x0, x20
  4035ec:	bl	401ed0 <fflush@plt>
  4035f0:	cbz	w0, 403644 <ferror@plt+0x1684>
  4035f4:	ldr	w20, [x19]
  4035f8:	cmp	w20, #0x9
  4035fc:	b.eq	403608 <ferror@plt+0x1648>  // b.none
  403600:	cmp	w20, #0x20
  403604:	b.ne	40369c <ferror@plt+0x16dc>  // b.any
  403608:	adrp	x8, 418000 <ferror@plt+0x16040>
  40360c:	ldr	x20, [x8, #664]
  403610:	str	wzr, [x19]
  403614:	mov	x0, x20
  403618:	bl	401fc0 <ferror@plt>
  40361c:	cbnz	w0, 4036c4 <ferror@plt+0x1704>
  403620:	mov	x0, x20
  403624:	bl	401ed0 <fflush@plt>
  403628:	cbz	w0, 403664 <ferror@plt+0x16a4>
  40362c:	ldr	w8, [x19]
  403630:	cmp	w8, #0x9
  403634:	b.ne	4036c4 <ferror@plt+0x1704>  // b.any
  403638:	ldp	x20, x19, [sp, #16]
  40363c:	ldp	x29, x30, [sp], #32
  403640:	ret
  403644:	mov	x0, x20
  403648:	bl	401c50 <fileno@plt>
  40364c:	tbnz	w0, #31, 4035f4 <ferror@plt+0x1634>
  403650:	bl	401b50 <dup@plt>
  403654:	tbnz	w0, #31, 4035f4 <ferror@plt+0x1634>
  403658:	bl	401d80 <close@plt>
  40365c:	cbnz	w0, 4035f4 <ferror@plt+0x1634>
  403660:	b	403608 <ferror@plt+0x1648>
  403664:	mov	x0, x20
  403668:	bl	401c50 <fileno@plt>
  40366c:	tbnz	w0, #31, 40362c <ferror@plt+0x166c>
  403670:	bl	401b50 <dup@plt>
  403674:	tbnz	w0, #31, 40362c <ferror@plt+0x166c>
  403678:	bl	401d80 <close@plt>
  40367c:	cbnz	w0, 40362c <ferror@plt+0x166c>
  403680:	b	403638 <ferror@plt+0x1678>
  403684:	adrp	x1, 406000 <ferror@plt+0x4040>
  403688:	add	x1, x1, #0x750
  40368c:	mov	w2, #0x5                   	// #5
  403690:	mov	x0, xzr
  403694:	bl	401f20 <dcgettext@plt>
  403698:	b	4036b4 <ferror@plt+0x16f4>
  40369c:	adrp	x1, 406000 <ferror@plt+0x4040>
  4036a0:	add	x1, x1, #0x750
  4036a4:	mov	w2, #0x5                   	// #5
  4036a8:	mov	x0, xzr
  4036ac:	bl	401f20 <dcgettext@plt>
  4036b0:	cbnz	w20, 4036c0 <ferror@plt+0x1700>
  4036b4:	bl	401ef0 <warnx@plt>
  4036b8:	mov	w0, #0x1                   	// #1
  4036bc:	bl	401af0 <_exit@plt>
  4036c0:	bl	401e20 <warn@plt>
  4036c4:	mov	w0, #0x1                   	// #1
  4036c8:	bl	401af0 <_exit@plt>
  4036cc:	sub	sp, sp, #0x60
  4036d0:	stp	x29, x30, [sp, #64]
  4036d4:	stp	x20, x19, [sp, #80]
  4036d8:	add	x29, sp, #0x40
  4036dc:	mov	x19, x0
  4036e0:	bl	401e30 <__ctype_b_loc@plt>
  4036e4:	ldr	x8, [x0]
  4036e8:	ldrsb	x9, [x19]
  4036ec:	ldrh	w8, [x8, x9, lsl #1]
  4036f0:	tbnz	w8, #9, 403700 <ferror@plt+0x1740>
  4036f4:	tbnz	w8, #11, 4037e8 <ferror@plt+0x1828>
  4036f8:	mov	x8, xzr
  4036fc:	b	4038d8 <ferror@plt+0x1918>
  403700:	adrp	x1, 406000 <ferror@plt+0x4040>
  403704:	add	x1, x1, #0x6de
  403708:	mov	x0, x19
  40370c:	bl	401e10 <strcmp@plt>
  403710:	cbz	w0, 403840 <ferror@plt+0x1880>
  403714:	adrp	x1, 406000 <ferror@plt+0x4040>
  403718:	add	x1, x1, #0xb4a
  40371c:	mov	x0, x19
  403720:	bl	401e10 <strcmp@plt>
  403724:	cbz	w0, 40384c <ferror@plt+0x188c>
  403728:	adrp	x1, 406000 <ferror@plt+0x4040>
  40372c:	add	x1, x1, #0xb5c
  403730:	mov	x0, x19
  403734:	bl	401e10 <strcmp@plt>
  403738:	cbz	w0, 403858 <ferror@plt+0x1898>
  40373c:	adrp	x1, 406000 <ferror@plt+0x4040>
  403740:	add	x1, x1, #0xb61
  403744:	mov	x0, x19
  403748:	bl	401e10 <strcmp@plt>
  40374c:	cbz	w0, 403864 <ferror@plt+0x18a4>
  403750:	adrp	x1, 406000 <ferror@plt+0x4040>
  403754:	add	x1, x1, #0xb75
  403758:	mov	x0, x19
  40375c:	bl	401e10 <strcmp@plt>
  403760:	cbz	w0, 403870 <ferror@plt+0x18b0>
  403764:	adrp	x1, 406000 <ferror@plt+0x4040>
  403768:	add	x1, x1, #0xb88
  40376c:	mov	x0, x19
  403770:	bl	401e10 <strcmp@plt>
  403774:	cbz	w0, 40387c <ferror@plt+0x18bc>
  403778:	adrp	x1, 406000 <ferror@plt+0x4040>
  40377c:	add	x1, x1, #0xb96
  403780:	mov	x0, x19
  403784:	bl	401e10 <strcmp@plt>
  403788:	cbz	w0, 403888 <ferror@plt+0x18c8>
  40378c:	adrp	x1, 406000 <ferror@plt+0x4040>
  403790:	add	x1, x1, #0xba2
  403794:	mov	x0, x19
  403798:	bl	401e10 <strcmp@plt>
  40379c:	cbz	w0, 403894 <ferror@plt+0x18d4>
  4037a0:	adrp	x1, 406000 <ferror@plt+0x4040>
  4037a4:	add	x1, x1, #0xbb4
  4037a8:	mov	x0, x19
  4037ac:	bl	401e10 <strcmp@plt>
  4037b0:	cbz	w0, 4038a0 <ferror@plt+0x18e0>
  4037b4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4037b8:	add	x1, x1, #0xbbc
  4037bc:	mov	x0, x19
  4037c0:	bl	401e10 <strcmp@plt>
  4037c4:	cbz	w0, 4038ac <ferror@plt+0x18ec>
  4037c8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4037cc:	add	x1, x1, #0xbc2
  4037d0:	mov	x0, x19
  4037d4:	bl	401e10 <strcmp@plt>
  4037d8:	cbnz	w0, 4036f8 <ferror@plt+0x1738>
  4037dc:	adrp	x8, 406000 <ferror@plt+0x4040>
  4037e0:	add	x8, x8, #0x640
  4037e4:	b	4038b4 <ferror@plt+0x18f4>
  4037e8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4037ec:	add	x1, x1, #0xb17
  4037f0:	mov	w2, #0x5                   	// #5
  4037f4:	mov	x0, xzr
  4037f8:	bl	401f20 <dcgettext@plt>
  4037fc:	mov	x1, x0
  403800:	mov	x0, x19
  403804:	bl	404394 <ferror@plt+0x23d4>
  403808:	mov	w20, w0
  40380c:	adrp	x2, 406000 <ferror@plt+0x4040>
  403810:	add	x2, x2, #0xb2a
  403814:	mov	x0, sp
  403818:	mov	w1, #0x3f                  	// #63
  40381c:	mov	w3, w20
  403820:	bl	401c30 <snprintf@plt>
  403824:	mov	x0, sp
  403828:	mov	w1, wzr
  40382c:	bl	401de0 <access@plt>
  403830:	cmp	w0, #0x0
  403834:	cset	w8, eq  // eq = none
  403838:	lsl	x8, x8, #33
  40383c:	b	4038d8 <ferror@plt+0x1918>
  403840:	adrp	x8, 406000 <ferror@plt+0x4040>
  403844:	add	x8, x8, #0x550
  403848:	b	4038b4 <ferror@plt+0x18f4>
  40384c:	adrp	x8, 406000 <ferror@plt+0x4040>
  403850:	add	x8, x8, #0x568
  403854:	b	4038b4 <ferror@plt+0x18f4>
  403858:	adrp	x8, 406000 <ferror@plt+0x4040>
  40385c:	add	x8, x8, #0x580
  403860:	b	4038b4 <ferror@plt+0x18f4>
  403864:	adrp	x8, 406000 <ferror@plt+0x4040>
  403868:	add	x8, x8, #0x598
  40386c:	b	4038b4 <ferror@plt+0x18f4>
  403870:	adrp	x8, 406000 <ferror@plt+0x4040>
  403874:	add	x8, x8, #0x5b0
  403878:	b	4038b4 <ferror@plt+0x18f4>
  40387c:	adrp	x8, 406000 <ferror@plt+0x4040>
  403880:	add	x8, x8, #0x5c8
  403884:	b	4038b4 <ferror@plt+0x18f4>
  403888:	adrp	x8, 406000 <ferror@plt+0x4040>
  40388c:	add	x8, x8, #0x5e0
  403890:	b	4038b4 <ferror@plt+0x18f4>
  403894:	adrp	x8, 406000 <ferror@plt+0x4040>
  403898:	add	x8, x8, #0x5f8
  40389c:	b	4038b4 <ferror@plt+0x18f4>
  4038a0:	adrp	x8, 406000 <ferror@plt+0x4040>
  4038a4:	add	x8, x8, #0x610
  4038a8:	b	4038b4 <ferror@plt+0x18f4>
  4038ac:	adrp	x8, 406000 <ferror@plt+0x4040>
  4038b0:	add	x8, x8, #0x628
  4038b4:	ldr	w20, [x8]
  4038b8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4038bc:	add	x1, x1, #0x6de
  4038c0:	mov	x0, x19
  4038c4:	bl	401e10 <strcmp@plt>
  4038c8:	cmp	w0, #0x0
  4038cc:	mov	x8, #0x100000000           	// #4294967296
  4038d0:	mov	x9, #0x300000000           	// #12884901888
  4038d4:	csel	x8, x9, x8, eq  // eq = none
  4038d8:	mov	w9, w20
  4038dc:	ldp	x20, x19, [sp, #80]
  4038e0:	ldp	x29, x30, [sp, #64]
  4038e4:	orr	x0, x8, x9
  4038e8:	add	sp, sp, #0x60
  4038ec:	ret
  4038f0:	stp	x29, x30, [sp, #-32]!
  4038f4:	stp	x20, x19, [sp, #16]
  4038f8:	mov	w20, w0
  4038fc:	adrp	x0, 406000 <ferror@plt+0x4040>
  403900:	add	x0, x0, #0xbca
  403904:	mov	w1, wzr
  403908:	mov	x29, sp
  40390c:	bl	401ca0 <open@plt>
  403910:	tbnz	w0, #31, 40395c <ferror@plt+0x199c>
  403914:	mov	w19, w0
  403918:	cbz	w20, 403988 <ferror@plt+0x19c8>
  40391c:	mov	w1, #0x4                   	// #4
  403920:	mov	w2, #0x800                 	// #2048
  403924:	mov	w0, w19
  403928:	bl	401ec0 <fcntl@plt>
  40392c:	tbz	w0, #31, 403988 <ferror@plt+0x19c8>
  403930:	adrp	x1, 406000 <ferror@plt+0x4040>
  403934:	add	x1, x1, #0xbe5
  403938:	mov	w2, #0x5                   	// #5
  40393c:	mov	x0, xzr
  403940:	bl	401f20 <dcgettext@plt>
  403944:	adrp	x1, 406000 <ferror@plt+0x4040>
  403948:	add	x1, x1, #0xbca
  40394c:	bl	401e20 <warn@plt>
  403950:	mov	w0, w19
  403954:	bl	401d80 <close@plt>
  403958:	b	40397c <ferror@plt+0x19bc>
  40395c:	adrp	x1, 406000 <ferror@plt+0x4040>
  403960:	add	x1, x1, #0xbd6
  403964:	mov	w2, #0x5                   	// #5
  403968:	mov	x0, xzr
  40396c:	bl	401f20 <dcgettext@plt>
  403970:	adrp	x1, 406000 <ferror@plt+0x4040>
  403974:	add	x1, x1, #0xbca
  403978:	bl	401e20 <warn@plt>
  40397c:	bl	401f70 <__errno_location@plt>
  403980:	ldr	w8, [x0]
  403984:	neg	w19, w8
  403988:	mov	w0, w19
  40398c:	ldp	x20, x19, [sp, #16]
  403990:	ldp	x29, x30, [sp], #32
  403994:	ret
  403998:	stp	x29, x30, [sp, #-32]!
  40399c:	mov	w2, #0x8                   	// #8
  4039a0:	str	x19, [sp, #16]
  4039a4:	mov	x29, sp
  4039a8:	bl	401f00 <read@plt>
  4039ac:	tbnz	x0, #63, 4039e0 <ferror@plt+0x1a20>
  4039b0:	mov	x19, x0
  4039b4:	cmp	x0, #0x7
  4039b8:	b.gt	4039f8 <ferror@plt+0x1a38>
  4039bc:	adrp	x1, 406000 <ferror@plt+0x4040>
  4039c0:	add	x1, x1, #0xc0f
  4039c4:	mov	w2, #0x5                   	// #5
  4039c8:	mov	x0, xzr
  4039cc:	bl	401f20 <dcgettext@plt>
  4039d0:	mov	w2, #0x8                   	// #8
  4039d4:	mov	x1, x19
  4039d8:	bl	401ef0 <warnx@plt>
  4039dc:	b	4039f0 <ferror@plt+0x1a30>
  4039e0:	bl	401f70 <__errno_location@plt>
  4039e4:	ldr	w8, [x0]
  4039e8:	cmp	w8, #0xb
  4039ec:	b.ne	403a00 <ferror@plt+0x1a40>  // b.any
  4039f0:	mov	w0, #0x1                   	// #1
  4039f4:	b	403a2c <ferror@plt+0x1a6c>
  4039f8:	mov	w0, wzr
  4039fc:	b	403a2c <ferror@plt+0x1a6c>
  403a00:	adrp	x1, 406000 <ferror@plt+0x4040>
  403a04:	mov	x19, x0
  403a08:	add	x1, x1, #0xc00
  403a0c:	mov	w2, #0x5                   	// #5
  403a10:	mov	x0, xzr
  403a14:	bl	401f20 <dcgettext@plt>
  403a18:	adrp	x1, 406000 <ferror@plt+0x4040>
  403a1c:	add	x1, x1, #0xbca
  403a20:	bl	401e20 <warn@plt>
  403a24:	ldr	w8, [x19]
  403a28:	neg	w0, w8
  403a2c:	ldr	x19, [sp, #16]
  403a30:	ldp	x29, x30, [sp], #32
  403a34:	ret
  403a38:	sub	sp, sp, #0x100
  403a3c:	stp	x29, x30, [sp, #240]
  403a40:	add	x29, sp, #0xf0
  403a44:	mov	x8, #0xffffffffffffffd0    	// #-48
  403a48:	mov	x9, sp
  403a4c:	sub	x10, x29, #0x70
  403a50:	movk	x8, #0xff80, lsl #32
  403a54:	add	x11, x29, #0x10
  403a58:	add	x9, x9, #0x80
  403a5c:	add	x10, x10, #0x30
  403a60:	stp	x9, x8, [x29, #-16]
  403a64:	stp	x11, x10, [x29, #-32]
  403a68:	stp	x2, x3, [x29, #-112]
  403a6c:	stp	x4, x5, [x29, #-96]
  403a70:	stp	x6, x7, [x29, #-80]
  403a74:	stp	q1, q2, [sp, #16]
  403a78:	str	q0, [sp]
  403a7c:	ldp	q0, q1, [x29, #-32]
  403a80:	sub	x2, x29, #0x40
  403a84:	stp	q3, q4, [sp, #48]
  403a88:	stp	q5, q6, [sp, #80]
  403a8c:	str	q7, [sp, #112]
  403a90:	stp	q0, q1, [x29, #-64]
  403a94:	bl	401e80 <vasprintf@plt>
  403a98:	tbnz	w0, #31, 403aa8 <ferror@plt+0x1ae8>
  403a9c:	ldp	x29, x30, [sp, #240]
  403aa0:	add	sp, sp, #0x100
  403aa4:	ret
  403aa8:	adrp	x1, 406000 <ferror@plt+0x4040>
  403aac:	add	x1, x1, #0xe0c
  403ab0:	mov	w0, #0x1                   	// #1
  403ab4:	bl	401fa0 <err@plt>
  403ab8:	adrp	x8, 418000 <ferror@plt+0x16040>
  403abc:	str	w0, [x8, #656]
  403ac0:	ret
  403ac4:	sub	sp, sp, #0x70
  403ac8:	stp	x29, x30, [sp, #16]
  403acc:	stp	x28, x27, [sp, #32]
  403ad0:	stp	x26, x25, [sp, #48]
  403ad4:	stp	x24, x23, [sp, #64]
  403ad8:	stp	x22, x21, [sp, #80]
  403adc:	stp	x20, x19, [sp, #96]
  403ae0:	add	x29, sp, #0x10
  403ae4:	str	xzr, [x1]
  403ae8:	cbz	x0, 403b2c <ferror@plt+0x1b6c>
  403aec:	ldrb	w22, [x0]
  403af0:	mov	x20, x0
  403af4:	cbz	x22, 403b2c <ferror@plt+0x1b6c>
  403af8:	mov	x21, x2
  403afc:	mov	x19, x1
  403b00:	bl	401e30 <__ctype_b_loc@plt>
  403b04:	ldr	x8, [x0]
  403b08:	mov	x23, x0
  403b0c:	ldrh	w9, [x8, x22, lsl #1]
  403b10:	tbz	w9, #13, 403b24 <ferror@plt+0x1b64>
  403b14:	add	x9, x20, #0x1
  403b18:	ldrb	w22, [x9], #1
  403b1c:	ldrh	w10, [x8, x22, lsl #1]
  403b20:	tbnz	w10, #13, 403b18 <ferror@plt+0x1b58>
  403b24:	cmp	w22, #0x2d
  403b28:	b.ne	403b60 <ferror@plt+0x1ba0>  // b.any
  403b2c:	mov	w22, #0xffffffea            	// #-22
  403b30:	neg	w19, w22
  403b34:	bl	401f70 <__errno_location@plt>
  403b38:	str	w19, [x0]
  403b3c:	mov	w0, w22
  403b40:	ldp	x20, x19, [sp, #96]
  403b44:	ldp	x22, x21, [sp, #80]
  403b48:	ldp	x24, x23, [sp, #64]
  403b4c:	ldp	x26, x25, [sp, #48]
  403b50:	ldp	x28, x27, [sp, #32]
  403b54:	ldp	x29, x30, [sp, #16]
  403b58:	add	sp, sp, #0x70
  403b5c:	ret
  403b60:	bl	401f70 <__errno_location@plt>
  403b64:	mov	x24, x0
  403b68:	str	wzr, [x0]
  403b6c:	add	x1, sp, #0x8
  403b70:	mov	x0, x20
  403b74:	mov	w2, wzr
  403b78:	mov	w3, wzr
  403b7c:	str	xzr, [sp, #8]
  403b80:	bl	401d40 <__strtoul_internal@plt>
  403b84:	ldr	x25, [sp, #8]
  403b88:	ldr	w8, [x24]
  403b8c:	cmp	x25, x20
  403b90:	b.eq	403d10 <ferror@plt+0x1d50>  // b.none
  403b94:	add	x9, x0, #0x1
  403b98:	mov	x20, x0
  403b9c:	cmp	x9, #0x1
  403ba0:	b.hi	403ba8 <ferror@plt+0x1be8>  // b.pmore
  403ba4:	cbnz	w8, 403d14 <ferror@plt+0x1d54>
  403ba8:	cbz	x25, 403d20 <ferror@plt+0x1d60>
  403bac:	ldrb	w8, [x25]
  403bb0:	cbz	w8, 403d20 <ferror@plt+0x1d60>
  403bb4:	mov	w27, wzr
  403bb8:	mov	x28, xzr
  403bbc:	b	403bcc <ferror@plt+0x1c0c>
  403bc0:	mov	x28, xzr
  403bc4:	str	x22, [sp, #8]
  403bc8:	mov	x25, x22
  403bcc:	ldrb	w8, [x25, #1]
  403bd0:	cmp	w8, #0x61
  403bd4:	b.le	403c04 <ferror@plt+0x1c44>
  403bd8:	cmp	w8, #0x62
  403bdc:	b.eq	403c0c <ferror@plt+0x1c4c>  // b.none
  403be0:	cmp	w8, #0x69
  403be4:	b.ne	403c1c <ferror@plt+0x1c5c>  // b.any
  403be8:	ldrb	w8, [x25, #2]
  403bec:	orr	w8, w8, #0x20
  403bf0:	cmp	w8, #0x62
  403bf4:	b.ne	403c1c <ferror@plt+0x1c5c>  // b.any
  403bf8:	ldrb	w8, [x25, #3]
  403bfc:	cbnz	w8, 403c1c <ferror@plt+0x1c5c>
  403c00:	b	403d30 <ferror@plt+0x1d70>
  403c04:	cmp	w8, #0x42
  403c08:	b.ne	403c18 <ferror@plt+0x1c58>  // b.any
  403c0c:	ldrb	w8, [x25, #2]
  403c10:	cbnz	w8, 403c1c <ferror@plt+0x1c5c>
  403c14:	b	403d38 <ferror@plt+0x1d78>
  403c18:	cbz	w8, 403d30 <ferror@plt+0x1d70>
  403c1c:	bl	401c40 <localeconv@plt>
  403c20:	cbz	x0, 403c40 <ferror@plt+0x1c80>
  403c24:	ldr	x22, [x0]
  403c28:	cbz	x22, 403c4c <ferror@plt+0x1c8c>
  403c2c:	mov	x0, x22
  403c30:	bl	401b10 <strlen@plt>
  403c34:	mov	x26, x0
  403c38:	mov	w8, #0x1                   	// #1
  403c3c:	b	403c54 <ferror@plt+0x1c94>
  403c40:	mov	w8, wzr
  403c44:	mov	x22, xzr
  403c48:	b	403c50 <ferror@plt+0x1c90>
  403c4c:	mov	w8, wzr
  403c50:	mov	x26, xzr
  403c54:	cbnz	x28, 403b2c <ferror@plt+0x1b6c>
  403c58:	ldrb	w9, [x25]
  403c5c:	eor	w8, w8, #0x1
  403c60:	cmp	w9, #0x0
  403c64:	cset	w9, eq  // eq = none
  403c68:	orr	w8, w8, w9
  403c6c:	tbnz	w8, #0, 403b2c <ferror@plt+0x1b6c>
  403c70:	mov	x0, x22
  403c74:	mov	x1, x25
  403c78:	mov	x2, x26
  403c7c:	bl	401cd0 <strncmp@plt>
  403c80:	cbnz	w0, 403b2c <ferror@plt+0x1b6c>
  403c84:	add	x22, x25, x26
  403c88:	ldrb	w8, [x22]
  403c8c:	cmp	w8, #0x30
  403c90:	b.ne	403ca4 <ferror@plt+0x1ce4>  // b.any
  403c94:	ldrb	w8, [x22, #1]!
  403c98:	add	w27, w27, #0x1
  403c9c:	cmp	w8, #0x30
  403ca0:	b.eq	403c94 <ferror@plt+0x1cd4>  // b.none
  403ca4:	ldr	x9, [x23]
  403ca8:	sxtb	x8, w8
  403cac:	ldrh	w8, [x9, x8, lsl #1]
  403cb0:	tbz	w8, #11, 403bc0 <ferror@plt+0x1c00>
  403cb4:	add	x1, sp, #0x8
  403cb8:	mov	x0, x22
  403cbc:	mov	w2, wzr
  403cc0:	mov	w3, wzr
  403cc4:	str	wzr, [x24]
  403cc8:	str	xzr, [sp, #8]
  403ccc:	bl	401d40 <__strtoul_internal@plt>
  403cd0:	ldr	x25, [sp, #8]
  403cd4:	ldr	w8, [x24]
  403cd8:	cmp	x25, x22
  403cdc:	b.eq	403d10 <ferror@plt+0x1d50>  // b.none
  403ce0:	add	x9, x0, #0x1
  403ce4:	cmp	x9, #0x1
  403ce8:	b.hi	403cf0 <ferror@plt+0x1d30>  // b.pmore
  403cec:	cbnz	w8, 403d14 <ferror@plt+0x1d54>
  403cf0:	mov	x28, xzr
  403cf4:	cbz	x0, 403bcc <ferror@plt+0x1c0c>
  403cf8:	cbz	x25, 403b2c <ferror@plt+0x1b6c>
  403cfc:	ldrb	w8, [x25]
  403d00:	mov	w22, #0xffffffea            	// #-22
  403d04:	mov	x28, x0
  403d08:	cbnz	w8, 403bcc <ferror@plt+0x1c0c>
  403d0c:	b	403b30 <ferror@plt+0x1b70>
  403d10:	cbz	w8, 403b2c <ferror@plt+0x1b6c>
  403d14:	neg	w22, w8
  403d18:	tbz	w22, #31, 403b3c <ferror@plt+0x1b7c>
  403d1c:	b	403b30 <ferror@plt+0x1b70>
  403d20:	mov	w22, wzr
  403d24:	str	x20, [x19]
  403d28:	tbz	w22, #31, 403b3c <ferror@plt+0x1b7c>
  403d2c:	b	403b30 <ferror@plt+0x1b70>
  403d30:	mov	w24, #0x400                 	// #1024
  403d34:	b	403d3c <ferror@plt+0x1d7c>
  403d38:	mov	w24, #0x3e8                 	// #1000
  403d3c:	ldrsb	w22, [x25]
  403d40:	adrp	x23, 406000 <ferror@plt+0x4040>
  403d44:	add	x23, x23, #0xe98
  403d48:	mov	w2, #0x9                   	// #9
  403d4c:	mov	x0, x23
  403d50:	mov	w1, w22
  403d54:	bl	401f10 <memchr@plt>
  403d58:	cbnz	x0, 403d78 <ferror@plt+0x1db8>
  403d5c:	adrp	x23, 406000 <ferror@plt+0x4040>
  403d60:	add	x23, x23, #0xea1
  403d64:	mov	w2, #0x9                   	// #9
  403d68:	mov	x0, x23
  403d6c:	mov	w1, w22
  403d70:	bl	401f10 <memchr@plt>
  403d74:	cbz	x0, 403b2c <ferror@plt+0x1b6c>
  403d78:	sub	w8, w0, w23
  403d7c:	adds	w8, w8, #0x1
  403d80:	b.cs	403da4 <ferror@plt+0x1de4>  // b.hs, b.nlast
  403d84:	mvn	w9, w0
  403d88:	add	w9, w9, w23
  403d8c:	umulh	x10, x24, x20
  403d90:	cmp	xzr, x10
  403d94:	b.ne	403dac <ferror@plt+0x1dec>  // b.any
  403d98:	adds	w9, w9, #0x1
  403d9c:	mul	x20, x20, x24
  403da0:	b.cc	403d8c <ferror@plt+0x1dcc>  // b.lo, b.ul, b.last
  403da4:	mov	w22, wzr
  403da8:	b	403db0 <ferror@plt+0x1df0>
  403dac:	mov	w22, #0xffffffde            	// #-34
  403db0:	cbz	x21, 403db8 <ferror@plt+0x1df8>
  403db4:	str	w8, [x21]
  403db8:	cbz	x28, 403d24 <ferror@plt+0x1d64>
  403dbc:	cbz	w8, 403d24 <ferror@plt+0x1d64>
  403dc0:	mvn	w8, w0
  403dc4:	add	w9, w8, w23
  403dc8:	mov	w8, #0x1                   	// #1
  403dcc:	umulh	x10, x24, x8
  403dd0:	cmp	xzr, x10
  403dd4:	b.ne	403de4 <ferror@plt+0x1e24>  // b.any
  403dd8:	adds	w9, w9, #0x1
  403ddc:	mul	x8, x8, x24
  403de0:	b.cc	403dcc <ferror@plt+0x1e0c>  // b.lo, b.ul, b.last
  403de4:	mov	w9, #0xa                   	// #10
  403de8:	cmp	x28, #0xb
  403dec:	b.cc	403e00 <ferror@plt+0x1e40>  // b.lo, b.ul, b.last
  403df0:	add	x9, x9, x9, lsl #2
  403df4:	lsl	x9, x9, #1
  403df8:	cmp	x9, x28
  403dfc:	b.cc	403df0 <ferror@plt+0x1e30>  // b.lo, b.ul, b.last
  403e00:	cmp	w27, #0x1
  403e04:	b.lt	403eb0 <ferror@plt+0x1ef0>  // b.tstop
  403e08:	cmp	w27, #0x3
  403e0c:	b.hi	403e18 <ferror@plt+0x1e58>  // b.pmore
  403e10:	mov	w10, wzr
  403e14:	b	403e9c <ferror@plt+0x1edc>
  403e18:	mov	w10, #0x1                   	// #1
  403e1c:	dup	v0.2d, x10
  403e20:	and	w10, w27, #0xfffffffc
  403e24:	mov	v1.16b, v0.16b
  403e28:	mov	v1.d[0], x9
  403e2c:	mov	w9, w10
  403e30:	fmov	x12, d1
  403e34:	mov	x11, v1.d[1]
  403e38:	add	x12, x12, x12, lsl #2
  403e3c:	fmov	x13, d0
  403e40:	lsl	x12, x12, #1
  403e44:	add	x11, x11, x11, lsl #2
  403e48:	add	x13, x13, x13, lsl #2
  403e4c:	mov	x14, v0.d[1]
  403e50:	fmov	d1, x12
  403e54:	lsl	x11, x11, #1
  403e58:	lsl	x13, x13, #1
  403e5c:	mov	v1.d[1], x11
  403e60:	add	x11, x14, x14, lsl #2
  403e64:	fmov	d0, x13
  403e68:	lsl	x11, x11, #1
  403e6c:	subs	w9, w9, #0x4
  403e70:	mov	v0.d[1], x11
  403e74:	b.ne	403e30 <ferror@plt+0x1e70>  // b.any
  403e78:	mov	x9, v1.d[1]
  403e7c:	mov	x11, v0.d[1]
  403e80:	fmov	x12, d1
  403e84:	fmov	x13, d0
  403e88:	mul	x12, x13, x12
  403e8c:	mul	x9, x11, x9
  403e90:	cmp	w27, w10
  403e94:	mul	x9, x12, x9
  403e98:	b.eq	403eb0 <ferror@plt+0x1ef0>  // b.none
  403e9c:	sub	w10, w27, w10
  403ea0:	add	x9, x9, x9, lsl #2
  403ea4:	subs	w10, w10, #0x1
  403ea8:	lsl	x9, x9, #1
  403eac:	b.ne	403ea0 <ferror@plt+0x1ee0>  // b.any
  403eb0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  403eb4:	mov	w12, #0x1                   	// #1
  403eb8:	movk	x10, #0xcccd
  403ebc:	mov	w11, #0xa                   	// #10
  403ec0:	b	403ed4 <ferror@plt+0x1f14>
  403ec4:	cmp	x28, #0x9
  403ec8:	mov	x28, x13
  403ecc:	mov	x12, x14
  403ed0:	b.ls	403d24 <ferror@plt+0x1d64>  // b.plast
  403ed4:	umulh	x13, x28, x10
  403ed8:	lsr	x13, x13, #3
  403edc:	add	x14, x12, x12, lsl #2
  403ee0:	msub	x15, x13, x11, x28
  403ee4:	lsl	x14, x14, #1
  403ee8:	cbz	x15, 403ec4 <ferror@plt+0x1f04>
  403eec:	udiv	x12, x9, x12
  403ef0:	udiv	x12, x12, x15
  403ef4:	udiv	x12, x8, x12
  403ef8:	add	x20, x12, x20
  403efc:	b	403ec4 <ferror@plt+0x1f04>
  403f00:	mov	x2, xzr
  403f04:	b	403ac4 <ferror@plt+0x1b04>
  403f08:	stp	x29, x30, [sp, #-48]!
  403f0c:	stp	x20, x19, [sp, #32]
  403f10:	mov	x20, x1
  403f14:	mov	x19, x0
  403f18:	str	x21, [sp, #16]
  403f1c:	mov	x29, sp
  403f20:	cbz	x0, 403f54 <ferror@plt+0x1f94>
  403f24:	ldrb	w21, [x19]
  403f28:	mov	x8, x19
  403f2c:	cbz	w21, 403f58 <ferror@plt+0x1f98>
  403f30:	bl	401e30 <__ctype_b_loc@plt>
  403f34:	ldr	x9, [x0]
  403f38:	mov	x8, x19
  403f3c:	and	x10, x21, #0xff
  403f40:	ldrh	w10, [x9, x10, lsl #1]
  403f44:	tbz	w10, #11, 403f58 <ferror@plt+0x1f98>
  403f48:	ldrb	w21, [x8, #1]!
  403f4c:	cbnz	w21, 403f3c <ferror@plt+0x1f7c>
  403f50:	b	403f58 <ferror@plt+0x1f98>
  403f54:	mov	x8, xzr
  403f58:	cbz	x20, 403f60 <ferror@plt+0x1fa0>
  403f5c:	str	x8, [x20]
  403f60:	cmp	x8, x19
  403f64:	b.ls	403f78 <ferror@plt+0x1fb8>  // b.plast
  403f68:	ldrb	w8, [x8]
  403f6c:	cmp	w8, #0x0
  403f70:	cset	w0, eq  // eq = none
  403f74:	b	403f7c <ferror@plt+0x1fbc>
  403f78:	mov	w0, wzr
  403f7c:	ldp	x20, x19, [sp, #32]
  403f80:	ldr	x21, [sp, #16]
  403f84:	ldp	x29, x30, [sp], #48
  403f88:	ret
  403f8c:	stp	x29, x30, [sp, #-48]!
  403f90:	stp	x20, x19, [sp, #32]
  403f94:	mov	x20, x1
  403f98:	mov	x19, x0
  403f9c:	str	x21, [sp, #16]
  403fa0:	mov	x29, sp
  403fa4:	cbz	x0, 403fd8 <ferror@plt+0x2018>
  403fa8:	ldrb	w21, [x19]
  403fac:	mov	x8, x19
  403fb0:	cbz	w21, 403fdc <ferror@plt+0x201c>
  403fb4:	bl	401e30 <__ctype_b_loc@plt>
  403fb8:	ldr	x9, [x0]
  403fbc:	mov	x8, x19
  403fc0:	and	x10, x21, #0xff
  403fc4:	ldrh	w10, [x9, x10, lsl #1]
  403fc8:	tbz	w10, #12, 403fdc <ferror@plt+0x201c>
  403fcc:	ldrb	w21, [x8, #1]!
  403fd0:	cbnz	w21, 403fc0 <ferror@plt+0x2000>
  403fd4:	b	403fdc <ferror@plt+0x201c>
  403fd8:	mov	x8, xzr
  403fdc:	cbz	x20, 403fe4 <ferror@plt+0x2024>
  403fe0:	str	x8, [x20]
  403fe4:	cmp	x8, x19
  403fe8:	b.ls	403ffc <ferror@plt+0x203c>  // b.plast
  403fec:	ldrb	w8, [x8]
  403ff0:	cmp	w8, #0x0
  403ff4:	cset	w0, eq  // eq = none
  403ff8:	b	404000 <ferror@plt+0x2040>
  403ffc:	mov	w0, wzr
  404000:	ldp	x20, x19, [sp, #32]
  404004:	ldr	x21, [sp, #16]
  404008:	ldp	x29, x30, [sp], #48
  40400c:	ret
  404010:	sub	sp, sp, #0x110
  404014:	stp	x29, x30, [sp, #208]
  404018:	add	x29, sp, #0xd0
  40401c:	mov	x8, #0xffffffffffffffd0    	// #-48
  404020:	mov	x9, sp
  404024:	sub	x10, x29, #0x50
  404028:	stp	x28, x23, [sp, #224]
  40402c:	stp	x22, x21, [sp, #240]
  404030:	stp	x20, x19, [sp, #256]
  404034:	mov	x20, x1
  404038:	mov	x19, x0
  40403c:	movk	x8, #0xff80, lsl #32
  404040:	add	x11, x29, #0x40
  404044:	add	x9, x9, #0x80
  404048:	add	x22, x10, #0x30
  40404c:	mov	w23, #0xffffffd0            	// #-48
  404050:	stp	x2, x3, [x29, #-80]
  404054:	stp	x4, x5, [x29, #-64]
  404058:	stp	x6, x7, [x29, #-48]
  40405c:	stp	q1, q2, [sp, #16]
  404060:	stp	q3, q4, [sp, #48]
  404064:	str	q0, [sp]
  404068:	stp	q5, q6, [sp, #80]
  40406c:	str	q7, [sp, #112]
  404070:	stp	x9, x8, [x29, #-16]
  404074:	stp	x11, x22, [x29, #-32]
  404078:	tbnz	w23, #31, 404084 <ferror@plt+0x20c4>
  40407c:	mov	w8, w23
  404080:	b	40409c <ferror@plt+0x20dc>
  404084:	add	w8, w23, #0x8
  404088:	cmn	w23, #0x8
  40408c:	stur	w8, [x29, #-8]
  404090:	b.gt	40409c <ferror@plt+0x20dc>
  404094:	add	x9, x22, w23, sxtw
  404098:	b	4040a8 <ferror@plt+0x20e8>
  40409c:	ldur	x9, [x29, #-32]
  4040a0:	add	x10, x9, #0x8
  4040a4:	stur	x10, [x29, #-32]
  4040a8:	ldr	x1, [x9]
  4040ac:	cbz	x1, 404124 <ferror@plt+0x2164>
  4040b0:	tbnz	w8, #31, 4040bc <ferror@plt+0x20fc>
  4040b4:	mov	w23, w8
  4040b8:	b	4040d4 <ferror@plt+0x2114>
  4040bc:	add	w23, w8, #0x8
  4040c0:	cmn	w8, #0x8
  4040c4:	stur	w23, [x29, #-8]
  4040c8:	b.gt	4040d4 <ferror@plt+0x2114>
  4040cc:	add	x8, x22, w8, sxtw
  4040d0:	b	4040e0 <ferror@plt+0x2120>
  4040d4:	ldur	x8, [x29, #-32]
  4040d8:	add	x9, x8, #0x8
  4040dc:	stur	x9, [x29, #-32]
  4040e0:	ldr	x21, [x8]
  4040e4:	cbz	x21, 404124 <ferror@plt+0x2164>
  4040e8:	mov	x0, x19
  4040ec:	bl	401e10 <strcmp@plt>
  4040f0:	cbz	w0, 404108 <ferror@plt+0x2148>
  4040f4:	mov	x0, x19
  4040f8:	mov	x1, x21
  4040fc:	bl	401e10 <strcmp@plt>
  404100:	cbnz	w0, 404078 <ferror@plt+0x20b8>
  404104:	b	40410c <ferror@plt+0x214c>
  404108:	mov	w0, #0x1                   	// #1
  40410c:	ldp	x20, x19, [sp, #256]
  404110:	ldp	x22, x21, [sp, #240]
  404114:	ldp	x28, x23, [sp, #224]
  404118:	ldp	x29, x30, [sp, #208]
  40411c:	add	sp, sp, #0x110
  404120:	ret
  404124:	adrp	x8, 418000 <ferror@plt+0x16040>
  404128:	ldr	w0, [x8, #656]
  40412c:	adrp	x1, 406000 <ferror@plt+0x4040>
  404130:	add	x1, x1, #0xeaa
  404134:	mov	x2, x20
  404138:	mov	x3, x19
  40413c:	bl	401f30 <errx@plt>
  404140:	cbz	x1, 404164 <ferror@plt+0x21a4>
  404144:	sxtb	w8, w2
  404148:	ldrsb	w9, [x0]
  40414c:	cbz	w9, 404164 <ferror@plt+0x21a4>
  404150:	cmp	w8, w9
  404154:	b.eq	404168 <ferror@plt+0x21a8>  // b.none
  404158:	sub	x1, x1, #0x1
  40415c:	add	x0, x0, #0x1
  404160:	cbnz	x1, 404148 <ferror@plt+0x2188>
  404164:	mov	x0, xzr
  404168:	ret
  40416c:	stp	x29, x30, [sp, #-32]!
  404170:	stp	x20, x19, [sp, #16]
  404174:	mov	x29, sp
  404178:	mov	x20, x1
  40417c:	mov	x19, x0
  404180:	bl	4042dc <ferror@plt+0x231c>
  404184:	cmp	x0, w0, sxtw
  404188:	b.ne	4041a0 <ferror@plt+0x21e0>  // b.any
  40418c:	cmp	w0, w0, sxth
  404190:	b.ne	4041a0 <ferror@plt+0x21e0>  // b.any
  404194:	ldp	x20, x19, [sp, #16]
  404198:	ldp	x29, x30, [sp], #32
  40419c:	ret
  4041a0:	bl	401f70 <__errno_location@plt>
  4041a4:	mov	w8, #0x22                  	// #34
  4041a8:	str	w8, [x0]
  4041ac:	adrp	x8, 418000 <ferror@plt+0x16040>
  4041b0:	ldr	w0, [x8, #656]
  4041b4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4041b8:	add	x1, x1, #0xeaa
  4041bc:	mov	x2, x20
  4041c0:	mov	x3, x19
  4041c4:	bl	401fa0 <err@plt>
  4041c8:	stp	x29, x30, [sp, #-32]!
  4041cc:	stp	x20, x19, [sp, #16]
  4041d0:	mov	x29, sp
  4041d4:	mov	x20, x1
  4041d8:	mov	x19, x0
  4041dc:	bl	4042dc <ferror@plt+0x231c>
  4041e0:	cmp	x0, w0, sxtw
  4041e4:	b.ne	4041f4 <ferror@plt+0x2234>  // b.any
  4041e8:	ldp	x20, x19, [sp, #16]
  4041ec:	ldp	x29, x30, [sp], #32
  4041f0:	ret
  4041f4:	bl	401f70 <__errno_location@plt>
  4041f8:	mov	w8, #0x22                  	// #34
  4041fc:	str	w8, [x0]
  404200:	adrp	x8, 418000 <ferror@plt+0x16040>
  404204:	ldr	w0, [x8, #656]
  404208:	adrp	x1, 406000 <ferror@plt+0x4040>
  40420c:	add	x1, x1, #0xeaa
  404210:	mov	x2, x20
  404214:	mov	x3, x19
  404218:	bl	401fa0 <err@plt>
  40421c:	stp	x29, x30, [sp, #-32]!
  404220:	mov	w2, #0xa                   	// #10
  404224:	stp	x20, x19, [sp, #16]
  404228:	mov	x29, sp
  40422c:	mov	x20, x1
  404230:	mov	x19, x0
  404234:	bl	40444c <ferror@plt+0x248c>
  404238:	lsr	x8, x0, #32
  40423c:	cbnz	x8, 404254 <ferror@plt+0x2294>
  404240:	cmp	w0, #0x10, lsl #12
  404244:	b.cs	404254 <ferror@plt+0x2294>  // b.hs, b.nlast
  404248:	ldp	x20, x19, [sp, #16]
  40424c:	ldp	x29, x30, [sp], #32
  404250:	ret
  404254:	bl	401f70 <__errno_location@plt>
  404258:	mov	w8, #0x22                  	// #34
  40425c:	str	w8, [x0]
  404260:	adrp	x8, 418000 <ferror@plt+0x16040>
  404264:	ldr	w0, [x8, #656]
  404268:	adrp	x1, 406000 <ferror@plt+0x4040>
  40426c:	add	x1, x1, #0xeaa
  404270:	mov	x2, x20
  404274:	mov	x3, x19
  404278:	bl	401fa0 <err@plt>
  40427c:	stp	x29, x30, [sp, #-32]!
  404280:	mov	w2, #0x10                  	// #16
  404284:	stp	x20, x19, [sp, #16]
  404288:	mov	x29, sp
  40428c:	mov	x20, x1
  404290:	mov	x19, x0
  404294:	bl	40444c <ferror@plt+0x248c>
  404298:	lsr	x8, x0, #32
  40429c:	cbnz	x8, 4042b4 <ferror@plt+0x22f4>
  4042a0:	cmp	w0, #0x10, lsl #12
  4042a4:	b.cs	4042b4 <ferror@plt+0x22f4>  // b.hs, b.nlast
  4042a8:	ldp	x20, x19, [sp, #16]
  4042ac:	ldp	x29, x30, [sp], #32
  4042b0:	ret
  4042b4:	bl	401f70 <__errno_location@plt>
  4042b8:	mov	w8, #0x22                  	// #34
  4042bc:	str	w8, [x0]
  4042c0:	adrp	x8, 418000 <ferror@plt+0x16040>
  4042c4:	ldr	w0, [x8, #656]
  4042c8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4042cc:	add	x1, x1, #0xeaa
  4042d0:	mov	x2, x20
  4042d4:	mov	x3, x19
  4042d8:	bl	401fa0 <err@plt>
  4042dc:	stp	x29, x30, [sp, #-48]!
  4042e0:	mov	x29, sp
  4042e4:	str	x21, [sp, #16]
  4042e8:	stp	x20, x19, [sp, #32]
  4042ec:	mov	x20, x1
  4042f0:	mov	x19, x0
  4042f4:	str	xzr, [x29, #24]
  4042f8:	bl	401f70 <__errno_location@plt>
  4042fc:	str	wzr, [x0]
  404300:	cbz	x19, 404354 <ferror@plt+0x2394>
  404304:	ldrb	w8, [x19]
  404308:	cbz	w8, 404354 <ferror@plt+0x2394>
  40430c:	mov	x21, x0
  404310:	add	x1, x29, #0x18
  404314:	mov	w2, #0xa                   	// #10
  404318:	mov	x0, x19
  40431c:	mov	w3, wzr
  404320:	bl	401cc0 <__strtol_internal@plt>
  404324:	ldr	w8, [x21]
  404328:	cbnz	w8, 404370 <ferror@plt+0x23b0>
  40432c:	ldr	x8, [x29, #24]
  404330:	cmp	x8, x19
  404334:	b.eq	404354 <ferror@plt+0x2394>  // b.none
  404338:	cbz	x8, 404344 <ferror@plt+0x2384>
  40433c:	ldrb	w8, [x8]
  404340:	cbnz	w8, 404354 <ferror@plt+0x2394>
  404344:	ldp	x20, x19, [sp, #32]
  404348:	ldr	x21, [sp, #16]
  40434c:	ldp	x29, x30, [sp], #48
  404350:	ret
  404354:	adrp	x8, 418000 <ferror@plt+0x16040>
  404358:	ldr	w0, [x8, #656]
  40435c:	adrp	x1, 406000 <ferror@plt+0x4040>
  404360:	add	x1, x1, #0xeaa
  404364:	mov	x2, x20
  404368:	mov	x3, x19
  40436c:	bl	401f30 <errx@plt>
  404370:	adrp	x9, 418000 <ferror@plt+0x16040>
  404374:	ldr	w0, [x9, #656]
  404378:	cmp	w8, #0x22
  40437c:	b.ne	40435c <ferror@plt+0x239c>  // b.any
  404380:	adrp	x1, 406000 <ferror@plt+0x4040>
  404384:	add	x1, x1, #0xeaa
  404388:	mov	x2, x20
  40438c:	mov	x3, x19
  404390:	bl	401fa0 <err@plt>
  404394:	stp	x29, x30, [sp, #-32]!
  404398:	mov	w2, #0xa                   	// #10
  40439c:	stp	x20, x19, [sp, #16]
  4043a0:	mov	x29, sp
  4043a4:	mov	x20, x1
  4043a8:	mov	x19, x0
  4043ac:	bl	40444c <ferror@plt+0x248c>
  4043b0:	lsr	x8, x0, #32
  4043b4:	cbnz	x8, 4043c4 <ferror@plt+0x2404>
  4043b8:	ldp	x20, x19, [sp, #16]
  4043bc:	ldp	x29, x30, [sp], #32
  4043c0:	ret
  4043c4:	bl	401f70 <__errno_location@plt>
  4043c8:	mov	w8, #0x22                  	// #34
  4043cc:	str	w8, [x0]
  4043d0:	adrp	x8, 418000 <ferror@plt+0x16040>
  4043d4:	ldr	w0, [x8, #656]
  4043d8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4043dc:	add	x1, x1, #0xeaa
  4043e0:	mov	x2, x20
  4043e4:	mov	x3, x19
  4043e8:	bl	401fa0 <err@plt>
  4043ec:	stp	x29, x30, [sp, #-32]!
  4043f0:	mov	w2, #0x10                  	// #16
  4043f4:	stp	x20, x19, [sp, #16]
  4043f8:	mov	x29, sp
  4043fc:	mov	x20, x1
  404400:	mov	x19, x0
  404404:	bl	40444c <ferror@plt+0x248c>
  404408:	lsr	x8, x0, #32
  40440c:	cbnz	x8, 40441c <ferror@plt+0x245c>
  404410:	ldp	x20, x19, [sp, #16]
  404414:	ldp	x29, x30, [sp], #32
  404418:	ret
  40441c:	bl	401f70 <__errno_location@plt>
  404420:	mov	w8, #0x22                  	// #34
  404424:	str	w8, [x0]
  404428:	adrp	x8, 418000 <ferror@plt+0x16040>
  40442c:	ldr	w0, [x8, #656]
  404430:	adrp	x1, 406000 <ferror@plt+0x4040>
  404434:	add	x1, x1, #0xeaa
  404438:	mov	x2, x20
  40443c:	mov	x3, x19
  404440:	bl	401fa0 <err@plt>
  404444:	mov	w2, #0xa                   	// #10
  404448:	b	40444c <ferror@plt+0x248c>
  40444c:	sub	sp, sp, #0x40
  404450:	stp	x29, x30, [sp, #16]
  404454:	stp	x22, x21, [sp, #32]
  404458:	stp	x20, x19, [sp, #48]
  40445c:	add	x29, sp, #0x10
  404460:	mov	w21, w2
  404464:	mov	x20, x1
  404468:	mov	x19, x0
  40446c:	str	xzr, [sp, #8]
  404470:	bl	401f70 <__errno_location@plt>
  404474:	str	wzr, [x0]
  404478:	cbz	x19, 4044d0 <ferror@plt+0x2510>
  40447c:	ldrb	w8, [x19]
  404480:	cbz	w8, 4044d0 <ferror@plt+0x2510>
  404484:	mov	x22, x0
  404488:	add	x1, sp, #0x8
  40448c:	mov	x0, x19
  404490:	mov	w2, w21
  404494:	mov	w3, wzr
  404498:	bl	401d40 <__strtoul_internal@plt>
  40449c:	ldr	w8, [x22]
  4044a0:	cbnz	w8, 4044ec <ferror@plt+0x252c>
  4044a4:	ldr	x8, [sp, #8]
  4044a8:	cmp	x8, x19
  4044ac:	b.eq	4044d0 <ferror@plt+0x2510>  // b.none
  4044b0:	cbz	x8, 4044bc <ferror@plt+0x24fc>
  4044b4:	ldrb	w8, [x8]
  4044b8:	cbnz	w8, 4044d0 <ferror@plt+0x2510>
  4044bc:	ldp	x20, x19, [sp, #48]
  4044c0:	ldp	x22, x21, [sp, #32]
  4044c4:	ldp	x29, x30, [sp, #16]
  4044c8:	add	sp, sp, #0x40
  4044cc:	ret
  4044d0:	adrp	x8, 418000 <ferror@plt+0x16040>
  4044d4:	ldr	w0, [x8, #656]
  4044d8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4044dc:	add	x1, x1, #0xeaa
  4044e0:	mov	x2, x20
  4044e4:	mov	x3, x19
  4044e8:	bl	401f30 <errx@plt>
  4044ec:	adrp	x9, 418000 <ferror@plt+0x16040>
  4044f0:	ldr	w0, [x9, #656]
  4044f4:	cmp	w8, #0x22
  4044f8:	b.ne	4044d8 <ferror@plt+0x2518>  // b.any
  4044fc:	adrp	x1, 406000 <ferror@plt+0x4040>
  404500:	add	x1, x1, #0xeaa
  404504:	mov	x2, x20
  404508:	mov	x3, x19
  40450c:	bl	401fa0 <err@plt>
  404510:	mov	w2, #0x10                  	// #16
  404514:	b	40444c <ferror@plt+0x248c>
  404518:	stp	x29, x30, [sp, #-48]!
  40451c:	mov	x29, sp
  404520:	str	x21, [sp, #16]
  404524:	stp	x20, x19, [sp, #32]
  404528:	mov	x20, x1
  40452c:	mov	x19, x0
  404530:	str	xzr, [x29, #24]
  404534:	bl	401f70 <__errno_location@plt>
  404538:	str	wzr, [x0]
  40453c:	cbz	x19, 404588 <ferror@plt+0x25c8>
  404540:	ldrb	w8, [x19]
  404544:	cbz	w8, 404588 <ferror@plt+0x25c8>
  404548:	mov	x21, x0
  40454c:	add	x1, x29, #0x18
  404550:	mov	x0, x19
  404554:	bl	401b80 <strtod@plt>
  404558:	ldr	w8, [x21]
  40455c:	cbnz	w8, 4045a4 <ferror@plt+0x25e4>
  404560:	ldr	x8, [x29, #24]
  404564:	cmp	x8, x19
  404568:	b.eq	404588 <ferror@plt+0x25c8>  // b.none
  40456c:	cbz	x8, 404578 <ferror@plt+0x25b8>
  404570:	ldrb	w8, [x8]
  404574:	cbnz	w8, 404588 <ferror@plt+0x25c8>
  404578:	ldp	x20, x19, [sp, #32]
  40457c:	ldr	x21, [sp, #16]
  404580:	ldp	x29, x30, [sp], #48
  404584:	ret
  404588:	adrp	x8, 418000 <ferror@plt+0x16040>
  40458c:	ldr	w0, [x8, #656]
  404590:	adrp	x1, 406000 <ferror@plt+0x4040>
  404594:	add	x1, x1, #0xeaa
  404598:	mov	x2, x20
  40459c:	mov	x3, x19
  4045a0:	bl	401f30 <errx@plt>
  4045a4:	adrp	x9, 418000 <ferror@plt+0x16040>
  4045a8:	ldr	w0, [x9, #656]
  4045ac:	cmp	w8, #0x22
  4045b0:	b.ne	404590 <ferror@plt+0x25d0>  // b.any
  4045b4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4045b8:	add	x1, x1, #0xeaa
  4045bc:	mov	x2, x20
  4045c0:	mov	x3, x19
  4045c4:	bl	401fa0 <err@plt>
  4045c8:	stp	x29, x30, [sp, #-48]!
  4045cc:	mov	x29, sp
  4045d0:	str	x21, [sp, #16]
  4045d4:	stp	x20, x19, [sp, #32]
  4045d8:	mov	x20, x1
  4045dc:	mov	x19, x0
  4045e0:	str	xzr, [x29, #24]
  4045e4:	bl	401f70 <__errno_location@plt>
  4045e8:	str	wzr, [x0]
  4045ec:	cbz	x19, 40463c <ferror@plt+0x267c>
  4045f0:	ldrb	w8, [x19]
  4045f4:	cbz	w8, 40463c <ferror@plt+0x267c>
  4045f8:	mov	x21, x0
  4045fc:	add	x1, x29, #0x18
  404600:	mov	w2, #0xa                   	// #10
  404604:	mov	x0, x19
  404608:	bl	401e40 <strtol@plt>
  40460c:	ldr	w8, [x21]
  404610:	cbnz	w8, 404658 <ferror@plt+0x2698>
  404614:	ldr	x8, [x29, #24]
  404618:	cmp	x8, x19
  40461c:	b.eq	40463c <ferror@plt+0x267c>  // b.none
  404620:	cbz	x8, 40462c <ferror@plt+0x266c>
  404624:	ldrb	w8, [x8]
  404628:	cbnz	w8, 40463c <ferror@plt+0x267c>
  40462c:	ldp	x20, x19, [sp, #32]
  404630:	ldr	x21, [sp, #16]
  404634:	ldp	x29, x30, [sp], #48
  404638:	ret
  40463c:	adrp	x8, 418000 <ferror@plt+0x16040>
  404640:	ldr	w0, [x8, #656]
  404644:	adrp	x1, 406000 <ferror@plt+0x4040>
  404648:	add	x1, x1, #0xeaa
  40464c:	mov	x2, x20
  404650:	mov	x3, x19
  404654:	bl	401f30 <errx@plt>
  404658:	adrp	x9, 418000 <ferror@plt+0x16040>
  40465c:	ldr	w0, [x9, #656]
  404660:	cmp	w8, #0x22
  404664:	b.ne	404644 <ferror@plt+0x2684>  // b.any
  404668:	adrp	x1, 406000 <ferror@plt+0x4040>
  40466c:	add	x1, x1, #0xeaa
  404670:	mov	x2, x20
  404674:	mov	x3, x19
  404678:	bl	401fa0 <err@plt>
  40467c:	stp	x29, x30, [sp, #-48]!
  404680:	mov	x29, sp
  404684:	str	x21, [sp, #16]
  404688:	stp	x20, x19, [sp, #32]
  40468c:	mov	x20, x1
  404690:	mov	x19, x0
  404694:	str	xzr, [x29, #24]
  404698:	bl	401f70 <__errno_location@plt>
  40469c:	str	wzr, [x0]
  4046a0:	cbz	x19, 4046f0 <ferror@plt+0x2730>
  4046a4:	ldrb	w8, [x19]
  4046a8:	cbz	w8, 4046f0 <ferror@plt+0x2730>
  4046ac:	mov	x21, x0
  4046b0:	add	x1, x29, #0x18
  4046b4:	mov	w2, #0xa                   	// #10
  4046b8:	mov	x0, x19
  4046bc:	bl	401b00 <strtoul@plt>
  4046c0:	ldr	w8, [x21]
  4046c4:	cbnz	w8, 40470c <ferror@plt+0x274c>
  4046c8:	ldr	x8, [x29, #24]
  4046cc:	cmp	x8, x19
  4046d0:	b.eq	4046f0 <ferror@plt+0x2730>  // b.none
  4046d4:	cbz	x8, 4046e0 <ferror@plt+0x2720>
  4046d8:	ldrb	w8, [x8]
  4046dc:	cbnz	w8, 4046f0 <ferror@plt+0x2730>
  4046e0:	ldp	x20, x19, [sp, #32]
  4046e4:	ldr	x21, [sp, #16]
  4046e8:	ldp	x29, x30, [sp], #48
  4046ec:	ret
  4046f0:	adrp	x8, 418000 <ferror@plt+0x16040>
  4046f4:	ldr	w0, [x8, #656]
  4046f8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4046fc:	add	x1, x1, #0xeaa
  404700:	mov	x2, x20
  404704:	mov	x3, x19
  404708:	bl	401f30 <errx@plt>
  40470c:	adrp	x9, 418000 <ferror@plt+0x16040>
  404710:	ldr	w0, [x9, #656]
  404714:	cmp	w8, #0x22
  404718:	b.ne	4046f8 <ferror@plt+0x2738>  // b.any
  40471c:	adrp	x1, 406000 <ferror@plt+0x4040>
  404720:	add	x1, x1, #0xeaa
  404724:	mov	x2, x20
  404728:	mov	x3, x19
  40472c:	bl	401fa0 <err@plt>
  404730:	sub	sp, sp, #0x30
  404734:	stp	x20, x19, [sp, #32]
  404738:	mov	x20, x1
  40473c:	add	x1, sp, #0x8
  404740:	mov	x2, xzr
  404744:	stp	x29, x30, [sp, #16]
  404748:	add	x29, sp, #0x10
  40474c:	mov	x19, x0
  404750:	bl	403ac4 <ferror@plt+0x1b04>
  404754:	cbnz	w0, 40476c <ferror@plt+0x27ac>
  404758:	ldr	x0, [sp, #8]
  40475c:	ldp	x20, x19, [sp, #32]
  404760:	ldp	x29, x30, [sp, #16]
  404764:	add	sp, sp, #0x30
  404768:	ret
  40476c:	bl	401f70 <__errno_location@plt>
  404770:	adrp	x9, 418000 <ferror@plt+0x16040>
  404774:	ldr	w8, [x0]
  404778:	ldr	w0, [x9, #656]
  40477c:	adrp	x1, 406000 <ferror@plt+0x4040>
  404780:	add	x1, x1, #0xeaa
  404784:	mov	x2, x20
  404788:	mov	x3, x19
  40478c:	cbnz	w8, 404794 <ferror@plt+0x27d4>
  404790:	bl	401f30 <errx@plt>
  404794:	bl	401fa0 <err@plt>
  404798:	stp	x29, x30, [sp, #-32]!
  40479c:	str	x19, [sp, #16]
  4047a0:	mov	x19, x1
  4047a4:	mov	x1, x2
  4047a8:	mov	x29, sp
  4047ac:	bl	404518 <ferror@plt+0x2558>
  4047b0:	fcvtzs	x8, d0
  4047b4:	mov	x9, #0x848000000000        	// #145685290680320
  4047b8:	movk	x9, #0x412e, lsl #48
  4047bc:	scvtf	d1, x8
  4047c0:	fmov	d2, x9
  4047c4:	fsub	d0, d0, d1
  4047c8:	fmul	d0, d0, d2
  4047cc:	fcvtzs	x9, d0
  4047d0:	stp	x8, x9, [x19]
  4047d4:	ldr	x19, [sp, #16]
  4047d8:	ldp	x29, x30, [sp], #32
  4047dc:	ret
  4047e0:	and	w8, w0, #0xf000
  4047e4:	sub	w8, w8, #0x1, lsl #12
  4047e8:	lsr	w9, w8, #12
  4047ec:	cmp	w9, #0xb
  4047f0:	mov	w8, wzr
  4047f4:	b.hi	404848 <ferror@plt+0x2888>  // b.pmore
  4047f8:	adrp	x10, 406000 <ferror@plt+0x4040>
  4047fc:	add	x10, x10, #0xe8c
  404800:	adr	x11, 404814 <ferror@plt+0x2854>
  404804:	ldrb	w12, [x10, x9]
  404808:	add	x11, x11, x12, lsl #2
  40480c:	mov	w9, #0x64                  	// #100
  404810:	br	x11
  404814:	mov	w9, #0x70                  	// #112
  404818:	b	404840 <ferror@plt+0x2880>
  40481c:	mov	w9, #0x63                  	// #99
  404820:	b	404840 <ferror@plt+0x2880>
  404824:	mov	w9, #0x62                  	// #98
  404828:	b	404840 <ferror@plt+0x2880>
  40482c:	mov	w9, #0x6c                  	// #108
  404830:	b	404840 <ferror@plt+0x2880>
  404834:	mov	w9, #0x73                  	// #115
  404838:	b	404840 <ferror@plt+0x2880>
  40483c:	mov	w9, #0x2d                  	// #45
  404840:	mov	w8, #0x1                   	// #1
  404844:	strb	w9, [x1]
  404848:	tst	w0, #0x100
  40484c:	mov	w9, #0x72                  	// #114
  404850:	mov	w10, #0x2d                  	// #45
  404854:	add	x11, x1, x8
  404858:	mov	w12, #0x77                  	// #119
  40485c:	csel	w17, w10, w9, eq  // eq = none
  404860:	tst	w0, #0x80
  404864:	mov	w14, #0x53                  	// #83
  404868:	mov	w15, #0x73                  	// #115
  40486c:	mov	w16, #0x78                  	// #120
  404870:	strb	w17, [x11]
  404874:	csel	w17, w10, w12, eq  // eq = none
  404878:	tst	w0, #0x40
  40487c:	orr	x13, x8, #0x2
  404880:	strb	w17, [x11, #1]
  404884:	csel	w11, w15, w14, ne  // ne = any
  404888:	csel	w17, w16, w10, ne  // ne = any
  40488c:	tst	w0, #0x800
  404890:	csel	w11, w17, w11, eq  // eq = none
  404894:	add	x13, x13, x1
  404898:	tst	w0, #0x20
  40489c:	strb	w11, [x13]
  4048a0:	csel	w11, w10, w9, eq  // eq = none
  4048a4:	tst	w0, #0x10
  4048a8:	strb	w11, [x13, #1]
  4048ac:	csel	w11, w10, w12, eq  // eq = none
  4048b0:	tst	w0, #0x8
  4048b4:	csel	w14, w15, w14, ne  // ne = any
  4048b8:	csel	w15, w16, w10, ne  // ne = any
  4048bc:	tst	w0, #0x400
  4048c0:	orr	x8, x8, #0x6
  4048c4:	csel	w14, w15, w14, eq  // eq = none
  4048c8:	tst	w0, #0x4
  4048cc:	add	x8, x8, x1
  4048d0:	csel	w9, w10, w9, eq  // eq = none
  4048d4:	tst	w0, #0x2
  4048d8:	mov	w17, #0x54                  	// #84
  4048dc:	strb	w11, [x13, #2]
  4048e0:	mov	w11, #0x74                  	// #116
  4048e4:	strb	w14, [x13, #3]
  4048e8:	strb	w9, [x8]
  4048ec:	csel	w9, w10, w12, eq  // eq = none
  4048f0:	tst	w0, #0x1
  4048f4:	strb	w9, [x8, #1]
  4048f8:	csel	w9, w11, w17, ne  // ne = any
  4048fc:	csel	w10, w16, w10, ne  // ne = any
  404900:	tst	w0, #0x200
  404904:	csel	w9, w10, w9, eq  // eq = none
  404908:	mov	x0, x1
  40490c:	strb	w9, [x8, #2]
  404910:	strb	wzr, [x8, #3]
  404914:	ret
  404918:	sub	sp, sp, #0x50
  40491c:	add	x8, sp, #0x8
  404920:	stp	x29, x30, [sp, #48]
  404924:	stp	x20, x19, [sp, #64]
  404928:	add	x29, sp, #0x30
  40492c:	tbz	w0, #1, 40493c <ferror@plt+0x297c>
  404930:	orr	x8, x8, #0x1
  404934:	mov	w9, #0x20                  	// #32
  404938:	strb	w9, [sp, #8]
  40493c:	cmp	x1, #0x400
  404940:	b.cs	404954 <ferror@plt+0x2994>  // b.hs, b.nlast
  404944:	mov	w9, #0x42                  	// #66
  404948:	mov	w19, w1
  40494c:	strh	w9, [x8]
  404950:	b	404ab4 <ferror@plt+0x2af4>
  404954:	cmp	x1, #0x100, lsl #12
  404958:	b.cs	404964 <ferror@plt+0x29a4>  // b.hs, b.nlast
  40495c:	mov	w9, #0xa                   	// #10
  404960:	b	4049a8 <ferror@plt+0x29e8>
  404964:	lsr	x9, x1, #30
  404968:	cbnz	x9, 404974 <ferror@plt+0x29b4>
  40496c:	mov	w9, #0x14                  	// #20
  404970:	b	4049a8 <ferror@plt+0x29e8>
  404974:	lsr	x9, x1, #40
  404978:	cbnz	x9, 404984 <ferror@plt+0x29c4>
  40497c:	mov	w9, #0x1e                  	// #30
  404980:	b	4049a8 <ferror@plt+0x29e8>
  404984:	lsr	x9, x1, #50
  404988:	cbnz	x9, 404994 <ferror@plt+0x29d4>
  40498c:	mov	w9, #0x28                  	// #40
  404990:	b	4049a8 <ferror@plt+0x29e8>
  404994:	lsr	x9, x1, #60
  404998:	mov	w10, #0x3c                  	// #60
  40499c:	cmp	x9, #0x0
  4049a0:	mov	w9, #0x32                  	// #50
  4049a4:	csel	w9, w9, w10, eq  // eq = none
  4049a8:	mov	w10, #0xcccd                	// #52429
  4049ac:	movk	w10, #0xcccc, lsl #16
  4049b0:	adrp	x11, 406000 <ferror@plt+0x4040>
  4049b4:	umull	x10, w9, w10
  4049b8:	add	x11, x11, #0xeb3
  4049bc:	lsr	x10, x10, #35
  4049c0:	ldrb	w12, [x11, x10]
  4049c4:	mov	x10, #0xffffffffffffffff    	// #-1
  4049c8:	lsl	x10, x10, x9
  4049cc:	mov	x11, x8
  4049d0:	lsr	x19, x1, x9
  4049d4:	bic	x10, x1, x10
  4049d8:	strb	w12, [x11], #1
  4049dc:	tbz	w0, #0, 4049f4 <ferror@plt+0x2a34>
  4049e0:	cmp	w9, #0xa
  4049e4:	b.cc	4049f4 <ferror@plt+0x2a34>  // b.lo, b.ul, b.last
  4049e8:	mov	w11, #0x4269                	// #17001
  4049ec:	sturh	w11, [x8, #1]
  4049f0:	add	x11, x8, #0x3
  4049f4:	strb	wzr, [x11]
  4049f8:	cbz	x10, 404ab4 <ferror@plt+0x2af4>
  4049fc:	sub	w8, w9, #0xa
  404a00:	lsr	x8, x10, x8
  404a04:	tbnz	w0, #2, 404a1c <ferror@plt+0x2a5c>
  404a08:	sub	x9, x8, #0x3b6
  404a0c:	cmp	x9, #0x64
  404a10:	b.cs	404a90 <ferror@plt+0x2ad0>  // b.hs, b.nlast
  404a14:	add	w19, w19, #0x1
  404a18:	b	404ab4 <ferror@plt+0x2af4>
  404a1c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404a20:	add	x8, x8, #0x5
  404a24:	movk	x9, #0xcccd
  404a28:	umulh	x10, x8, x9
  404a2c:	lsr	x20, x10, #3
  404a30:	mul	x9, x20, x9
  404a34:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404a38:	ror	x9, x9, #1
  404a3c:	movk	x10, #0x1999, lsl #48
  404a40:	cmp	x9, x10
  404a44:	b.ls	404a94 <ferror@plt+0x2ad4>  // b.plast
  404a48:	cbz	x20, 404ab4 <ferror@plt+0x2af4>
  404a4c:	bl	401c40 <localeconv@plt>
  404a50:	cbz	x0, 404a64 <ferror@plt+0x2aa4>
  404a54:	ldr	x4, [x0]
  404a58:	cbz	x4, 404a64 <ferror@plt+0x2aa4>
  404a5c:	ldrb	w8, [x4]
  404a60:	cbnz	w8, 404a6c <ferror@plt+0x2aac>
  404a64:	adrp	x4, 407000 <ferror@plt+0x5040>
  404a68:	add	x4, x4, #0xd
  404a6c:	adrp	x2, 406000 <ferror@plt+0x4040>
  404a70:	add	x2, x2, #0xebb
  404a74:	add	x0, sp, #0x10
  404a78:	add	x6, sp, #0x8
  404a7c:	mov	w1, #0x20                  	// #32
  404a80:	mov	w3, w19
  404a84:	mov	x5, x20
  404a88:	bl	401c30 <snprintf@plt>
  404a8c:	b	404ad0 <ferror@plt+0x2b10>
  404a90:	add	x8, x8, #0x32
  404a94:	mov	x9, #0xf5c3                	// #62915
  404a98:	movk	x9, #0x5c28, lsl #16
  404a9c:	movk	x9, #0xc28f, lsl #32
  404aa0:	lsr	x8, x8, #2
  404aa4:	movk	x9, #0x28f5, lsl #48
  404aa8:	umulh	x8, x8, x9
  404aac:	lsr	x20, x8, #2
  404ab0:	cbnz	x20, 404a4c <ferror@plt+0x2a8c>
  404ab4:	adrp	x2, 406000 <ferror@plt+0x4040>
  404ab8:	add	x2, x2, #0xec5
  404abc:	add	x0, sp, #0x10
  404ac0:	add	x4, sp, #0x8
  404ac4:	mov	w1, #0x20                  	// #32
  404ac8:	mov	w3, w19
  404acc:	bl	401c30 <snprintf@plt>
  404ad0:	add	x0, sp, #0x10
  404ad4:	bl	401d50 <strdup@plt>
  404ad8:	ldp	x20, x19, [sp, #64]
  404adc:	ldp	x29, x30, [sp, #48]
  404ae0:	add	sp, sp, #0x50
  404ae4:	ret
  404ae8:	stp	x29, x30, [sp, #-64]!
  404aec:	stp	x24, x23, [sp, #16]
  404af0:	stp	x22, x21, [sp, #32]
  404af4:	stp	x20, x19, [sp, #48]
  404af8:	mov	x29, sp
  404afc:	cbz	x0, 404bb0 <ferror@plt+0x2bf0>
  404b00:	mov	x19, x3
  404b04:	mov	x9, x0
  404b08:	mov	w0, #0xffffffff            	// #-1
  404b0c:	cbz	x3, 404bb4 <ferror@plt+0x2bf4>
  404b10:	mov	x20, x2
  404b14:	cbz	x2, 404bb4 <ferror@plt+0x2bf4>
  404b18:	mov	x21, x1
  404b1c:	cbz	x1, 404bb4 <ferror@plt+0x2bf4>
  404b20:	ldrb	w10, [x9]
  404b24:	cbz	w10, 404bb4 <ferror@plt+0x2bf4>
  404b28:	mov	x23, xzr
  404b2c:	mov	x8, xzr
  404b30:	add	x22, x9, #0x1
  404b34:	b	404b48 <ferror@plt+0x2b88>
  404b38:	mov	x0, x23
  404b3c:	add	x22, x22, #0x1
  404b40:	mov	x23, x0
  404b44:	cbz	w10, 404bb4 <ferror@plt+0x2bf4>
  404b48:	cmp	x23, x20
  404b4c:	b.cs	404bc8 <ferror@plt+0x2c08>  // b.hs, b.nlast
  404b50:	and	w11, w10, #0xff
  404b54:	ldrb	w10, [x22]
  404b58:	sub	x9, x22, #0x1
  404b5c:	cmp	x8, #0x0
  404b60:	csel	x8, x9, x8, eq  // eq = none
  404b64:	cmp	w11, #0x2c
  404b68:	csel	x9, x9, xzr, eq  // eq = none
  404b6c:	cmp	w10, #0x0
  404b70:	csel	x24, x22, x9, eq  // eq = none
  404b74:	cbz	x8, 404b38 <ferror@plt+0x2b78>
  404b78:	cbz	x24, 404b38 <ferror@plt+0x2b78>
  404b7c:	subs	x1, x24, x8
  404b80:	b.ls	404bb0 <ferror@plt+0x2bf0>  // b.plast
  404b84:	mov	x0, x8
  404b88:	blr	x19
  404b8c:	cmn	w0, #0x1
  404b90:	b.eq	404bb0 <ferror@plt+0x2bf0>  // b.none
  404b94:	str	w0, [x21, x23, lsl #2]
  404b98:	ldrb	w8, [x24]
  404b9c:	add	x0, x23, #0x1
  404ba0:	cbz	w8, 404bb4 <ferror@plt+0x2bf4>
  404ba4:	ldrb	w10, [x22]
  404ba8:	mov	x8, xzr
  404bac:	b	404b3c <ferror@plt+0x2b7c>
  404bb0:	mov	w0, #0xffffffff            	// #-1
  404bb4:	ldp	x20, x19, [sp, #48]
  404bb8:	ldp	x22, x21, [sp, #32]
  404bbc:	ldp	x24, x23, [sp, #16]
  404bc0:	ldp	x29, x30, [sp], #64
  404bc4:	ret
  404bc8:	mov	w0, #0xfffffffe            	// #-2
  404bcc:	b	404bb4 <ferror@plt+0x2bf4>
  404bd0:	stp	x29, x30, [sp, #-80]!
  404bd4:	str	x25, [sp, #16]
  404bd8:	stp	x24, x23, [sp, #32]
  404bdc:	stp	x22, x21, [sp, #48]
  404be0:	stp	x20, x19, [sp, #64]
  404be4:	mov	x29, sp
  404be8:	cbz	x0, 404c10 <ferror@plt+0x2c50>
  404bec:	mov	x19, x3
  404bf0:	mov	x9, x0
  404bf4:	mov	w0, #0xffffffff            	// #-1
  404bf8:	cbz	x3, 404c14 <ferror@plt+0x2c54>
  404bfc:	ldrb	w8, [x9]
  404c00:	cbz	w8, 404c14 <ferror@plt+0x2c54>
  404c04:	ldr	x11, [x19]
  404c08:	cmp	x11, x2
  404c0c:	b.ls	404c2c <ferror@plt+0x2c6c>  // b.plast
  404c10:	mov	w0, #0xffffffff            	// #-1
  404c14:	ldp	x20, x19, [sp, #64]
  404c18:	ldp	x22, x21, [sp, #48]
  404c1c:	ldp	x24, x23, [sp, #32]
  404c20:	ldr	x25, [sp, #16]
  404c24:	ldp	x29, x30, [sp], #80
  404c28:	ret
  404c2c:	mov	x20, x4
  404c30:	cmp	w8, #0x2b
  404c34:	b.ne	404c40 <ferror@plt+0x2c80>  // b.any
  404c38:	add	x9, x9, #0x1
  404c3c:	b	404c48 <ferror@plt+0x2c88>
  404c40:	mov	x11, xzr
  404c44:	str	xzr, [x19]
  404c48:	mov	w0, #0xffffffff            	// #-1
  404c4c:	cbz	x20, 404c14 <ferror@plt+0x2c54>
  404c50:	sub	x21, x2, x11
  404c54:	cbz	x21, 404c14 <ferror@plt+0x2c54>
  404c58:	cbz	x1, 404c14 <ferror@plt+0x2c54>
  404c5c:	ldrb	w10, [x9]
  404c60:	cbz	w10, 404c14 <ferror@plt+0x2c54>
  404c64:	mov	x24, xzr
  404c68:	mov	x8, xzr
  404c6c:	add	x22, x1, x11, lsl #2
  404c70:	add	x23, x9, #0x1
  404c74:	b	404c88 <ferror@plt+0x2cc8>
  404c78:	mov	x0, x24
  404c7c:	add	x23, x23, #0x1
  404c80:	mov	x24, x0
  404c84:	cbz	w10, 404cf0 <ferror@plt+0x2d30>
  404c88:	cmp	x24, x21
  404c8c:	b.cs	404d08 <ferror@plt+0x2d48>  // b.hs, b.nlast
  404c90:	and	w11, w10, #0xff
  404c94:	ldrb	w10, [x23]
  404c98:	sub	x9, x23, #0x1
  404c9c:	cmp	x8, #0x0
  404ca0:	csel	x8, x9, x8, eq  // eq = none
  404ca4:	cmp	w11, #0x2c
  404ca8:	csel	x9, x9, xzr, eq  // eq = none
  404cac:	cmp	w10, #0x0
  404cb0:	csel	x25, x23, x9, eq  // eq = none
  404cb4:	cbz	x8, 404c78 <ferror@plt+0x2cb8>
  404cb8:	cbz	x25, 404c78 <ferror@plt+0x2cb8>
  404cbc:	subs	x1, x25, x8
  404cc0:	b.ls	404c10 <ferror@plt+0x2c50>  // b.plast
  404cc4:	mov	x0, x8
  404cc8:	blr	x20
  404ccc:	cmn	w0, #0x1
  404cd0:	b.eq	404c10 <ferror@plt+0x2c50>  // b.none
  404cd4:	str	w0, [x22, x24, lsl #2]
  404cd8:	ldrb	w8, [x25]
  404cdc:	add	x0, x24, #0x1
  404ce0:	cbz	w8, 404cf0 <ferror@plt+0x2d30>
  404ce4:	ldrb	w10, [x23]
  404ce8:	mov	x8, xzr
  404cec:	b	404c7c <ferror@plt+0x2cbc>
  404cf0:	cmp	w0, #0x1
  404cf4:	b.lt	404c14 <ferror@plt+0x2c54>  // b.tstop
  404cf8:	ldr	x8, [x19]
  404cfc:	add	x8, x8, w0, uxtw
  404d00:	str	x8, [x19]
  404d04:	b	404c14 <ferror@plt+0x2c54>
  404d08:	mov	w0, #0xfffffffe            	// #-2
  404d0c:	b	404c14 <ferror@plt+0x2c54>
  404d10:	stp	x29, x30, [sp, #-64]!
  404d14:	mov	x8, x0
  404d18:	mov	w0, #0xffffffea            	// #-22
  404d1c:	str	x23, [sp, #16]
  404d20:	stp	x22, x21, [sp, #32]
  404d24:	stp	x20, x19, [sp, #48]
  404d28:	mov	x29, sp
  404d2c:	cbz	x1, 404dd4 <ferror@plt+0x2e14>
  404d30:	cbz	x8, 404dd4 <ferror@plt+0x2e14>
  404d34:	mov	x19, x2
  404d38:	cbz	x2, 404dd4 <ferror@plt+0x2e14>
  404d3c:	ldrb	w9, [x8]
  404d40:	cbz	w9, 404dd0 <ferror@plt+0x2e10>
  404d44:	mov	x20, x1
  404d48:	mov	x0, xzr
  404d4c:	add	x21, x8, #0x1
  404d50:	mov	w22, #0x1                   	// #1
  404d54:	b	404d60 <ferror@plt+0x2da0>
  404d58:	add	x21, x21, #0x1
  404d5c:	cbz	w9, 404dd0 <ferror@plt+0x2e10>
  404d60:	mov	x8, x21
  404d64:	ldrb	w10, [x8], #-1
  404d68:	and	w9, w9, #0xff
  404d6c:	cmp	x0, #0x0
  404d70:	csel	x0, x8, x0, eq  // eq = none
  404d74:	cmp	w9, #0x2c
  404d78:	csel	x8, x8, xzr, eq  // eq = none
  404d7c:	cmp	w10, #0x0
  404d80:	mov	w9, w10
  404d84:	csel	x23, x21, x8, eq  // eq = none
  404d88:	cbz	x0, 404d58 <ferror@plt+0x2d98>
  404d8c:	cbz	x23, 404d58 <ferror@plt+0x2d98>
  404d90:	subs	x1, x23, x0
  404d94:	b.ls	404de8 <ferror@plt+0x2e28>  // b.plast
  404d98:	blr	x19
  404d9c:	tbnz	w0, #31, 404dd4 <ferror@plt+0x2e14>
  404da0:	mov	w8, w0
  404da4:	lsr	x8, x8, #3
  404da8:	ldrb	w9, [x20, x8]
  404dac:	and	w10, w0, #0x7
  404db0:	lsl	w10, w22, w10
  404db4:	orr	w9, w9, w10
  404db8:	strb	w9, [x20, x8]
  404dbc:	ldrb	w8, [x23]
  404dc0:	cbz	w8, 404dd0 <ferror@plt+0x2e10>
  404dc4:	ldrb	w9, [x21]
  404dc8:	mov	x0, xzr
  404dcc:	b	404d58 <ferror@plt+0x2d98>
  404dd0:	mov	w0, wzr
  404dd4:	ldp	x20, x19, [sp, #48]
  404dd8:	ldp	x22, x21, [sp, #32]
  404ddc:	ldr	x23, [sp, #16]
  404de0:	ldp	x29, x30, [sp], #64
  404de4:	ret
  404de8:	mov	w0, #0xffffffff            	// #-1
  404dec:	b	404dd4 <ferror@plt+0x2e14>
  404df0:	stp	x29, x30, [sp, #-48]!
  404df4:	mov	x8, x0
  404df8:	mov	w0, #0xffffffea            	// #-22
  404dfc:	stp	x22, x21, [sp, #16]
  404e00:	stp	x20, x19, [sp, #32]
  404e04:	mov	x29, sp
  404e08:	cbz	x1, 404e9c <ferror@plt+0x2edc>
  404e0c:	cbz	x8, 404e9c <ferror@plt+0x2edc>
  404e10:	mov	x19, x2
  404e14:	cbz	x2, 404e9c <ferror@plt+0x2edc>
  404e18:	ldrb	w9, [x8]
  404e1c:	cbz	w9, 404e98 <ferror@plt+0x2ed8>
  404e20:	mov	x20, x1
  404e24:	mov	x0, xzr
  404e28:	add	x21, x8, #0x1
  404e2c:	b	404e38 <ferror@plt+0x2e78>
  404e30:	add	x21, x21, #0x1
  404e34:	cbz	w9, 404e98 <ferror@plt+0x2ed8>
  404e38:	mov	x8, x21
  404e3c:	ldrb	w10, [x8], #-1
  404e40:	and	w9, w9, #0xff
  404e44:	cmp	x0, #0x0
  404e48:	csel	x0, x8, x0, eq  // eq = none
  404e4c:	cmp	w9, #0x2c
  404e50:	csel	x8, x8, xzr, eq  // eq = none
  404e54:	cmp	w10, #0x0
  404e58:	mov	w9, w10
  404e5c:	csel	x22, x21, x8, eq  // eq = none
  404e60:	cbz	x0, 404e30 <ferror@plt+0x2e70>
  404e64:	cbz	x22, 404e30 <ferror@plt+0x2e70>
  404e68:	subs	x1, x22, x0
  404e6c:	b.ls	404eac <ferror@plt+0x2eec>  // b.plast
  404e70:	blr	x19
  404e74:	tbnz	x0, #63, 404e9c <ferror@plt+0x2edc>
  404e78:	ldr	x8, [x20]
  404e7c:	orr	x8, x8, x0
  404e80:	str	x8, [x20]
  404e84:	ldrb	w8, [x22]
  404e88:	cbz	w8, 404e98 <ferror@plt+0x2ed8>
  404e8c:	ldrb	w9, [x21]
  404e90:	mov	x0, xzr
  404e94:	b	404e30 <ferror@plt+0x2e70>
  404e98:	mov	w0, wzr
  404e9c:	ldp	x20, x19, [sp, #32]
  404ea0:	ldp	x22, x21, [sp, #16]
  404ea4:	ldp	x29, x30, [sp], #48
  404ea8:	ret
  404eac:	mov	w0, #0xffffffff            	// #-1
  404eb0:	b	404e9c <ferror@plt+0x2edc>
  404eb4:	stp	x29, x30, [sp, #-64]!
  404eb8:	mov	x29, sp
  404ebc:	str	x23, [sp, #16]
  404ec0:	stp	x22, x21, [sp, #32]
  404ec4:	stp	x20, x19, [sp, #48]
  404ec8:	str	xzr, [x29, #24]
  404ecc:	cbz	x0, 404fa4 <ferror@plt+0x2fe4>
  404ed0:	mov	w21, w3
  404ed4:	mov	x19, x2
  404ed8:	mov	x23, x1
  404edc:	mov	x22, x0
  404ee0:	str	w3, [x1]
  404ee4:	str	w3, [x2]
  404ee8:	bl	401f70 <__errno_location@plt>
  404eec:	str	wzr, [x0]
  404ef0:	ldrb	w8, [x22]
  404ef4:	mov	x20, x0
  404ef8:	cmp	w8, #0x3a
  404efc:	b.ne	404f08 <ferror@plt+0x2f48>  // b.any
  404f00:	add	x21, x22, #0x1
  404f04:	b	404f64 <ferror@plt+0x2fa4>
  404f08:	add	x1, x29, #0x18
  404f0c:	mov	w2, #0xa                   	// #10
  404f10:	mov	x0, x22
  404f14:	bl	401e40 <strtol@plt>
  404f18:	str	w0, [x23]
  404f1c:	str	w0, [x19]
  404f20:	ldr	x8, [x29, #24]
  404f24:	mov	w0, #0xffffffff            	// #-1
  404f28:	cmp	x8, x22
  404f2c:	b.eq	404fa4 <ferror@plt+0x2fe4>  // b.none
  404f30:	ldr	w9, [x20]
  404f34:	cbnz	w9, 404fa4 <ferror@plt+0x2fe4>
  404f38:	cbz	x8, 404fa4 <ferror@plt+0x2fe4>
  404f3c:	ldrb	w9, [x8]
  404f40:	cmp	w9, #0x2d
  404f44:	b.eq	404f58 <ferror@plt+0x2f98>  // b.none
  404f48:	cmp	w9, #0x3a
  404f4c:	b.ne	404fa0 <ferror@plt+0x2fe0>  // b.any
  404f50:	ldrb	w9, [x8, #1]
  404f54:	cbz	w9, 404fb8 <ferror@plt+0x2ff8>
  404f58:	add	x21, x8, #0x1
  404f5c:	str	xzr, [x29, #24]
  404f60:	str	wzr, [x20]
  404f64:	add	x1, x29, #0x18
  404f68:	mov	w2, #0xa                   	// #10
  404f6c:	mov	x0, x21
  404f70:	bl	401e40 <strtol@plt>
  404f74:	str	w0, [x19]
  404f78:	ldr	w8, [x20]
  404f7c:	mov	w0, #0xffffffff            	// #-1
  404f80:	cbnz	w8, 404fa4 <ferror@plt+0x2fe4>
  404f84:	ldr	x8, [x29, #24]
  404f88:	cbz	x8, 404fa4 <ferror@plt+0x2fe4>
  404f8c:	cmp	x8, x21
  404f90:	mov	w0, #0xffffffff            	// #-1
  404f94:	b.eq	404fa4 <ferror@plt+0x2fe4>  // b.none
  404f98:	ldrb	w8, [x8]
  404f9c:	cbnz	w8, 404fa4 <ferror@plt+0x2fe4>
  404fa0:	mov	w0, wzr
  404fa4:	ldp	x20, x19, [sp, #48]
  404fa8:	ldp	x22, x21, [sp, #32]
  404fac:	ldr	x23, [sp, #16]
  404fb0:	ldp	x29, x30, [sp], #64
  404fb4:	ret
  404fb8:	str	w21, [x19]
  404fbc:	b	404fa0 <ferror@plt+0x2fe0>
  404fc0:	stp	x29, x30, [sp, #-48]!
  404fc4:	mov	w8, wzr
  404fc8:	str	x21, [sp, #16]
  404fcc:	stp	x20, x19, [sp, #32]
  404fd0:	mov	x29, sp
  404fd4:	cbz	x1, 405108 <ferror@plt+0x3148>
  404fd8:	cbz	x0, 405108 <ferror@plt+0x3148>
  404fdc:	ldrb	w8, [x0]
  404fe0:	and	w8, w8, #0xff
  404fe4:	cmp	w8, #0x2f
  404fe8:	mov	x19, x0
  404fec:	b.ne	405008 <ferror@plt+0x3048>  // b.any
  404ff0:	mov	x0, x19
  404ff4:	ldrb	w8, [x0, #1]!
  404ff8:	cmp	w8, #0x2f
  404ffc:	mov	w8, #0x2f                  	// #47
  405000:	b.eq	404fe0 <ferror@plt+0x3020>  // b.none
  405004:	b	405018 <ferror@plt+0x3058>
  405008:	cbnz	w8, 405018 <ferror@plt+0x3058>
  40500c:	mov	x20, xzr
  405010:	mov	x19, xzr
  405014:	b	405038 <ferror@plt+0x3078>
  405018:	mov	w20, #0x1                   	// #1
  40501c:	ldrb	w8, [x19, x20]
  405020:	cbz	w8, 405038 <ferror@plt+0x3078>
  405024:	cmp	w8, #0x2f
  405028:	b.eq	405038 <ferror@plt+0x3078>  // b.none
  40502c:	add	x20, x20, #0x1
  405030:	ldrb	w8, [x19, x20]
  405034:	cbnz	w8, 405024 <ferror@plt+0x3064>
  405038:	ldrb	w8, [x1]
  40503c:	and	w8, w8, #0xff
  405040:	cmp	w8, #0x2f
  405044:	mov	x21, x1
  405048:	b.ne	405064 <ferror@plt+0x30a4>  // b.any
  40504c:	mov	x1, x21
  405050:	ldrb	w8, [x1, #1]!
  405054:	cmp	w8, #0x2f
  405058:	mov	w8, #0x2f                  	// #47
  40505c:	b.eq	40503c <ferror@plt+0x307c>  // b.none
  405060:	b	405074 <ferror@plt+0x30b4>
  405064:	cbnz	w8, 405074 <ferror@plt+0x30b4>
  405068:	mov	x8, xzr
  40506c:	mov	x21, xzr
  405070:	b	405094 <ferror@plt+0x30d4>
  405074:	mov	w8, #0x1                   	// #1
  405078:	ldrb	w9, [x21, x8]
  40507c:	cbz	w9, 405094 <ferror@plt+0x30d4>
  405080:	cmp	w9, #0x2f
  405084:	b.eq	405094 <ferror@plt+0x30d4>  // b.none
  405088:	add	x8, x8, #0x1
  40508c:	ldrb	w9, [x21, x8]
  405090:	cbnz	w9, 405080 <ferror@plt+0x30c0>
  405094:	add	x9, x8, x20
  405098:	cmp	x9, #0x1
  40509c:	b.eq	4050a8 <ferror@plt+0x30e8>  // b.none
  4050a0:	cbnz	x9, 4050c8 <ferror@plt+0x3108>
  4050a4:	b	4050fc <ferror@plt+0x313c>
  4050a8:	cbz	x19, 4050b8 <ferror@plt+0x30f8>
  4050ac:	ldrb	w9, [x19]
  4050b0:	cmp	w9, #0x2f
  4050b4:	b.eq	4050fc <ferror@plt+0x313c>  // b.none
  4050b8:	cbz	x21, 405104 <ferror@plt+0x3144>
  4050bc:	ldrb	w9, [x21]
  4050c0:	cmp	w9, #0x2f
  4050c4:	b.eq	4050fc <ferror@plt+0x313c>  // b.none
  4050c8:	cmp	x20, x8
  4050cc:	mov	w8, wzr
  4050d0:	b.ne	405108 <ferror@plt+0x3148>  // b.any
  4050d4:	cbz	x19, 405108 <ferror@plt+0x3148>
  4050d8:	cbz	x21, 405108 <ferror@plt+0x3148>
  4050dc:	mov	x0, x19
  4050e0:	mov	x1, x21
  4050e4:	mov	x2, x20
  4050e8:	bl	401cd0 <strncmp@plt>
  4050ec:	cbnz	w0, 405104 <ferror@plt+0x3144>
  4050f0:	add	x0, x19, x20
  4050f4:	add	x1, x21, x20
  4050f8:	b	404fdc <ferror@plt+0x301c>
  4050fc:	mov	w8, #0x1                   	// #1
  405100:	b	405108 <ferror@plt+0x3148>
  405104:	mov	w8, wzr
  405108:	ldp	x20, x19, [sp, #32]
  40510c:	ldr	x21, [sp, #16]
  405110:	mov	w0, w8
  405114:	ldp	x29, x30, [sp], #48
  405118:	ret
  40511c:	stp	x29, x30, [sp, #-64]!
  405120:	orr	x8, x0, x1
  405124:	stp	x24, x23, [sp, #16]
  405128:	stp	x22, x21, [sp, #32]
  40512c:	stp	x20, x19, [sp, #48]
  405130:	mov	x29, sp
  405134:	cbz	x8, 405168 <ferror@plt+0x31a8>
  405138:	mov	x19, x1
  40513c:	mov	x21, x0
  405140:	mov	x20, x2
  405144:	cbz	x0, 405184 <ferror@plt+0x31c4>
  405148:	cbz	x19, 4051a0 <ferror@plt+0x31e0>
  40514c:	mov	x0, x21
  405150:	bl	401b10 <strlen@plt>
  405154:	mvn	x8, x0
  405158:	cmp	x8, x20
  40515c:	b.cs	4051a8 <ferror@plt+0x31e8>  // b.hs, b.nlast
  405160:	mov	x22, xzr
  405164:	b	4051e4 <ferror@plt+0x3224>
  405168:	adrp	x0, 406000 <ferror@plt+0x4040>
  40516c:	add	x0, x0, #0x74f
  405170:	ldp	x20, x19, [sp, #48]
  405174:	ldp	x22, x21, [sp, #32]
  405178:	ldp	x24, x23, [sp, #16]
  40517c:	ldp	x29, x30, [sp], #64
  405180:	b	401d50 <strdup@plt>
  405184:	mov	x0, x19
  405188:	mov	x1, x20
  40518c:	ldp	x20, x19, [sp, #48]
  405190:	ldp	x22, x21, [sp, #32]
  405194:	ldp	x24, x23, [sp, #16]
  405198:	ldp	x29, x30, [sp], #64
  40519c:	b	401e90 <strndup@plt>
  4051a0:	mov	x0, x21
  4051a4:	b	405170 <ferror@plt+0x31b0>
  4051a8:	add	x24, x0, x20
  4051ac:	mov	x23, x0
  4051b0:	add	x0, x24, #0x1
  4051b4:	bl	401c90 <malloc@plt>
  4051b8:	mov	x22, x0
  4051bc:	cbz	x0, 4051e4 <ferror@plt+0x3224>
  4051c0:	mov	x0, x22
  4051c4:	mov	x1, x21
  4051c8:	mov	x2, x23
  4051cc:	bl	401ad0 <memcpy@plt>
  4051d0:	add	x0, x22, x23
  4051d4:	mov	x1, x19
  4051d8:	mov	x2, x20
  4051dc:	bl	401ad0 <memcpy@plt>
  4051e0:	strb	wzr, [x22, x24]
  4051e4:	mov	x0, x22
  4051e8:	ldp	x20, x19, [sp, #48]
  4051ec:	ldp	x22, x21, [sp, #32]
  4051f0:	ldp	x24, x23, [sp, #16]
  4051f4:	ldp	x29, x30, [sp], #64
  4051f8:	ret
  4051fc:	stp	x29, x30, [sp, #-64]!
  405200:	stp	x20, x19, [sp, #48]
  405204:	mov	x20, x0
  405208:	stp	x24, x23, [sp, #16]
  40520c:	stp	x22, x21, [sp, #32]
  405210:	mov	x29, sp
  405214:	cbz	x1, 405248 <ferror@plt+0x3288>
  405218:	mov	x0, x1
  40521c:	mov	x19, x1
  405220:	bl	401b10 <strlen@plt>
  405224:	mov	x21, x0
  405228:	cbz	x20, 405254 <ferror@plt+0x3294>
  40522c:	mov	x0, x20
  405230:	bl	401b10 <strlen@plt>
  405234:	mvn	x8, x0
  405238:	cmp	x21, x8
  40523c:	b.ls	405270 <ferror@plt+0x32b0>  // b.plast
  405240:	mov	x22, xzr
  405244:	b	4052ac <ferror@plt+0x32ec>
  405248:	cbz	x20, 4052c4 <ferror@plt+0x3304>
  40524c:	mov	x0, x20
  405250:	b	4052cc <ferror@plt+0x330c>
  405254:	mov	x0, x19
  405258:	mov	x1, x21
  40525c:	ldp	x20, x19, [sp, #48]
  405260:	ldp	x22, x21, [sp, #32]
  405264:	ldp	x24, x23, [sp, #16]
  405268:	ldp	x29, x30, [sp], #64
  40526c:	b	401e90 <strndup@plt>
  405270:	add	x24, x0, x21
  405274:	mov	x23, x0
  405278:	add	x0, x24, #0x1
  40527c:	bl	401c90 <malloc@plt>
  405280:	mov	x22, x0
  405284:	cbz	x0, 4052ac <ferror@plt+0x32ec>
  405288:	mov	x0, x22
  40528c:	mov	x1, x20
  405290:	mov	x2, x23
  405294:	bl	401ad0 <memcpy@plt>
  405298:	add	x0, x22, x23
  40529c:	mov	x1, x19
  4052a0:	mov	x2, x21
  4052a4:	bl	401ad0 <memcpy@plt>
  4052a8:	strb	wzr, [x22, x24]
  4052ac:	mov	x0, x22
  4052b0:	ldp	x20, x19, [sp, #48]
  4052b4:	ldp	x22, x21, [sp, #32]
  4052b8:	ldp	x24, x23, [sp, #16]
  4052bc:	ldp	x29, x30, [sp], #64
  4052c0:	ret
  4052c4:	adrp	x0, 406000 <ferror@plt+0x4040>
  4052c8:	add	x0, x0, #0x74f
  4052cc:	ldp	x20, x19, [sp, #48]
  4052d0:	ldp	x22, x21, [sp, #32]
  4052d4:	ldp	x24, x23, [sp, #16]
  4052d8:	ldp	x29, x30, [sp], #64
  4052dc:	b	401d50 <strdup@plt>
  4052e0:	sub	sp, sp, #0x140
  4052e4:	stp	x29, x30, [sp, #240]
  4052e8:	add	x29, sp, #0xf0
  4052ec:	sub	x9, x29, #0x70
  4052f0:	mov	x10, sp
  4052f4:	mov	x11, #0xffffffffffffffd0    	// #-48
  4052f8:	add	x8, x29, #0x50
  4052fc:	movk	x11, #0xff80, lsl #32
  405300:	add	x9, x9, #0x30
  405304:	add	x10, x10, #0x80
  405308:	stp	x8, x9, [x29, #-32]
  40530c:	stp	x10, x11, [x29, #-16]
  405310:	stp	x2, x3, [x29, #-112]
  405314:	stp	x4, x5, [x29, #-96]
  405318:	stp	x6, x7, [x29, #-80]
  40531c:	stp	q1, q2, [sp, #16]
  405320:	str	q0, [sp]
  405324:	ldp	q0, q1, [x29, #-32]
  405328:	stp	x20, x19, [sp, #304]
  40532c:	mov	x19, x0
  405330:	add	x0, x29, #0x18
  405334:	sub	x2, x29, #0x40
  405338:	str	x28, [sp, #256]
  40533c:	stp	x24, x23, [sp, #272]
  405340:	stp	x22, x21, [sp, #288]
  405344:	stp	q3, q4, [sp, #48]
  405348:	stp	q5, q6, [sp, #80]
  40534c:	str	q7, [sp, #112]
  405350:	stp	q0, q1, [x29, #-64]
  405354:	bl	401e80 <vasprintf@plt>
  405358:	tbnz	w0, #31, 405390 <ferror@plt+0x33d0>
  40535c:	ldr	x21, [x29, #24]
  405360:	orr	x8, x19, x21
  405364:	cbz	x8, 405398 <ferror@plt+0x33d8>
  405368:	mov	w22, w0
  40536c:	cbz	x19, 4053ac <ferror@plt+0x33ec>
  405370:	cbz	x21, 4053c0 <ferror@plt+0x3400>
  405374:	mov	x0, x19
  405378:	bl	401b10 <strlen@plt>
  40537c:	mvn	x8, x0
  405380:	cmp	x8, x22
  405384:	b.cs	4053c8 <ferror@plt+0x3408>  // b.hs, b.nlast
  405388:	mov	x20, xzr
  40538c:	b	405404 <ferror@plt+0x3444>
  405390:	mov	x20, xzr
  405394:	b	40540c <ferror@plt+0x344c>
  405398:	adrp	x0, 406000 <ferror@plt+0x4040>
  40539c:	add	x0, x0, #0x74f
  4053a0:	bl	401d50 <strdup@plt>
  4053a4:	mov	x20, x0
  4053a8:	b	405404 <ferror@plt+0x3444>
  4053ac:	mov	x0, x21
  4053b0:	mov	x1, x22
  4053b4:	bl	401e90 <strndup@plt>
  4053b8:	mov	x20, x0
  4053bc:	b	405404 <ferror@plt+0x3444>
  4053c0:	mov	x0, x19
  4053c4:	b	4053a0 <ferror@plt+0x33e0>
  4053c8:	add	x24, x0, x22
  4053cc:	mov	x23, x0
  4053d0:	add	x0, x24, #0x1
  4053d4:	bl	401c90 <malloc@plt>
  4053d8:	mov	x20, x0
  4053dc:	cbz	x0, 405404 <ferror@plt+0x3444>
  4053e0:	mov	x0, x20
  4053e4:	mov	x1, x19
  4053e8:	mov	x2, x23
  4053ec:	bl	401ad0 <memcpy@plt>
  4053f0:	add	x0, x20, x23
  4053f4:	mov	x1, x21
  4053f8:	mov	x2, x22
  4053fc:	bl	401ad0 <memcpy@plt>
  405400:	strb	wzr, [x20, x24]
  405404:	ldr	x0, [x29, #24]
  405408:	bl	401e50 <free@plt>
  40540c:	mov	x0, x20
  405410:	ldp	x20, x19, [sp, #304]
  405414:	ldp	x22, x21, [sp, #288]
  405418:	ldp	x24, x23, [sp, #272]
  40541c:	ldr	x28, [sp, #256]
  405420:	ldp	x29, x30, [sp, #240]
  405424:	add	sp, sp, #0x140
  405428:	ret
  40542c:	sub	sp, sp, #0x60
  405430:	stp	x29, x30, [sp, #16]
  405434:	stp	x26, x25, [sp, #32]
  405438:	stp	x24, x23, [sp, #48]
  40543c:	stp	x22, x21, [sp, #64]
  405440:	stp	x20, x19, [sp, #80]
  405444:	ldr	x23, [x0]
  405448:	add	x29, sp, #0x10
  40544c:	ldrb	w8, [x23]
  405450:	cbz	w8, 405600 <ferror@plt+0x3640>
  405454:	mov	x20, x0
  405458:	mov	x22, x1
  40545c:	mov	x0, x23
  405460:	mov	x1, x2
  405464:	mov	w24, w3
  405468:	mov	x21, x2
  40546c:	bl	401ea0 <strspn@plt>
  405470:	add	x19, x23, x0
  405474:	ldrb	w25, [x19]
  405478:	cbz	x25, 4055fc <ferror@plt+0x363c>
  40547c:	cbz	w24, 405500 <ferror@plt+0x3540>
  405480:	cmp	w25, #0x3f
  405484:	b.hi	40551c <ferror@plt+0x355c>  // b.pmore
  405488:	mov	w8, #0x1                   	// #1
  40548c:	mov	x9, #0x1                   	// #1
  405490:	lsl	x8, x8, x25
  405494:	movk	x9, #0x84, lsl #32
  405498:	and	x8, x8, x9
  40549c:	cbz	x8, 40551c <ferror@plt+0x355c>
  4054a0:	sturb	w25, [x29, #-4]
  4054a4:	sturb	wzr, [x29, #-3]
  4054a8:	mov	x24, x19
  4054ac:	ldrb	w9, [x24, #1]!
  4054b0:	cbz	w9, 405598 <ferror@plt+0x35d8>
  4054b4:	add	x10, x0, x23
  4054b8:	mov	x26, xzr
  4054bc:	mov	w8, wzr
  4054c0:	add	x23, x10, #0x2
  4054c4:	b	4054e8 <ferror@plt+0x3528>
  4054c8:	sxtb	w1, w9
  4054cc:	sub	x0, x29, #0x4
  4054d0:	bl	401eb0 <strchr@plt>
  4054d4:	cbnz	x0, 4055ac <ferror@plt+0x35ec>
  4054d8:	mov	w8, wzr
  4054dc:	ldrb	w9, [x23, x26]
  4054e0:	add	x26, x26, #0x1
  4054e4:	cbz	w9, 405594 <ferror@plt+0x35d4>
  4054e8:	cbnz	w8, 4054d8 <ferror@plt+0x3518>
  4054ec:	and	w8, w9, #0xff
  4054f0:	cmp	w8, #0x5c
  4054f4:	b.ne	4054c8 <ferror@plt+0x3508>  // b.any
  4054f8:	mov	w8, #0x1                   	// #1
  4054fc:	b	4054dc <ferror@plt+0x351c>
  405500:	mov	x0, x19
  405504:	mov	x1, x21
  405508:	bl	401f40 <strcspn@plt>
  40550c:	add	x8, x19, x0
  405510:	str	x0, [x22]
  405514:	str	x8, [x20]
  405518:	b	405604 <ferror@plt+0x3644>
  40551c:	add	x9, x0, x23
  405520:	mov	x24, xzr
  405524:	mov	w8, wzr
  405528:	add	x23, x9, #0x1
  40552c:	b	405550 <ferror@plt+0x3590>
  405530:	sxtb	w1, w25
  405534:	mov	x0, x21
  405538:	bl	401eb0 <strchr@plt>
  40553c:	cbnz	x0, 4055a4 <ferror@plt+0x35e4>
  405540:	mov	w8, wzr
  405544:	ldrb	w25, [x23, x24]
  405548:	add	x24, x24, #0x1
  40554c:	cbz	w25, 405568 <ferror@plt+0x35a8>
  405550:	cbnz	w8, 405540 <ferror@plt+0x3580>
  405554:	and	w8, w25, #0xff
  405558:	cmp	w8, #0x5c
  40555c:	b.ne	405530 <ferror@plt+0x3570>  // b.any
  405560:	mov	w8, #0x1                   	// #1
  405564:	b	405544 <ferror@plt+0x3584>
  405568:	sub	w8, w24, w8
  40556c:	sxtw	x8, w8
  405570:	str	x8, [x22]
  405574:	add	x22, x19, x8
  405578:	ldrsb	w1, [x22]
  40557c:	cbz	w1, 40558c <ferror@plt+0x35cc>
  405580:	mov	x0, x21
  405584:	bl	401eb0 <strchr@plt>
  405588:	cbz	x0, 4055fc <ferror@plt+0x363c>
  40558c:	str	x22, [x20]
  405590:	b	405604 <ferror@plt+0x3644>
  405594:	b	4055b0 <ferror@plt+0x35f0>
  405598:	mov	w8, wzr
  40559c:	mov	w26, wzr
  4055a0:	b	4055b0 <ferror@plt+0x35f0>
  4055a4:	mov	w8, wzr
  4055a8:	b	405568 <ferror@plt+0x35a8>
  4055ac:	mov	w8, wzr
  4055b0:	sub	w8, w26, w8
  4055b4:	sxtw	x23, w8
  4055b8:	str	x23, [x22]
  4055bc:	add	x8, x23, x19
  4055c0:	ldrb	w8, [x8, #1]
  4055c4:	cbz	w8, 4055fc <ferror@plt+0x363c>
  4055c8:	cmp	w8, w25
  4055cc:	b.ne	4055fc <ferror@plt+0x363c>  // b.any
  4055d0:	add	x8, x23, x19
  4055d4:	ldrsb	w1, [x8, #2]
  4055d8:	cbz	w1, 4055e8 <ferror@plt+0x3628>
  4055dc:	mov	x0, x21
  4055e0:	bl	401eb0 <strchr@plt>
  4055e4:	cbz	x0, 4055fc <ferror@plt+0x363c>
  4055e8:	add	x8, x19, x23
  4055ec:	add	x8, x8, #0x2
  4055f0:	str	x8, [x20]
  4055f4:	mov	x19, x24
  4055f8:	b	405604 <ferror@plt+0x3644>
  4055fc:	str	x19, [x20]
  405600:	mov	x19, xzr
  405604:	mov	x0, x19
  405608:	ldp	x20, x19, [sp, #80]
  40560c:	ldp	x22, x21, [sp, #64]
  405610:	ldp	x24, x23, [sp, #48]
  405614:	ldp	x26, x25, [sp, #32]
  405618:	ldp	x29, x30, [sp, #16]
  40561c:	add	sp, sp, #0x60
  405620:	ret
  405624:	stp	x29, x30, [sp, #-32]!
  405628:	str	x19, [sp, #16]
  40562c:	mov	x19, x0
  405630:	mov	x29, sp
  405634:	mov	x0, x19
  405638:	bl	401d00 <fgetc@plt>
  40563c:	cmp	w0, #0xa
  405640:	b.eq	405654 <ferror@plt+0x3694>  // b.none
  405644:	cmn	w0, #0x1
  405648:	b.ne	405634 <ferror@plt+0x3674>  // b.any
  40564c:	mov	w0, #0x1                   	// #1
  405650:	b	405658 <ferror@plt+0x3698>
  405654:	mov	w0, wzr
  405658:	ldr	x19, [sp, #16]
  40565c:	ldp	x29, x30, [sp], #32
  405660:	ret
  405664:	sub	sp, sp, #0xd0
  405668:	stp	x29, x30, [sp, #144]
  40566c:	str	x23, [sp, #160]
  405670:	stp	x22, x21, [sp, #176]
  405674:	stp	x20, x19, [sp, #192]
  405678:	add	x29, sp, #0x90
  40567c:	stp	xzr, xzr, [sp]
  405680:	cbz	x0, 405ae8 <ferror@plt+0x3b28>
  405684:	mov	x19, x1
  405688:	cbz	x1, 405b08 <ferror@plt+0x3b48>
  40568c:	mov	x20, x0
  405690:	mov	x0, xzr
  405694:	bl	401c80 <time@plt>
  405698:	str	x0, [x29, #24]
  40569c:	add	x0, x29, #0x18
  4056a0:	sub	x1, x29, #0x40
  4056a4:	bl	401bb0 <localtime_r@plt>
  4056a8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4056ac:	mov	w21, #0xffffffff            	// #-1
  4056b0:	add	x1, x1, #0xf60
  4056b4:	mov	x0, x20
  4056b8:	stur	w21, [x29, #-32]
  4056bc:	bl	401e10 <strcmp@plt>
  4056c0:	cbz	w0, 405760 <ferror@plt+0x37a0>
  4056c4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4056c8:	add	x1, x1, #0xf64
  4056cc:	mov	x0, x20
  4056d0:	bl	401e10 <strcmp@plt>
  4056d4:	cbz	w0, 405728 <ferror@plt+0x3768>
  4056d8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4056dc:	add	x1, x1, #0xf6a
  4056e0:	mov	x0, x20
  4056e4:	bl	401e10 <strcmp@plt>
  4056e8:	cbz	w0, 405734 <ferror@plt+0x3774>
  4056ec:	adrp	x1, 406000 <ferror@plt+0x4040>
  4056f0:	add	x1, x1, #0xf74
  4056f4:	mov	x0, x20
  4056f8:	bl	401e10 <strcmp@plt>
  4056fc:	cbz	w0, 405748 <ferror@plt+0x3788>
  405700:	ldrb	w8, [x20]
  405704:	cmp	w8, #0x2d
  405708:	b.eq	4057a8 <ferror@plt+0x37e8>  // b.none
  40570c:	cmp	w8, #0x2b
  405710:	b.ne	4057c0 <ferror@plt+0x3800>  // b.any
  405714:	add	x0, x20, #0x1
  405718:	add	x1, sp, #0x8
  40571c:	bl	405b28 <ferror@plt+0x3b68>
  405720:	tbz	w0, #31, 40575c <ferror@plt+0x379c>
  405724:	b	4057b8 <ferror@plt+0x37f8>
  405728:	stur	xzr, [x29, #-60]
  40572c:	stur	wzr, [x29, #-64]
  405730:	b	40575c <ferror@plt+0x379c>
  405734:	ldur	w8, [x29, #-52]
  405738:	stur	xzr, [x29, #-60]
  40573c:	stur	wzr, [x29, #-64]
  405740:	sub	w8, w8, #0x1
  405744:	b	405758 <ferror@plt+0x3798>
  405748:	ldur	w8, [x29, #-52]
  40574c:	stur	xzr, [x29, #-60]
  405750:	stur	wzr, [x29, #-64]
  405754:	add	w8, w8, #0x1
  405758:	stur	w8, [x29, #-52]
  40575c:	mov	w21, #0xffffffff            	// #-1
  405760:	sub	x0, x29, #0x40
  405764:	bl	401da0 <mktime@plt>
  405768:	cmn	x0, #0x1
  40576c:	str	x0, [x29, #24]
  405770:	b.eq	405a84 <ferror@plt+0x3ac4>  // b.none
  405774:	tbnz	w21, #31, 405784 <ferror@plt+0x37c4>
  405778:	ldur	w8, [x29, #-40]
  40577c:	cmp	w8, w21
  405780:	b.ne	405a84 <ferror@plt+0x3ac4>  // b.any
  405784:	ldp	x9, x8, [sp]
  405788:	mov	w10, #0x4240                	// #16960
  40578c:	movk	w10, #0xf, lsl #16
  405790:	mov	w20, wzr
  405794:	madd	x8, x0, x10, x8
  405798:	subs	x8, x8, x9
  40579c:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4057a0:	str	x8, [x19]
  4057a4:	b	405a88 <ferror@plt+0x3ac8>
  4057a8:	add	x0, x20, #0x1
  4057ac:	mov	x1, sp
  4057b0:	bl	405b28 <ferror@plt+0x3b68>
  4057b4:	tbz	w0, #31, 40575c <ferror@plt+0x379c>
  4057b8:	mov	w20, w0
  4057bc:	b	405a88 <ferror@plt+0x3ac8>
  4057c0:	mov	x0, x20
  4057c4:	bl	401b10 <strlen@plt>
  4057c8:	cmp	x0, #0x3
  4057cc:	b.ls	4057e8 <ferror@plt+0x3828>  // b.plast
  4057d0:	add	x8, x20, x0
  4057d4:	ldur	w8, [x8, #-4]
  4057d8:	mov	w9, #0x6120                	// #24864
  4057dc:	movk	w9, #0x6f67, lsl #16
  4057e0:	cmp	w8, w9
  4057e4:	b.eq	405aa4 <ferror@plt+0x3ae4>  // b.none
  4057e8:	adrp	x23, 417000 <ferror@plt+0x15040>
  4057ec:	mov	x22, xzr
  4057f0:	add	x23, x23, #0xb48
  4057f4:	b	405804 <ferror@plt+0x3844>
  4057f8:	add	x22, x22, #0x10
  4057fc:	cmp	x22, #0xe0
  405800:	b.eq	405850 <ferror@plt+0x3890>  // b.none
  405804:	ldr	x21, [x23, x22]
  405808:	mov	x0, x21
  40580c:	bl	401b10 <strlen@plt>
  405810:	cbz	x0, 4057f8 <ferror@plt+0x3838>
  405814:	mov	x2, x0
  405818:	mov	x0, x20
  40581c:	mov	x1, x21
  405820:	bl	401e70 <strncasecmp@plt>
  405824:	cbnz	w0, 4057f8 <ferror@plt+0x3838>
  405828:	mov	x0, x21
  40582c:	bl	401b10 <strlen@plt>
  405830:	ldrb	w8, [x20, x0]
  405834:	cmp	w8, #0x20
  405838:	b.ne	4057f8 <ferror@plt+0x3838>  // b.any
  40583c:	add	x8, x23, x22
  405840:	ldr	w21, [x8, #8]
  405844:	add	x8, x0, x20
  405848:	add	x20, x8, #0x1
  40584c:	b	405854 <ferror@plt+0x3894>
  405850:	mov	w21, #0xffffffff            	// #-1
  405854:	ldp	q0, q1, [x29, #-64]
  405858:	ldur	q2, [x29, #-32]
  40585c:	ldur	x8, [x29, #-16]
  405860:	adrp	x1, 406000 <ferror@plt+0x4040>
  405864:	add	x1, x1, #0xf82
  405868:	sub	x2, x29, #0x40
  40586c:	mov	x0, x20
  405870:	stp	q0, q1, [sp, #16]
  405874:	str	q2, [sp, #48]
  405878:	str	x8, [sp, #64]
  40587c:	bl	401c20 <strptime@plt>
  405880:	cbz	x0, 40588c <ferror@plt+0x38cc>
  405884:	ldrb	w8, [x0]
  405888:	cbz	w8, 405760 <ferror@plt+0x37a0>
  40588c:	ldp	q0, q1, [sp, #16]
  405890:	ldr	q2, [sp, #48]
  405894:	ldr	x8, [sp, #64]
  405898:	adrp	x1, 406000 <ferror@plt+0x4040>
  40589c:	add	x1, x1, #0xf94
  4058a0:	sub	x2, x29, #0x40
  4058a4:	mov	x0, x20
  4058a8:	stp	q0, q1, [x29, #-64]
  4058ac:	stur	q2, [x29, #-32]
  4058b0:	stur	x8, [x29, #-16]
  4058b4:	bl	401c20 <strptime@plt>
  4058b8:	cbz	x0, 4058c4 <ferror@plt+0x3904>
  4058bc:	ldrb	w8, [x0]
  4058c0:	cbz	w8, 405760 <ferror@plt+0x37a0>
  4058c4:	ldp	q0, q1, [sp, #16]
  4058c8:	ldr	q2, [sp, #48]
  4058cc:	ldr	x8, [sp, #64]
  4058d0:	adrp	x1, 406000 <ferror@plt+0x4040>
  4058d4:	add	x1, x1, #0xfa6
  4058d8:	sub	x2, x29, #0x40
  4058dc:	mov	x0, x20
  4058e0:	stp	q0, q1, [x29, #-64]
  4058e4:	stur	q2, [x29, #-32]
  4058e8:	stur	x8, [x29, #-16]
  4058ec:	bl	401c20 <strptime@plt>
  4058f0:	cbz	x0, 4058fc <ferror@plt+0x393c>
  4058f4:	ldrb	w8, [x0]
  4058f8:	cbz	w8, 405760 <ferror@plt+0x37a0>
  4058fc:	ldp	q0, q1, [sp, #16]
  405900:	ldr	q2, [sp, #48]
  405904:	ldr	x8, [sp, #64]
  405908:	adrp	x1, 406000 <ferror@plt+0x4040>
  40590c:	add	x1, x1, #0xfb8
  405910:	sub	x2, x29, #0x40
  405914:	mov	x0, x20
  405918:	stp	q0, q1, [x29, #-64]
  40591c:	stur	q2, [x29, #-32]
  405920:	stur	x8, [x29, #-16]
  405924:	bl	401c20 <strptime@plt>
  405928:	cbz	x0, 405934 <ferror@plt+0x3974>
  40592c:	ldrb	w8, [x0]
  405930:	cbz	w8, 405ad8 <ferror@plt+0x3b18>
  405934:	ldp	q0, q1, [sp, #16]
  405938:	ldr	q2, [sp, #48]
  40593c:	ldr	x8, [sp, #64]
  405940:	adrp	x1, 406000 <ferror@plt+0x4040>
  405944:	add	x1, x1, #0xfc7
  405948:	sub	x2, x29, #0x40
  40594c:	mov	x0, x20
  405950:	stp	q0, q1, [x29, #-64]
  405954:	stur	q2, [x29, #-32]
  405958:	stur	x8, [x29, #-16]
  40595c:	bl	401c20 <strptime@plt>
  405960:	cbz	x0, 40596c <ferror@plt+0x39ac>
  405964:	ldrb	w8, [x0]
  405968:	cbz	w8, 405ad8 <ferror@plt+0x3b18>
  40596c:	ldp	q0, q1, [sp, #16]
  405970:	ldr	q2, [sp, #48]
  405974:	ldr	x8, [sp, #64]
  405978:	adrp	x1, 406000 <ferror@plt+0x4040>
  40597c:	add	x1, x1, #0xfd6
  405980:	sub	x2, x29, #0x40
  405984:	mov	x0, x20
  405988:	stp	q0, q1, [x29, #-64]
  40598c:	stur	q2, [x29, #-32]
  405990:	stur	x8, [x29, #-16]
  405994:	bl	401c20 <strptime@plt>
  405998:	cbz	x0, 4059a4 <ferror@plt+0x39e4>
  40599c:	ldrb	w8, [x0]
  4059a0:	cbz	w8, 405ad4 <ferror@plt+0x3b14>
  4059a4:	ldp	q0, q1, [sp, #16]
  4059a8:	ldr	q2, [sp, #48]
  4059ac:	ldr	x8, [sp, #64]
  4059b0:	adrp	x1, 406000 <ferror@plt+0x4040>
  4059b4:	add	x1, x1, #0xfdf
  4059b8:	sub	x2, x29, #0x40
  4059bc:	mov	x0, x20
  4059c0:	stp	q0, q1, [x29, #-64]
  4059c4:	stur	q2, [x29, #-32]
  4059c8:	stur	x8, [x29, #-16]
  4059cc:	bl	401c20 <strptime@plt>
  4059d0:	cbz	x0, 4059dc <ferror@plt+0x3a1c>
  4059d4:	ldrb	w8, [x0]
  4059d8:	cbz	w8, 405ad4 <ferror@plt+0x3b14>
  4059dc:	ldp	q0, q1, [sp, #16]
  4059e0:	ldr	q2, [sp, #48]
  4059e4:	ldr	x8, [sp, #64]
  4059e8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4059ec:	add	x1, x1, #0xf9d
  4059f0:	sub	x2, x29, #0x40
  4059f4:	mov	x0, x20
  4059f8:	stp	q0, q1, [x29, #-64]
  4059fc:	stur	q2, [x29, #-32]
  405a00:	stur	x8, [x29, #-16]
  405a04:	bl	401c20 <strptime@plt>
  405a08:	cbz	x0, 405a14 <ferror@plt+0x3a54>
  405a0c:	ldrb	w8, [x0]
  405a10:	cbz	w8, 405760 <ferror@plt+0x37a0>
  405a14:	ldp	q0, q1, [sp, #16]
  405a18:	ldr	q2, [sp, #48]
  405a1c:	ldr	x8, [sp, #64]
  405a20:	adrp	x1, 406000 <ferror@plt+0x4040>
  405a24:	add	x1, x1, #0xfd0
  405a28:	sub	x2, x29, #0x40
  405a2c:	mov	x0, x20
  405a30:	stp	q0, q1, [x29, #-64]
  405a34:	stur	q2, [x29, #-32]
  405a38:	stur	x8, [x29, #-16]
  405a3c:	bl	401c20 <strptime@plt>
  405a40:	cbz	x0, 405a4c <ferror@plt+0x3a8c>
  405a44:	ldrb	w8, [x0]
  405a48:	cbz	w8, 405ad8 <ferror@plt+0x3b18>
  405a4c:	ldp	q0, q1, [sp, #16]
  405a50:	ldr	q2, [sp, #48]
  405a54:	ldr	x8, [sp, #64]
  405a58:	adrp	x1, 406000 <ferror@plt+0x4040>
  405a5c:	add	x1, x1, #0xfe8
  405a60:	sub	x2, x29, #0x40
  405a64:	mov	x0, x20
  405a68:	stp	q0, q1, [x29, #-64]
  405a6c:	stur	q2, [x29, #-32]
  405a70:	stur	x8, [x29, #-16]
  405a74:	bl	401c20 <strptime@plt>
  405a78:	cbz	x0, 405a84 <ferror@plt+0x3ac4>
  405a7c:	ldrb	w8, [x0]
  405a80:	cbz	w8, 405ad8 <ferror@plt+0x3b18>
  405a84:	mov	w20, #0xffffffea            	// #-22
  405a88:	mov	w0, w20
  405a8c:	ldp	x20, x19, [sp, #192]
  405a90:	ldp	x22, x21, [sp, #176]
  405a94:	ldr	x23, [sp, #160]
  405a98:	ldp	x29, x30, [sp, #144]
  405a9c:	add	sp, sp, #0xd0
  405aa0:	ret
  405aa4:	sub	x1, x0, #0x4
  405aa8:	mov	x0, x20
  405aac:	bl	401e90 <strndup@plt>
  405ab0:	cbz	x0, 405ae0 <ferror@plt+0x3b20>
  405ab4:	mov	x1, sp
  405ab8:	mov	x21, x0
  405abc:	bl	405b28 <ferror@plt+0x3b68>
  405ac0:	mov	w20, w0
  405ac4:	mov	x0, x21
  405ac8:	bl	401e50 <free@plt>
  405acc:	tbz	w20, #31, 40575c <ferror@plt+0x379c>
  405ad0:	b	405a88 <ferror@plt+0x3ac8>
  405ad4:	stur	xzr, [x29, #-60]
  405ad8:	stur	wzr, [x29, #-64]
  405adc:	b	405760 <ferror@plt+0x37a0>
  405ae0:	mov	w20, #0xfffffff4            	// #-12
  405ae4:	b	405a88 <ferror@plt+0x3ac8>
  405ae8:	adrp	x0, 406000 <ferror@plt+0x4040>
  405aec:	adrp	x1, 406000 <ferror@plt+0x4040>
  405af0:	adrp	x3, 406000 <ferror@plt+0x4040>
  405af4:	add	x0, x0, #0xf1d
  405af8:	add	x1, x1, #0xf1f
  405afc:	add	x3, x3, #0xf2f
  405b00:	mov	w2, #0xc4                  	// #196
  405b04:	bl	401f60 <__assert_fail@plt>
  405b08:	adrp	x0, 406000 <ferror@plt+0x4040>
  405b0c:	adrp	x1, 406000 <ferror@plt+0x4040>
  405b10:	adrp	x3, 406000 <ferror@plt+0x4040>
  405b14:	add	x0, x0, #0xf5b
  405b18:	add	x1, x1, #0xf1f
  405b1c:	add	x3, x3, #0xf2f
  405b20:	mov	w2, #0xc5                  	// #197
  405b24:	bl	401f60 <__assert_fail@plt>
  405b28:	sub	sp, sp, #0x80
  405b2c:	stp	x29, x30, [sp, #32]
  405b30:	stp	x28, x27, [sp, #48]
  405b34:	stp	x26, x25, [sp, #64]
  405b38:	stp	x24, x23, [sp, #80]
  405b3c:	stp	x22, x21, [sp, #96]
  405b40:	stp	x20, x19, [sp, #112]
  405b44:	add	x29, sp, #0x20
  405b48:	cbz	x0, 405d18 <ferror@plt+0x3d58>
  405b4c:	mov	x19, x1
  405b50:	cbz	x1, 405d38 <ferror@plt+0x3d78>
  405b54:	adrp	x1, 407000 <ferror@plt+0x5040>
  405b58:	add	x1, x1, #0xab
  405b5c:	mov	x20, x0
  405b60:	bl	401ea0 <strspn@plt>
  405b64:	add	x24, x20, x0
  405b68:	ldrb	w8, [x24]
  405b6c:	cbz	w8, 405ce4 <ferror@plt+0x3d24>
  405b70:	str	x19, [sp, #8]
  405b74:	bl	401f70 <__errno_location@plt>
  405b78:	adrp	x26, 407000 <ferror@plt+0x5040>
  405b7c:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  405b80:	mov	x20, x0
  405b84:	mov	x19, xzr
  405b88:	add	x26, x26, #0xab
  405b8c:	movk	x28, #0xcccd
  405b90:	sub	x1, x29, #0x8
  405b94:	mov	w2, #0xa                   	// #10
  405b98:	mov	x0, x24
  405b9c:	str	wzr, [x20]
  405ba0:	bl	401b70 <strtoll@plt>
  405ba4:	ldr	w8, [x20]
  405ba8:	cmp	w8, #0x1
  405bac:	b.ge	405d08 <ferror@plt+0x3d48>  // b.tcont
  405bb0:	mov	x22, x0
  405bb4:	tbnz	x0, #63, 405d10 <ferror@plt+0x3d50>
  405bb8:	ldur	x23, [x29, #-8]
  405bbc:	str	x19, [sp, #16]
  405bc0:	ldrb	w8, [x23]
  405bc4:	cmp	w8, #0x2e
  405bc8:	b.ne	405c0c <ferror@plt+0x3c4c>  // b.any
  405bcc:	add	x25, x23, #0x1
  405bd0:	sub	x1, x29, #0x8
  405bd4:	mov	w2, #0xa                   	// #10
  405bd8:	mov	x0, x25
  405bdc:	str	wzr, [x20]
  405be0:	bl	401b70 <strtoll@plt>
  405be4:	ldr	w8, [x20]
  405be8:	cmp	w8, #0x1
  405bec:	b.ge	405d08 <ferror@plt+0x3d48>  // b.tcont
  405bf0:	mov	x24, x0
  405bf4:	tbnz	x0, #63, 405d10 <ferror@plt+0x3d50>
  405bf8:	ldur	x23, [x29, #-8]
  405bfc:	cmp	x23, x25
  405c00:	b.eq	405ce4 <ferror@plt+0x3d24>  // b.none
  405c04:	sub	w21, w23, w25
  405c08:	b	405c1c <ferror@plt+0x3c5c>
  405c0c:	cmp	x23, x24
  405c10:	b.eq	405ce4 <ferror@plt+0x3d24>  // b.none
  405c14:	mov	x24, xzr
  405c18:	mov	w21, wzr
  405c1c:	mov	x0, x23
  405c20:	mov	x1, x26
  405c24:	bl	401ea0 <strspn@plt>
  405c28:	adrp	x19, 417000 <ferror@plt+0x15040>
  405c2c:	mov	x27, xzr
  405c30:	add	x25, x23, x0
  405c34:	add	x19, x19, #0xc30
  405c38:	stur	x25, [x29, #-8]
  405c3c:	b	405c50 <ferror@plt+0x3c90>
  405c40:	add	x27, x27, #0x1
  405c44:	cmp	x27, #0x1c
  405c48:	add	x19, x19, #0x10
  405c4c:	b.eq	405ce4 <ferror@plt+0x3d24>  // b.none
  405c50:	ldur	x26, [x19, #-8]
  405c54:	mov	x0, x26
  405c58:	bl	401b10 <strlen@plt>
  405c5c:	cbz	x23, 405c40 <ferror@plt+0x3c80>
  405c60:	mov	x2, x0
  405c64:	cbz	x0, 405c40 <ferror@plt+0x3c80>
  405c68:	mov	x0, x25
  405c6c:	mov	x1, x26
  405c70:	bl	401cd0 <strncmp@plt>
  405c74:	cbnz	w0, 405c40 <ferror@plt+0x3c80>
  405c78:	ldr	x19, [x19]
  405c7c:	mul	x24, x19, x24
  405c80:	cbz	w21, 405c94 <ferror@plt+0x3cd4>
  405c84:	umulh	x8, x24, x28
  405c88:	subs	w21, w21, #0x1
  405c8c:	lsr	x24, x8, #3
  405c90:	b.ne	405c84 <ferror@plt+0x3cc4>  // b.any
  405c94:	cmp	w27, #0x1c
  405c98:	b.cs	405ce4 <ferror@plt+0x3d24>  // b.hs, b.nlast
  405c9c:	mov	x0, x26
  405ca0:	bl	401b10 <strlen@plt>
  405ca4:	ldr	x8, [sp, #16]
  405ca8:	adrp	x26, 407000 <ferror@plt+0x5040>
  405cac:	add	x23, x25, x0
  405cb0:	add	x26, x26, #0xab
  405cb4:	madd	x8, x19, x22, x8
  405cb8:	mov	x0, x23
  405cbc:	mov	x1, x26
  405cc0:	add	x19, x8, x24
  405cc4:	bl	401ea0 <strspn@plt>
  405cc8:	add	x24, x23, x0
  405ccc:	ldrb	w8, [x24]
  405cd0:	cbnz	w8, 405b90 <ferror@plt+0x3bd0>
  405cd4:	ldr	x8, [sp, #8]
  405cd8:	mov	w0, wzr
  405cdc:	str	x19, [x8]
  405ce0:	b	405ce8 <ferror@plt+0x3d28>
  405ce4:	mov	w0, #0xffffffea            	// #-22
  405ce8:	ldp	x20, x19, [sp, #112]
  405cec:	ldp	x22, x21, [sp, #96]
  405cf0:	ldp	x24, x23, [sp, #80]
  405cf4:	ldp	x26, x25, [sp, #64]
  405cf8:	ldp	x28, x27, [sp, #48]
  405cfc:	ldp	x29, x30, [sp, #32]
  405d00:	add	sp, sp, #0x80
  405d04:	ret
  405d08:	neg	w0, w8
  405d0c:	b	405ce8 <ferror@plt+0x3d28>
  405d10:	mov	w0, #0xffffffde            	// #-34
  405d14:	b	405ce8 <ferror@plt+0x3d28>
  405d18:	adrp	x0, 406000 <ferror@plt+0x4040>
  405d1c:	adrp	x1, 406000 <ferror@plt+0x4040>
  405d20:	adrp	x3, 407000 <ferror@plt+0x5040>
  405d24:	add	x0, x0, #0xf1d
  405d28:	add	x1, x1, #0xf1f
  405d2c:	add	x3, x3, #0x85
  405d30:	mov	w2, #0x4d                  	// #77
  405d34:	bl	401f60 <__assert_fail@plt>
  405d38:	adrp	x0, 406000 <ferror@plt+0x4040>
  405d3c:	adrp	x1, 406000 <ferror@plt+0x4040>
  405d40:	adrp	x3, 407000 <ferror@plt+0x5040>
  405d44:	add	x0, x0, #0xf5b
  405d48:	add	x1, x1, #0xf1f
  405d4c:	add	x3, x3, #0x85
  405d50:	mov	w2, #0x4e                  	// #78
  405d54:	bl	401f60 <__assert_fail@plt>
  405d58:	ldr	w8, [x0, #32]
  405d5c:	tbnz	w8, #31, 405d68 <ferror@plt+0x3da8>
  405d60:	ldr	w0, [x0, #40]
  405d64:	ret
  405d68:	mov	w0, wzr
  405d6c:	ret
  405d70:	sub	sp, sp, #0x70
  405d74:	stp	x22, x21, [sp, #80]
  405d78:	stp	x20, x19, [sp, #96]
  405d7c:	mov	x20, x3
  405d80:	mov	x21, x2
  405d84:	mov	w22, w1
  405d88:	mov	x19, x0
  405d8c:	stp	x29, x30, [sp, #64]
  405d90:	add	x29, sp, #0x40
  405d94:	tbnz	w1, #6, 405dc4 <ferror@plt+0x3e04>
  405d98:	add	x1, sp, #0x8
  405d9c:	mov	x0, x19
  405da0:	bl	401bb0 <localtime_r@plt>
  405da4:	cbz	x0, 405dd4 <ferror@plt+0x3e14>
  405da8:	ldr	x1, [x19, #8]
  405dac:	add	x0, sp, #0x8
  405db0:	mov	w2, w22
  405db4:	mov	x3, x21
  405db8:	mov	x4, x20
  405dbc:	bl	405e04 <ferror@plt+0x3e44>
  405dc0:	b	405df0 <ferror@plt+0x3e30>
  405dc4:	add	x1, sp, #0x8
  405dc8:	mov	x0, x19
  405dcc:	bl	401d20 <gmtime_r@plt>
  405dd0:	cbnz	x0, 405da8 <ferror@plt+0x3de8>
  405dd4:	adrp	x1, 406000 <ferror@plt+0x4040>
  405dd8:	add	x1, x1, #0xff5
  405ddc:	mov	w2, #0x5                   	// #5
  405de0:	bl	401f20 <dcgettext@plt>
  405de4:	ldr	x1, [x19]
  405de8:	bl	401ef0 <warnx@plt>
  405dec:	mov	w0, #0xffffffff            	// #-1
  405df0:	ldp	x20, x19, [sp, #96]
  405df4:	ldp	x22, x21, [sp, #80]
  405df8:	ldp	x29, x30, [sp, #64]
  405dfc:	add	sp, sp, #0x70
  405e00:	ret
  405e04:	stp	x29, x30, [sp, #-64]!
  405e08:	str	x23, [sp, #16]
  405e0c:	stp	x22, x21, [sp, #32]
  405e10:	stp	x20, x19, [sp, #48]
  405e14:	mov	x19, x4
  405e18:	mov	x20, x3
  405e1c:	mov	w22, w2
  405e20:	mov	x23, x1
  405e24:	mov	x21, x0
  405e28:	mov	x29, sp
  405e2c:	tbnz	w2, #0, 405e68 <ferror@plt+0x3ea8>
  405e30:	tbz	w22, #1, 405eac <ferror@plt+0x3eec>
  405e34:	ldp	w4, w3, [x21, #4]
  405e38:	ldr	w5, [x21]
  405e3c:	adrp	x2, 407000 <ferror@plt+0x5040>
  405e40:	add	x2, x2, #0xbf
  405e44:	mov	x0, x20
  405e48:	mov	x1, x19
  405e4c:	bl	401c30 <snprintf@plt>
  405e50:	tbnz	w0, #31, 405fac <ferror@plt+0x3fec>
  405e54:	mov	w8, w0
  405e58:	subs	x19, x19, x8
  405e5c:	b.cc	405fac <ferror@plt+0x3fec>  // b.lo, b.ul, b.last
  405e60:	add	x20, x20, x8
  405e64:	b	405eac <ferror@plt+0x3eec>
  405e68:	ldp	w9, w8, [x21, #16]
  405e6c:	ldr	w5, [x21, #12]
  405e70:	adrp	x2, 407000 <ferror@plt+0x5040>
  405e74:	sxtw	x8, w8
  405e78:	add	x3, x8, #0x76c
  405e7c:	add	w4, w9, #0x1
  405e80:	add	x2, x2, #0xb0
  405e84:	mov	x0, x20
  405e88:	mov	x1, x19
  405e8c:	bl	401c30 <snprintf@plt>
  405e90:	tbnz	w0, #31, 405fac <ferror@plt+0x3fec>
  405e94:	mov	w8, w0
  405e98:	cmp	x8, x19
  405e9c:	b.hi	405fac <ferror@plt+0x3fec>  // b.pmore
  405ea0:	sub	x19, x19, x8
  405ea4:	add	x20, x20, x8
  405ea8:	tbnz	w22, #1, 405f00 <ferror@plt+0x3f40>
  405eac:	tbnz	w22, #3, 405ec0 <ferror@plt+0x3f00>
  405eb0:	tbz	w22, #4, 405eec <ferror@plt+0x3f2c>
  405eb4:	adrp	x2, 407000 <ferror@plt+0x5040>
  405eb8:	add	x2, x2, #0xd5
  405ebc:	b	405ec8 <ferror@plt+0x3f08>
  405ec0:	adrp	x2, 407000 <ferror@plt+0x5040>
  405ec4:	add	x2, x2, #0xce
  405ec8:	mov	x0, x20
  405ecc:	mov	x1, x19
  405ed0:	mov	x3, x23
  405ed4:	bl	401c30 <snprintf@plt>
  405ed8:	tbnz	w0, #31, 405fac <ferror@plt+0x3fec>
  405edc:	mov	w8, w0
  405ee0:	subs	x19, x19, x8
  405ee4:	b.cc	405fac <ferror@plt+0x3fec>  // b.lo, b.ul, b.last
  405ee8:	add	x20, x20, x8
  405eec:	tbz	w22, #2, 405fa4 <ferror@plt+0x3fe4>
  405ef0:	ldr	w8, [x21, #32]
  405ef4:	tbnz	w8, #31, 405f20 <ferror@plt+0x3f60>
  405ef8:	ldr	w8, [x21, #40]
  405efc:	b	405f24 <ferror@plt+0x3f64>
  405f00:	cbz	x19, 405fac <ferror@plt+0x3fec>
  405f04:	tst	w22, #0x20
  405f08:	mov	w8, #0x54                  	// #84
  405f0c:	mov	w9, #0x20                  	// #32
  405f10:	csel	w8, w9, w8, eq  // eq = none
  405f14:	strb	w8, [x20], #1
  405f18:	sub	x19, x19, #0x1
  405f1c:	b	405e34 <ferror@plt+0x3e74>
  405f20:	mov	w8, wzr
  405f24:	mov	w9, #0x8889                	// #34953
  405f28:	movk	w9, #0x8888, lsl #16
  405f2c:	mov	w10, #0xb3c5                	// #46021
  405f30:	movk	w10, #0x91a2, lsl #16
  405f34:	smull	x11, w8, w9
  405f38:	smull	x10, w8, w10
  405f3c:	lsr	x11, x11, #32
  405f40:	lsr	x10, x10, #32
  405f44:	add	w11, w11, w8
  405f48:	add	w8, w10, w8
  405f4c:	asr	w10, w11, #5
  405f50:	add	w10, w10, w11, lsr #31
  405f54:	asr	w11, w8, #11
  405f58:	add	w3, w11, w8, lsr #31
  405f5c:	smull	x8, w10, w9
  405f60:	lsr	x8, x8, #32
  405f64:	add	w8, w8, w10
  405f68:	asr	w9, w8, #5
  405f6c:	add	w8, w9, w8, lsr #31
  405f70:	mov	w9, #0x3c                  	// #60
  405f74:	msub	w8, w8, w9, w10
  405f78:	cmp	w8, #0x0
  405f7c:	adrp	x2, 407000 <ferror@plt+0x5040>
  405f80:	cneg	w4, w8, mi  // mi = first
  405f84:	add	x2, x2, #0xdc
  405f88:	mov	x0, x20
  405f8c:	mov	x1, x19
  405f90:	bl	401c30 <snprintf@plt>
  405f94:	tbnz	w0, #31, 405fac <ferror@plt+0x3fec>
  405f98:	sxtw	x8, w0
  405f9c:	cmp	x19, x8
  405fa0:	b.cc	405fac <ferror@plt+0x3fec>  // b.lo, b.ul, b.last
  405fa4:	mov	w0, wzr
  405fa8:	b	405fc8 <ferror@plt+0x4008>
  405fac:	adrp	x1, 407000 <ferror@plt+0x5040>
  405fb0:	add	x1, x1, #0xe7
  405fb4:	mov	w2, #0x5                   	// #5
  405fb8:	mov	x0, xzr
  405fbc:	bl	401f20 <dcgettext@plt>
  405fc0:	bl	401ef0 <warnx@plt>
  405fc4:	mov	w0, #0xffffffff            	// #-1
  405fc8:	ldp	x20, x19, [sp, #48]
  405fcc:	ldp	x22, x21, [sp, #32]
  405fd0:	ldr	x23, [sp, #16]
  405fd4:	ldp	x29, x30, [sp], #64
  405fd8:	ret
  405fdc:	mov	x4, x3
  405fe0:	mov	x3, x2
  405fe4:	mov	w2, w1
  405fe8:	mov	x1, xzr
  405fec:	b	405e04 <ferror@plt+0x3e44>
  405ff0:	sub	sp, sp, #0x70
  405ff4:	stp	x22, x21, [sp, #80]
  405ff8:	stp	x20, x19, [sp, #96]
  405ffc:	mov	x20, x3
  406000:	mov	x21, x2
  406004:	mov	w22, w1
  406008:	mov	x19, x0
  40600c:	stp	x29, x30, [sp, #64]
  406010:	add	x29, sp, #0x40
  406014:	tbnz	w1, #6, 406044 <ferror@plt+0x4084>
  406018:	add	x1, sp, #0x8
  40601c:	mov	x0, x19
  406020:	bl	401bb0 <localtime_r@plt>
  406024:	cbz	x0, 406054 <ferror@plt+0x4094>
  406028:	add	x0, sp, #0x8
  40602c:	mov	x1, xzr
  406030:	mov	w2, w22
  406034:	mov	x3, x21
  406038:	mov	x4, x20
  40603c:	bl	405e04 <ferror@plt+0x3e44>
  406040:	b	406070 <ferror@plt+0x40b0>
  406044:	add	x1, sp, #0x8
  406048:	mov	x0, x19
  40604c:	bl	401d20 <gmtime_r@plt>
  406050:	cbnz	x0, 406028 <ferror@plt+0x4068>
  406054:	adrp	x1, 406000 <ferror@plt+0x4040>
  406058:	add	x1, x1, #0xff5
  40605c:	mov	w2, #0x5                   	// #5
  406060:	bl	401f20 <dcgettext@plt>
  406064:	mov	x1, x19
  406068:	bl	401ef0 <warnx@plt>
  40606c:	mov	w0, #0xffffffff            	// #-1
  406070:	ldp	x20, x19, [sp, #96]
  406074:	ldp	x22, x21, [sp, #80]
  406078:	ldp	x29, x30, [sp, #64]
  40607c:	add	sp, sp, #0x70
  406080:	ret
  406084:	sub	sp, sp, #0xb0
  406088:	stp	x29, x30, [sp, #112]
  40608c:	stp	x22, x21, [sp, #144]
  406090:	stp	x20, x19, [sp, #160]
  406094:	ldr	x8, [x1]
  406098:	str	x23, [sp, #128]
  40609c:	mov	x19, x4
  4060a0:	mov	x20, x3
  4060a4:	mov	w21, w2
  4060a8:	mov	x22, x1
  4060ac:	mov	x23, x0
  4060b0:	add	x29, sp, #0x70
  4060b4:	cbnz	x8, 4060c4 <ferror@plt+0x4104>
  4060b8:	mov	x0, x22
  4060bc:	mov	x1, xzr
  4060c0:	bl	401d10 <gettimeofday@plt>
  4060c4:	add	x1, sp, #0x38
  4060c8:	mov	x0, x23
  4060cc:	bl	401bb0 <localtime_r@plt>
  4060d0:	mov	x1, sp
  4060d4:	mov	x0, x22
  4060d8:	bl	401bb0 <localtime_r@plt>
  4060dc:	ldr	w10, [sp, #28]
  4060e0:	ldr	w11, [sp, #84]
  4060e4:	ldr	w8, [sp, #76]
  4060e8:	ldr	w9, [sp, #20]
  4060ec:	cmp	w11, w10
  4060f0:	b.ne	406134 <ferror@plt+0x4174>  // b.any
  4060f4:	cmp	w8, w9
  4060f8:	b.ne	406134 <ferror@plt+0x4174>  // b.any
  4060fc:	ldp	w4, w3, [sp, #60]
  406100:	adrp	x2, 407000 <ferror@plt+0x5040>
  406104:	add	x2, x2, #0xc4
  406108:	mov	x0, x20
  40610c:	mov	x1, x19
  406110:	bl	401c30 <snprintf@plt>
  406114:	mov	w8, w0
  406118:	mov	w0, #0xffffffff            	// #-1
  40611c:	tbnz	w8, #31, 406174 <ferror@plt+0x41b4>
  406120:	sxtw	x8, w8
  406124:	cmp	x8, x19
  406128:	b.hi	406174 <ferror@plt+0x41b4>  // b.pmore
  40612c:	mov	w0, wzr
  406130:	b	406174 <ferror@plt+0x41b4>
  406134:	adrp	x10, 407000 <ferror@plt+0x5040>
  406138:	adrp	x11, 407000 <ferror@plt+0x5040>
  40613c:	add	x10, x10, #0xf
  406140:	add	x11, x11, #0x1d
  406144:	tst	w21, #0x2
  406148:	adrp	x12, 407000 <ferror@plt+0x5040>
  40614c:	add	x12, x12, #0x1a
  406150:	csel	x10, x11, x10, eq  // eq = none
  406154:	cmp	w8, w9
  406158:	csel	x2, x10, x12, eq  // eq = none
  40615c:	add	x3, sp, #0x38
  406160:	mov	x0, x20
  406164:	mov	x1, x19
  406168:	bl	401bd0 <strftime@plt>
  40616c:	cmp	w0, #0x1
  406170:	csetm	w0, lt  // lt = tstop
  406174:	ldp	x20, x19, [sp, #160]
  406178:	ldp	x22, x21, [sp, #144]
  40617c:	ldr	x23, [sp, #128]
  406180:	ldp	x29, x30, [sp, #112]
  406184:	add	sp, sp, #0xb0
  406188:	ret
  40618c:	nop
  406190:	stp	x29, x30, [sp, #-64]!
  406194:	mov	x29, sp
  406198:	stp	x19, x20, [sp, #16]
  40619c:	adrp	x20, 417000 <ferror@plt+0x15040>
  4061a0:	add	x20, x20, #0xb40
  4061a4:	stp	x21, x22, [sp, #32]
  4061a8:	adrp	x21, 417000 <ferror@plt+0x15040>
  4061ac:	add	x21, x21, #0xb38
  4061b0:	sub	x20, x20, x21
  4061b4:	mov	w22, w0
  4061b8:	stp	x23, x24, [sp, #48]
  4061bc:	mov	x23, x1
  4061c0:	mov	x24, x2
  4061c4:	bl	401a90 <memcpy@plt-0x40>
  4061c8:	cmp	xzr, x20, asr #3
  4061cc:	b.eq	4061f8 <ferror@plt+0x4238>  // b.none
  4061d0:	asr	x20, x20, #3
  4061d4:	mov	x19, #0x0                   	// #0
  4061d8:	ldr	x3, [x21, x19, lsl #3]
  4061dc:	mov	x2, x24
  4061e0:	add	x19, x19, #0x1
  4061e4:	mov	x1, x23
  4061e8:	mov	w0, w22
  4061ec:	blr	x3
  4061f0:	cmp	x20, x19
  4061f4:	b.ne	4061d8 <ferror@plt+0x4218>  // b.any
  4061f8:	ldp	x19, x20, [sp, #16]
  4061fc:	ldp	x21, x22, [sp, #32]
  406200:	ldp	x23, x24, [sp, #48]
  406204:	ldp	x29, x30, [sp], #64
  406208:	ret
  40620c:	nop
  406210:	ret
  406214:	nop
  406218:	adrp	x2, 418000 <ferror@plt+0x16040>
  40621c:	mov	x1, #0x0                   	// #0
  406220:	ldr	x2, [x2, #648]
  406224:	b	401bf0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406228 <.fini>:
  406228:	stp	x29, x30, [sp, #-16]!
  40622c:	mov	x29, sp
  406230:	ldp	x29, x30, [sp], #16
  406234:	ret
