Vivado Simulator 2019.1
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataRam Content to file...
Saving InstRam Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/study/architecture/ustc_ca2021_lab/lab2/Simulation/testBench.v" Line 172
