{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 12:40:37 2011 " "Info: Processing started: Tue Dec 27 12:40:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tetris_test -c tetris_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tetris_test -c tetris_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "vga_select_module:U23\|hsync_out_r~latch " "Warning: Node \"vga_select_module:U23\|hsync_out_r~latch\" is a latch" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_select_module:U23\|vsync_out_r~latch " "Warning: Node \"vga_select_module:U23\|vsync_out_r~latch\" is a latch" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_select_module:U23\|green_out_r~latch " "Warning: Node \"vga_select_module:U23\|green_out_r~latch\" is a latch" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rst_n " "Info: Assuming node \"rst_n\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 27 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 register loading_happen:U15\|little_square_num_r\[0\] register loading_happen:U15\|enable_little_r\[264\] 2.378 ns " "Info: Slack time is 2.378 ns for clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" between source register \"loading_happen:U15\|little_square_num_r\[0\]\" and destination register \"loading_happen:U15\|enable_little_r\[264\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "44.2 MHz 22.622 ns " "Info: Fmax is 44.2 MHz (period= 22.622 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.722 ns + Largest register register " "Info: + Largest register to register requirement is 24.722 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.612 ns " "Info: + Latch edge is 22.612 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_module:U1\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_module:U1\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Source clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns + Largest " "Info: + Largest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 destination 2.457 ns + Shortest register " "Info: + Shortest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 2.457 ns loading_happen:U15\|enable_little_r\[264\] 3 REG LCFF_X28_Y10_N9 7 " "Info: 3: + IC(0.875 ns) + CELL(0.666 ns) = 2.457 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 7; REG Node = 'loading_happen:U15\|enable_little_r\[264\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|enable_little_r[264] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 27.11 % ) " "Info: Total cell delay = 0.666 ns ( 27.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.791 ns ( 72.89 % ) " "Info: Total interconnect delay = 1.791 ns ( 72.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|enable_little_r[264] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} loading_happen:U15|enable_little_r[264] {} } { 0.000ns 0.916ns 0.875ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 source 2.471 ns - Longest register " "Info: - Longest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to source register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 2.471 ns loading_happen:U15\|little_square_num_r\[0\] 3 REG LCFF_X22_Y8_N23 571 " "Info: 3: + IC(0.889 ns) + CELL(0.666 ns) = 2.471 ns; Loc. = LCFF_X22_Y8_N23; Fanout = 571; REG Node = 'loading_happen:U15\|little_square_num_r\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|little_square_num_r[0] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.95 % ) " "Info: Total cell delay = 0.666 ns ( 26.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.805 ns ( 73.05 % ) " "Info: Total interconnect delay = 1.805 ns ( 73.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|little_square_num_r[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} loading_happen:U15|little_square_num_r[0] {} } { 0.000ns 0.916ns 0.889ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|enable_little_r[264] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} loading_happen:U15|enable_little_r[264] {} } { 0.000ns 0.916ns 0.875ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|little_square_num_r[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} loading_happen:U15|little_square_num_r[0] {} } { 0.000ns 0.916ns 0.889ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|enable_little_r[264] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} loading_happen:U15|enable_little_r[264] {} } { 0.000ns 0.916ns 0.875ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|little_square_num_r[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} loading_happen:U15|little_square_num_r[0] {} } { 0.000ns 0.916ns 0.889ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.344 ns - Longest register register " "Info: - Longest register to register delay is 22.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loading_happen:U15\|little_square_num_r\[0\] 1 REG LCFF_X22_Y8_N23 571 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N23; Fanout = 571; REG Node = 'loading_happen:U15\|little_square_num_r\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loading_happen:U15|little_square_num_r[0] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.206 ns) 2.244 ns loading_happen:U15\|Mux23~428 2 COMB LCCOMB_X15_Y7_N16 2 " "Info: 2: + IC(2.038 ns) + CELL(0.206 ns) = 2.244 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux23~428'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { loading_happen:U15|little_square_num_r[0] loading_happen:U15|Mux23~428 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.206 ns) 3.984 ns loading_happen:U15\|Mux23~429 3 COMB LCCOMB_X19_Y4_N26 2 " "Info: 3: + IC(1.534 ns) + CELL(0.206 ns) = 3.984 ns; Loc. = LCCOMB_X19_Y4_N26; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux23~429'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { loading_happen:U15|Mux23~428 loading_happen:U15|Mux23~429 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.366 ns) 5.421 ns loading_happen:U15\|Mux23~430 4 COMB LCCOMB_X16_Y4_N16 2 " "Info: 4: + IC(1.071 ns) + CELL(0.366 ns) = 5.421 ns; Loc. = LCCOMB_X16_Y4_N16; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux23~430'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { loading_happen:U15|Mux23~429 loading_happen:U15|Mux23~430 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 6.175 ns loading_happen:U15\|Mux19~184 5 COMB LCCOMB_X16_Y4_N22 1 " "Info: 5: + IC(0.384 ns) + CELL(0.370 ns) = 6.175 ns; Loc. = LCCOMB_X16_Y4_N22; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux19~184'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { loading_happen:U15|Mux23~430 loading_happen:U15|Mux19~184 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.370 ns) 7.955 ns loading_happen:U15\|Mux19~185 6 COMB LCCOMB_X23_Y4_N8 2 " "Info: 6: + IC(1.410 ns) + CELL(0.370 ns) = 7.955 ns; Loc. = LCCOMB_X23_Y4_N8; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux19~185'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { loading_happen:U15|Mux19~184 loading_happen:U15|Mux19~185 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 8.710 ns loading_happen:U15\|Mux19~188 7 COMB LCCOMB_X23_Y4_N24 1 " "Info: 7: + IC(0.385 ns) + CELL(0.370 ns) = 8.710 ns; Loc. = LCCOMB_X23_Y4_N24; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux19~188'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { loading_happen:U15|Mux19~185 loading_happen:U15|Mux19~188 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 9.451 ns loading_happen:U15\|Mux19~194 8 COMB LCCOMB_X23_Y4_N14 1 " "Info: 8: + IC(0.371 ns) + CELL(0.370 ns) = 9.451 ns; Loc. = LCCOMB_X23_Y4_N14; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux19~194'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { loading_happen:U15|Mux19~188 loading_happen:U15|Mux19~194 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 10.195 ns loading_happen:U15\|Mux19~195 9 COMB LCCOMB_X23_Y4_N4 1 " "Info: 9: + IC(0.374 ns) + CELL(0.370 ns) = 10.195 ns; Loc. = LCCOMB_X23_Y4_N4; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux19~195'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { loading_happen:U15|Mux19~194 loading_happen:U15|Mux19~195 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 10.942 ns loading_happen:U15\|Mux19~196 10 COMB LCCOMB_X23_Y4_N22 29 " "Info: 10: + IC(0.377 ns) + CELL(0.370 ns) = 10.942 ns; Loc. = LCCOMB_X23_Y4_N22; Fanout = 29; COMB Node = 'loading_happen:U15\|Mux19~196'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { loading_happen:U15|Mux19~195 loading_happen:U15|Mux19~196 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.723 ns) + CELL(0.206 ns) 13.871 ns loading_happen:U15\|enable_little_r~6465 11 COMB LCCOMB_X13_Y10_N20 14 " "Info: 11: + IC(2.723 ns) + CELL(0.206 ns) = 13.871 ns; Loc. = LCCOMB_X13_Y10_N20; Fanout = 14; COMB Node = 'loading_happen:U15\|enable_little_r~6465'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { loading_happen:U15|Mux19~196 loading_happen:U15|enable_little_r~6465 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.370 ns) 14.987 ns loading_happen:U15\|enable_little_r~7811 12 COMB LCCOMB_X14_Y10_N14 26 " "Info: 12: + IC(0.746 ns) + CELL(0.370 ns) = 14.987 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 26; COMB Node = 'loading_happen:U15\|enable_little_r~7811'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { loading_happen:U15|enable_little_r~6465 loading_happen:U15|enable_little_r~7811 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.366 ns) 16.498 ns loading_happen:U15\|enable_little_r~8047 13 COMB LCCOMB_X13_Y13_N18 26 " "Info: 13: + IC(1.145 ns) + CELL(0.366 ns) = 16.498 ns; Loc. = LCCOMB_X13_Y13_N18; Fanout = 26; COMB Node = 'loading_happen:U15\|enable_little_r~8047'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { loading_happen:U15|enable_little_r~7811 loading_happen:U15|enable_little_r~8047 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.709 ns) + CELL(0.206 ns) 19.413 ns loading_happen:U15\|enable_little_r~10276 14 COMB LCCOMB_X28_Y10_N24 1 " "Info: 14: + IC(2.709 ns) + CELL(0.206 ns) = 19.413 ns; Loc. = LCCOMB_X28_Y10_N24; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10276'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { loading_happen:U15|enable_little_r~8047 loading_happen:U15|enable_little_r~10276 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.366 ns) 20.157 ns loading_happen:U15\|enable_little_r~10278 15 COMB LCCOMB_X28_Y10_N20 1 " "Info: 15: + IC(0.378 ns) + CELL(0.366 ns) = 20.157 ns; Loc. = LCCOMB_X28_Y10_N20; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10278'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { loading_happen:U15|enable_little_r~10276 loading_happen:U15|enable_little_r~10278 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 20.910 ns loading_happen:U15\|enable_little_r~10280 16 COMB LCCOMB_X28_Y10_N0 1 " "Info: 16: + IC(0.383 ns) + CELL(0.370 ns) = 20.910 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10280'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { loading_happen:U15|enable_little_r~10278 loading_happen:U15|enable_little_r~10280 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 21.477 ns loading_happen:U15\|enable_little_r\[264\]~10281 17 COMB LCCOMB_X28_Y10_N14 1 " "Info: 17: + IC(0.361 ns) + CELL(0.206 ns) = 21.477 ns; Loc. = LCCOMB_X28_Y10_N14; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r\[264\]~10281'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { loading_happen:U15|enable_little_r~10280 loading_happen:U15|enable_little_r[264]~10281 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 22.236 ns loading_happen:U15\|enable_little_r\[264\]~10282 18 COMB LCCOMB_X28_Y10_N8 1 " "Info: 18: + IC(0.389 ns) + CELL(0.370 ns) = 22.236 ns; Loc. = LCCOMB_X28_Y10_N8; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r\[264\]~10282'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { loading_happen:U15|enable_little_r[264]~10281 loading_happen:U15|enable_little_r[264]~10282 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 22.344 ns loading_happen:U15\|enable_little_r\[264\] 19 REG LCFF_X28_Y10_N9 7 " "Info: 19: + IC(0.000 ns) + CELL(0.108 ns) = 22.344 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 7; REG Node = 'loading_happen:U15\|enable_little_r\[264\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loading_happen:U15|enable_little_r[264]~10282 loading_happen:U15|enable_little_r[264] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.566 ns ( 24.91 % ) " "Info: Total cell delay = 5.566 ns ( 24.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.778 ns ( 75.09 % ) " "Info: Total interconnect delay = 16.778 ns ( 75.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.344 ns" { loading_happen:U15|little_square_num_r[0] loading_happen:U15|Mux23~428 loading_happen:U15|Mux23~429 loading_happen:U15|Mux23~430 loading_happen:U15|Mux19~184 loading_happen:U15|Mux19~185 loading_happen:U15|Mux19~188 loading_happen:U15|Mux19~194 loading_happen:U15|Mux19~195 loading_happen:U15|Mux19~196 loading_happen:U15|enable_little_r~6465 loading_happen:U15|enable_little_r~7811 loading_happen:U15|enable_little_r~8047 loading_happen:U15|enable_little_r~10276 loading_happen:U15|enable_little_r~10278 loading_happen:U15|enable_little_r~10280 loading_happen:U15|enable_little_r[264]~10281 loading_happen:U15|enable_little_r[264]~10282 loading_happen:U15|enable_little_r[264] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "22.344 ns" { loading_happen:U15|little_square_num_r[0] {} loading_happen:U15|Mux23~428 {} loading_happen:U15|Mux23~429 {} loading_happen:U15|Mux23~430 {} loading_happen:U15|Mux19~184 {} loading_happen:U15|Mux19~185 {} loading_happen:U15|Mux19~188 {} loading_happen:U15|Mux19~194 {} loading_happen:U15|Mux19~195 {} loading_happen:U15|Mux19~196 {} loading_happen:U15|enable_little_r~6465 {} loading_happen:U15|enable_little_r~7811 {} loading_happen:U15|enable_little_r~8047 {} loading_happen:U15|enable_little_r~10276 {} loading_happen:U15|enable_little_r~10278 {} loading_happen:U15|enable_little_r~10280 {} loading_happen:U15|enable_little_r[264]~10281 {} loading_happen:U15|enable_little_r[264]~10282 {} loading_happen:U15|enable_little_r[264] {} } { 0.000ns 2.038ns 1.534ns 1.071ns 0.384ns 1.410ns 0.385ns 0.371ns 0.374ns 0.377ns 2.723ns 0.746ns 1.145ns 2.709ns 0.378ns 0.383ns 0.361ns 0.389ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.366ns 0.370ns 0.370ns 0.370ns 0.370ns 0.370ns 0.370ns 0.206ns 0.370ns 0.366ns 0.206ns 0.366ns 0.370ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|enable_little_r[264] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} loading_happen:U15|enable_little_r[264] {} } { 0.000ns 0.916ns 0.875ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|little_square_num_r[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} loading_happen:U15|little_square_num_r[0] {} } { 0.000ns 0.916ns 0.889ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.344 ns" { loading_happen:U15|little_square_num_r[0] loading_happen:U15|Mux23~428 loading_happen:U15|Mux23~429 loading_happen:U15|Mux23~430 loading_happen:U15|Mux19~184 loading_happen:U15|Mux19~185 loading_happen:U15|Mux19~188 loading_happen:U15|Mux19~194 loading_happen:U15|Mux19~195 loading_happen:U15|Mux19~196 loading_happen:U15|enable_little_r~6465 loading_happen:U15|enable_little_r~7811 loading_happen:U15|enable_little_r~8047 loading_happen:U15|enable_little_r~10276 loading_happen:U15|enable_little_r~10278 loading_happen:U15|enable_little_r~10280 loading_happen:U15|enable_little_r[264]~10281 loading_happen:U15|enable_little_r[264]~10282 loading_happen:U15|enable_little_r[264] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "22.344 ns" { loading_happen:U15|little_square_num_r[0] {} loading_happen:U15|Mux23~428 {} loading_happen:U15|Mux23~429 {} loading_happen:U15|Mux23~430 {} loading_happen:U15|Mux19~184 {} loading_happen:U15|Mux19~185 {} loading_happen:U15|Mux19~188 {} loading_happen:U15|Mux19~194 {} loading_happen:U15|Mux19~195 {} loading_happen:U15|Mux19~196 {} loading_happen:U15|enable_little_r~6465 {} loading_happen:U15|enable_little_r~7811 {} loading_happen:U15|enable_little_r~8047 {} loading_happen:U15|enable_little_r~10276 {} loading_happen:U15|enable_little_r~10278 {} loading_happen:U15|enable_little_r~10280 {} loading_happen:U15|enable_little_r[264]~10281 {} loading_happen:U15|enable_little_r[264]~10282 {} loading_happen:U15|enable_little_r[264] {} } { 0.000ns 2.038ns 1.534ns 1.071ns 0.384ns 1.410ns 0.385ns 0.371ns 0.374ns 0.377ns 2.723ns 0.746ns 1.145ns 2.709ns 0.378ns 0.383ns 0.361ns 0.389ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.366ns 0.370ns 0.370ns 0.370ns 0.370ns 0.370ns 0.370ns 0.206ns 0.370ns 0.366ns 0.206ns 0.366ns 0.370ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 register game_process:U22\|game_current_process.game_over register game_process:U22\|game_current_process.game_over 499 ps " "Info: Minimum slack time is 499 ps for clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" between source register \"game_process:U22\|game_current_process.game_over\" and destination register \"game_process:U22\|game_current_process.game_over\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns game_process:U22\|game_current_process.game_over 1 REG LCFF_X25_Y17_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N21; Fanout = 2; REG Node = 'game_process:U22\|game_current_process.game_over'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "game_process.v" "" { Text "E:/Verilog/tetris_test/game_process.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns game_process:U22\|game_current_process.game_over~1 2 COMB LCCOMB_X25_Y17_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X25_Y17_N20; Fanout = 1; COMB Node = 'game_process:U22\|game_current_process.game_over~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { game_process:U22|game_current_process.game_over game_process:U22|game_current_process.game_over~1 } "NODE_NAME" } } { "game_process.v" "" { Text "E:/Verilog/tetris_test/game_process.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns game_process:U22\|game_current_process.game_over 3 REG LCFF_X25_Y17_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X25_Y17_N21; Fanout = 2; REG Node = 'game_process:U22\|game_current_process.game_over'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { game_process:U22|game_current_process.game_over~1 game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "game_process.v" "" { Text "E:/Verilog/tetris_test/game_process.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { game_process:U22|game_current_process.game_over game_process:U22|game_current_process.game_over~1 game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { game_process:U22|game_current_process.game_over {} game_process:U22|game_current_process.game_over~1 {} game_process:U22|game_current_process.game_over {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.388 ns " "Info: + Latch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_module:U1\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_module:U1\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Source clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 destination 2.502 ns + Longest register " "Info: + Longest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.502 ns game_process:U22\|game_current_process.game_over 3 REG LCFF_X25_Y17_N21 2 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.502 ns; Loc. = LCFF_X25_Y17_N21; Fanout = 2; REG Node = 'game_process:U22\|game_current_process.game_over'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "game_process.v" "" { Text "E:/Verilog/tetris_test/game_process.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.62 % ) " "Info: Total cell delay = 0.666 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 73.38 % ) " "Info: Total interconnect delay = 1.836 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} game_process:U22|game_current_process.game_over {} } { 0.000ns 0.916ns 0.920ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 source 2.502 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to source register is 2.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.502 ns game_process:U22\|game_current_process.game_over 3 REG LCFF_X25_Y17_N21 2 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.502 ns; Loc. = LCFF_X25_Y17_N21; Fanout = 2; REG Node = 'game_process:U22\|game_current_process.game_over'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "game_process.v" "" { Text "E:/Verilog/tetris_test/game_process.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.62 % ) " "Info: Total cell delay = 0.666 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 73.38 % ) " "Info: Total interconnect delay = 1.836 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} game_process:U22|game_current_process.game_over {} } { 0.000ns 0.916ns 0.920ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} game_process:U22|game_current_process.game_over {} } { 0.000ns 0.916ns 0.920ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "game_process.v" "" { Text "E:/Verilog/tetris_test/game_process.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "game_process.v" "" { Text "E:/Verilog/tetris_test/game_process.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} game_process:U22|game_current_process.game_over {} } { 0.000ns 0.916ns 0.920ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { game_process:U22|game_current_process.game_over game_process:U22|game_current_process.game_over~1 game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { game_process:U22|game_current_process.game_over {} game_process:U22|game_current_process.game_over~1 {} game_process:U22|game_current_process.game_over {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl game_process:U22|game_current_process.game_over } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} game_process:U22|game_current_process.game_over {} } { 0.000ns 0.916ns 0.920ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debouncer:U3\|key_in_dly1 left clk 6.785 ns register " "Info: tsu for register \"debouncer:U3\|key_in_dly1\" (data pin = \"left\", clock pin = \"clk\") is 6.785 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.940 ns + Longest pin register " "Info: + Longest pin to register delay is 6.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns left 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'left'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { left } "NODE_NAME" } } { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.611 ns) + CELL(0.206 ns) 6.832 ns debouncer:U3\|key_in_dly1~feeder 2 COMB LCCOMB_X4_Y18_N18 1 " "Info: 2: + IC(5.611 ns) + CELL(0.206 ns) = 6.832 ns; Loc. = LCCOMB_X4_Y18_N18; Fanout = 1; COMB Node = 'debouncer:U3\|key_in_dly1~feeder'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { left debouncer:U3|key_in_dly1~feeder } "NODE_NAME" } } { "debouncer.v" "" { Text "E:/Verilog/tetris_test/debouncer.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.940 ns debouncer:U3\|key_in_dly1 3 REG LCFF_X4_Y18_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.940 ns; Loc. = LCFF_X4_Y18_N19; Fanout = 1; REG Node = 'debouncer:U3\|key_in_dly1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { debouncer:U3|key_in_dly1~feeder debouncer:U3|key_in_dly1 } "NODE_NAME" } } { "debouncer.v" "" { Text "E:/Verilog/tetris_test/debouncer.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 19.15 % ) " "Info: Total cell delay = 1.329 ns ( 19.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.611 ns ( 80.85 % ) " "Info: Total interconnect delay = 5.611 ns ( 80.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.940 ns" { left debouncer:U3|key_in_dly1~feeder debouncer:U3|key_in_dly1 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "6.940 ns" { left {} left~combout {} debouncer:U3|key_in_dly1~feeder {} debouncer:U3|key_in_dly1 {} } { 0.000ns 0.000ns 5.611ns 0.000ns } { 0.000ns 1.015ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "debouncer.v" "" { Text "E:/Verilog/tetris_test/debouncer.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_module:U1\|altpll:altpll_component\|_clk0 -2.388 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" is -2.388 ns" {  } { { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 26 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 destination 2.503 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 2.503 ns debouncer:U3\|key_in_dly1 3 REG LCFF_X4_Y18_N19 1 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.503 ns; Loc. = LCFF_X4_Y18_N19; Fanout = 1; REG Node = 'debouncer:U3\|key_in_dly1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl debouncer:U3|key_in_dly1 } "NODE_NAME" } } { "debouncer.v" "" { Text "E:/Verilog/tetris_test/debouncer.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.61 % ) " "Info: Total cell delay = 0.666 ns ( 26.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.837 ns ( 73.39 % ) " "Info: Total interconnect delay = 1.837 ns ( 73.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl debouncer:U3|key_in_dly1 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} debouncer:U3|key_in_dly1 {} } { 0.000ns 0.916ns 0.921ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.940 ns" { left debouncer:U3|key_in_dly1~feeder debouncer:U3|key_in_dly1 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "6.940 ns" { left {} left~combout {} debouncer:U3|key_in_dly1~feeder {} debouncer:U3|key_in_dly1 {} } { 0.000ns 0.000ns 5.611ns 0.000ns } { 0.000ns 1.015ns 0.206ns 0.108ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl debouncer:U3|key_in_dly1 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} debouncer:U3|key_in_dly1 {} } { 0.000ns 0.916ns 0.921ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk green_out over_vga_control_module:U12\|n\[0\] 16.056 ns register " "Info: tco from clock \"clk\" to destination pin \"green_out\" through register \"over_vga_control_module:U12\|n\[0\]\" is 16.056 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_module:U1\|altpll:altpll_component\|_clk0 -2.388 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" is -2.388 ns" {  } { { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 26 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 source 2.520 ns + Longest register " "Info: + Longest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to source register is 2.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.666 ns) 2.520 ns over_vga_control_module:U12\|n\[0\] 3 REG LCFF_X17_Y18_N7 21 " "Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 2.520 ns; Loc. = LCFF_X17_Y18_N7; Fanout = 21; REG Node = 'over_vga_control_module:U12\|n\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl over_vga_control_module:U12|n[0] } "NODE_NAME" } } { "over_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/over_vga_control_module.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.43 % ) " "Info: Total cell delay = 0.666 ns ( 26.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 73.57 % ) " "Info: Total interconnect delay = 1.854 ns ( 73.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl over_vga_control_module:U12|n[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.520 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} over_vga_control_module:U12|n[0] {} } { 0.000ns 0.916ns 0.938ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "over_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/over_vga_control_module.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.620 ns + Longest register pin " "Info: + Longest register to pin delay is 15.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns over_vga_control_module:U12\|n\[0\] 1 REG LCFF_X17_Y18_N7 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y18_N7; Fanout = 21; REG Node = 'over_vga_control_module:U12\|n\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { over_vga_control_module:U12|n[0] } "NODE_NAME" } } { "over_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/over_vga_control_module.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.615 ns) 2.246 ns ready_vga_control_module:U9\|Mux0~12 2 COMB LCCOMB_X12_Y18_N12 1 " "Info: 2: + IC(1.631 ns) + CELL(0.615 ns) = 2.246 ns; Loc. = LCCOMB_X12_Y18_N12; Fanout = 1; COMB Node = 'ready_vga_control_module:U9\|Mux0~12'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { over_vga_control_module:U12|n[0] ready_vga_control_module:U9|Mux0~12 } "NODE_NAME" } } { "ready_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/ready_vga_control_module.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 3.288 ns ready_vga_control_module:U9\|Mux0~13 3 COMB LCCOMB_X12_Y18_N2 1 " "Info: 3: + IC(0.391 ns) + CELL(0.651 ns) = 3.288 ns; Loc. = LCCOMB_X12_Y18_N2; Fanout = 1; COMB Node = 'ready_vga_control_module:U9\|Mux0~13'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { ready_vga_control_module:U9|Mux0~12 ready_vga_control_module:U9|Mux0~13 } "NODE_NAME" } } { "ready_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/ready_vga_control_module.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.366 ns) 4.335 ns ready_vga_control_module:U9\|Mux0~16 4 COMB LCCOMB_X12_Y18_N4 1 " "Info: 4: + IC(0.681 ns) + CELL(0.366 ns) = 4.335 ns; Loc. = LCCOMB_X12_Y18_N4; Fanout = 1; COMB Node = 'ready_vga_control_module:U9\|Mux0~16'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { ready_vga_control_module:U9|Mux0~13 ready_vga_control_module:U9|Mux0~16 } "NODE_NAME" } } { "ready_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/ready_vga_control_module.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 5.333 ns ready_vga_control_module:U9\|Mux0~19 5 COMB LCCOMB_X12_Y18_N18 1 " "Info: 5: + IC(0.374 ns) + CELL(0.624 ns) = 5.333 ns; Loc. = LCCOMB_X12_Y18_N18; Fanout = 1; COMB Node = 'ready_vga_control_module:U9\|Mux0~19'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { ready_vga_control_module:U9|Mux0~16 ready_vga_control_module:U9|Mux0~19 } "NODE_NAME" } } { "ready_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/ready_vga_control_module.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.624 ns) 7.689 ns ready_vga_control_module:U9\|Mux0~30 6 COMB LCCOMB_X18_Y17_N2 1 " "Info: 6: + IC(1.732 ns) + CELL(0.624 ns) = 7.689 ns; Loc. = LCCOMB_X18_Y17_N2; Fanout = 1; COMB Node = 'ready_vga_control_module:U9\|Mux0~30'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { ready_vga_control_module:U9|Mux0~19 ready_vga_control_module:U9|Mux0~30 } "NODE_NAME" } } { "ready_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/ready_vga_control_module.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 8.258 ns ready_vga_control_module:U9\|Mux0~41 7 COMB LCCOMB_X18_Y17_N24 1 " "Info: 7: + IC(0.363 ns) + CELL(0.206 ns) = 8.258 ns; Loc. = LCCOMB_X18_Y17_N24; Fanout = 1; COMB Node = 'ready_vga_control_module:U9\|Mux0~41'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ready_vga_control_module:U9|Mux0~30 ready_vga_control_module:U9|Mux0~41 } "NODE_NAME" } } { "ready_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/ready_vga_control_module.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 9.849 ns ready_vga_control_module:U9\|ready_green_sig~2 8 COMB LCCOMB_X25_Y17_N28 3 " "Info: 8: + IC(1.385 ns) + CELL(0.206 ns) = 9.849 ns; Loc. = LCCOMB_X25_Y17_N28; Fanout = 3; COMB Node = 'ready_vga_control_module:U9\|ready_green_sig~2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { ready_vga_control_module:U9|Mux0~41 ready_vga_control_module:U9|ready_green_sig~2 } "NODE_NAME" } } { "ready_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/ready_vga_control_module.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 10.426 ns vga_select_module:U23\|green_out_r~head_lut 9 COMB LCCOMB_X25_Y17_N18 1 " "Info: 9: + IC(0.371 ns) + CELL(0.206 ns) = 10.426 ns; Loc. = LCCOMB_X25_Y17_N18; Fanout = 1; COMB Node = 'vga_select_module:U23\|green_out_r~head_lut'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ready_vga_control_module:U9|ready_green_sig~2 vga_select_module:U23|green_out_r~head_lut } "NODE_NAME" } } { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(3.106 ns) 15.620 ns green_out 10 PIN PIN_143 0 " "Info: 10: + IC(2.088 ns) + CELL(3.106 ns) = 15.620 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'green_out'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { vga_select_module:U23|green_out_r~head_lut green_out } "NODE_NAME" } } { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.604 ns ( 42.28 % ) " "Info: Total cell delay = 6.604 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.016 ns ( 57.72 % ) " "Info: Total interconnect delay = 9.016 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.620 ns" { over_vga_control_module:U12|n[0] ready_vga_control_module:U9|Mux0~12 ready_vga_control_module:U9|Mux0~13 ready_vga_control_module:U9|Mux0~16 ready_vga_control_module:U9|Mux0~19 ready_vga_control_module:U9|Mux0~30 ready_vga_control_module:U9|Mux0~41 ready_vga_control_module:U9|ready_green_sig~2 vga_select_module:U23|green_out_r~head_lut green_out } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "15.620 ns" { over_vga_control_module:U12|n[0] {} ready_vga_control_module:U9|Mux0~12 {} ready_vga_control_module:U9|Mux0~13 {} ready_vga_control_module:U9|Mux0~16 {} ready_vga_control_module:U9|Mux0~19 {} ready_vga_control_module:U9|Mux0~30 {} ready_vga_control_module:U9|Mux0~41 {} ready_vga_control_module:U9|ready_green_sig~2 {} vga_select_module:U23|green_out_r~head_lut {} green_out {} } { 0.000ns 1.631ns 0.391ns 0.681ns 0.374ns 1.732ns 0.363ns 1.385ns 0.371ns 2.088ns } { 0.000ns 0.615ns 0.651ns 0.366ns 0.624ns 0.624ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl over_vga_control_module:U12|n[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.520 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} over_vga_control_module:U12|n[0] {} } { 0.000ns 0.916ns 0.938ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.620 ns" { over_vga_control_module:U12|n[0] ready_vga_control_module:U9|Mux0~12 ready_vga_control_module:U9|Mux0~13 ready_vga_control_module:U9|Mux0~16 ready_vga_control_module:U9|Mux0~19 ready_vga_control_module:U9|Mux0~30 ready_vga_control_module:U9|Mux0~41 ready_vga_control_module:U9|ready_green_sig~2 vga_select_module:U23|green_out_r~head_lut green_out } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "15.620 ns" { over_vga_control_module:U12|n[0] {} ready_vga_control_module:U9|Mux0~12 {} ready_vga_control_module:U9|Mux0~13 {} ready_vga_control_module:U9|Mux0~16 {} ready_vga_control_module:U9|Mux0~19 {} ready_vga_control_module:U9|Mux0~30 {} ready_vga_control_module:U9|Mux0~41 {} ready_vga_control_module:U9|ready_green_sig~2 {} vga_select_module:U23|green_out_r~head_lut {} green_out {} } { 0.000ns 1.631ns 0.391ns 0.681ns 0.374ns 1.732ns 0.363ns 1.385ns 0.371ns 2.088ns } { 0.000ns 0.615ns 0.651ns 0.366ns 0.624ns 0.624ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rst_n hsync_out 11.049 ns Longest " "Info: Longest tpd from source pin \"rst_n\" to destination pin \"hsync_out\" is 11.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns rst_n 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'rst_n'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.819 ns) + CELL(0.623 ns) 5.582 ns vga_select_module:U23\|hsync_out_r~head_lut 2 COMB LCCOMB_X15_Y18_N18 1 " "Info: 2: + IC(3.819 ns) + CELL(0.623 ns) = 5.582 ns; Loc. = LCCOMB_X15_Y18_N18; Fanout = 1; COMB Node = 'vga_select_module:U23\|hsync_out_r~head_lut'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { rst_n vga_select_module:U23|hsync_out_r~head_lut } "NODE_NAME" } } { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(3.106 ns) 11.049 ns hsync_out 3 PIN PIN_146 0 " "Info: 3: + IC(2.361 ns) + CELL(3.106 ns) = 11.049 ns; Loc. = PIN_146; Fanout = 0; PIN Node = 'hsync_out'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { vga_select_module:U23|hsync_out_r~head_lut hsync_out } "NODE_NAME" } } { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.869 ns ( 44.07 % ) " "Info: Total cell delay = 4.869 ns ( 44.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.180 ns ( 55.93 % ) " "Info: Total interconnect delay = 6.180 ns ( 55.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.049 ns" { rst_n vga_select_module:U23|hsync_out_r~head_lut hsync_out } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "11.049 ns" { rst_n {} rst_n~combout {} vga_select_module:U23|hsync_out_r~head_lut {} hsync_out {} } { 0.000ns 0.000ns 3.819ns 2.361ns } { 0.000ns 1.140ns 0.623ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debouncer:U2\|key_in_dly1 right clk -6.120 ns register " "Info: th for register \"debouncer:U2\|key_in_dly1\" (data pin = \"right\", clock pin = \"clk\") is -6.120 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_module:U1\|altpll:altpll_component\|_clk0 -2.388 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" is -2.388 ns" {  } { { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 26 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 destination 2.501 ns + Longest register " "Info: + Longest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.501 ns debouncer:U2\|key_in_dly1 3 REG LCFF_X1_Y17_N17 1 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.501 ns; Loc. = LCFF_X1_Y17_N17; Fanout = 1; REG Node = 'debouncer:U2\|key_in_dly1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl debouncer:U2|key_in_dly1 } "NODE_NAME" } } { "debouncer.v" "" { Text "E:/Verilog/tetris_test/debouncer.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.63 % ) " "Info: Total cell delay = 0.666 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.835 ns ( 73.37 % ) " "Info: Total interconnect delay = 1.835 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl debouncer:U2|key_in_dly1 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} debouncer:U2|key_in_dly1 {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "debouncer.v" "" { Text "E:/Verilog/tetris_test/debouncer.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.539 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns right 1 PIN PIN_10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 1; PIN Node = 'right'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { right } "NODE_NAME" } } { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.250 ns) + CELL(0.206 ns) 6.431 ns debouncer:U2\|key_in_dly1~feeder 2 COMB LCCOMB_X1_Y17_N16 1 " "Info: 2: + IC(5.250 ns) + CELL(0.206 ns) = 6.431 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 1; COMB Node = 'debouncer:U2\|key_in_dly1~feeder'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.456 ns" { right debouncer:U2|key_in_dly1~feeder } "NODE_NAME" } } { "debouncer.v" "" { Text "E:/Verilog/tetris_test/debouncer.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.539 ns debouncer:U2\|key_in_dly1 3 REG LCFF_X1_Y17_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.539 ns; Loc. = LCFF_X1_Y17_N17; Fanout = 1; REG Node = 'debouncer:U2\|key_in_dly1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { debouncer:U2|key_in_dly1~feeder debouncer:U2|key_in_dly1 } "NODE_NAME" } } { "debouncer.v" "" { Text "E:/Verilog/tetris_test/debouncer.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 19.71 % ) " "Info: Total cell delay = 1.289 ns ( 19.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.250 ns ( 80.29 % ) " "Info: Total interconnect delay = 5.250 ns ( 80.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { right debouncer:U2|key_in_dly1~feeder debouncer:U2|key_in_dly1 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { right {} right~combout {} debouncer:U2|key_in_dly1~feeder {} debouncer:U2|key_in_dly1 {} } { 0.000ns 0.000ns 5.250ns 0.000ns } { 0.000ns 0.975ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl debouncer:U2|key_in_dly1 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { pll_module:U1|altpll:altpll_component|_clk0 {} pll_module:U1|altpll:altpll_component|_clk0~clkctrl {} debouncer:U2|key_in_dly1 {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { right debouncer:U2|key_in_dly1~feeder debouncer:U2|key_in_dly1 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { right {} right~combout {} debouncer:U2|key_in_dly1~feeder {} debouncer:U2|key_in_dly1 {} } { 0.000ns 0.000ns 5.250ns 0.000ns } { 0.000ns 0.975ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 12:40:42 2011 " "Info: Processing ended: Tue Dec 27 12:40:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
