
*** Running vivado
    with args -log XADCdemo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source XADCdemo.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/vivado_hardware_design/xadc_base_design/xadc_base_design.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'myila/U0'
Finished Parsing XDC File [e:/vivado_hardware_design/xadc_base_design/xadc_base_design.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'myila/U0'
Parsing XDC File [e:/vivado_hardware_design/xadc_base_design/xadc_base_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/U0'
Finished Parsing XDC File [e:/vivado_hardware_design/xadc_base_design/xadc_base_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/U0'
Parsing XDC File [E:/vivado_hardware_design/xadc_base_design/xadc_base_design.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]
Finished Parsing XDC File [E:/vivado_hardware_design/xadc_base_design/xadc_base_design.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 52 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 629.305 ; gain = 290.090
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.840 . Memory (MB): peak = 636.434 ; gain = 7.129

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.570 ; gain = 506.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1162.570 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a476aaca

Time (s): cpu = 00:00:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1162.570 ; gain = 526.137

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1954696a1

Time (s): cpu = 00:00:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1162.570 ; gain = 526.137
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 39 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: db4e6404

Time (s): cpu = 00:00:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1162.570 ; gain = 526.137
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 28 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: b1a2834f

Time (s): cpu = 00:00:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1162.570 ; gain = 526.137
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG XLXI_7/drdy_out_BUFG_inst to drive 37 load(s) on clock net ready
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 18667a742

Time (s): cpu = 00:00:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1162.570 ; gain = 526.137
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 18667a742

Time (s): cpu = 00:00:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1162.570 ; gain = 526.137
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1162.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18667a742

Time (s): cpu = 00:00:14 ; elapsed = 00:01:34 . Memory (MB): peak = 1162.570 ; gain = 526.137
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:34 . Memory (MB): peak = 1162.570 ; gain = 533.266
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1162.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado_hardware_design/xadc_base_design/xadc_base_design.runs/impl_1/XADCdemo_opt.dcp' has been generated.
Command: report_drc -file XADCdemo_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/vivado_hardware_design/xadc_base_design/xadc_base_design.runs/impl_1/XADCdemo_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1162.570 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 158cad77a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1162.570 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c093f286

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27f304c72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27f304c72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1162.570 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27f304c72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 25cd04314

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25cd04314

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c480a2c0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 276f550ec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c0796380

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 213d4c045

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 299f784bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a2ee8cef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2a2ee8cef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.570 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2a2ee8cef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.570 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ae1caf18

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ae1caf18

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.254 ; gain = 1.684
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.804. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a6e2ca41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.254 ; gain = 1.684
Phase 4.1 Post Commit Optimization | Checksum: 1a6e2ca41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.254 ; gain = 1.684

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a6e2ca41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.254 ; gain = 1.684

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a6e2ca41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.254 ; gain = 1.684

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 245d966e3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.254 ; gain = 1.684
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 245d966e3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.254 ; gain = 1.684
Ending Placer Task | Checksum: 1b78b2933

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.254 ; gain = 1.684
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.254 ; gain = 1.684
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.654 . Memory (MB): peak = 1164.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado_hardware_design/xadc_base_design/xadc_base_design.runs/impl_1/XADCdemo_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1171.223 ; gain = 4.887
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1171.223 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1171.223 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: be9be9af ConstDB: 0 ShapeSum: f8ef3f84 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f49c3199

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f49c3199

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f49c3199

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f49c3199

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.332 ; gain = 78.109
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c3d6a5ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1249.332 ; gain = 78.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.932  | TNS=0.000  | WHS=-0.164 | THS=-58.721|

Phase 2 Router Initialization | Checksum: 16cd306a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bb4500d7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.923  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 114882515

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.923  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19fb3feb7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.923  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12204ce62

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109
Phase 4 Rip-up And Reroute | Checksum: 12204ce62

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12204ce62

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12204ce62

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109
Phase 5 Delay and Skew Optimization | Checksum: 12204ce62

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a603b513

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.937  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a73c6c78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109
Phase 6 Post Hold Fix | Checksum: 1a73c6c78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.15681 %
  Global Horizontal Routing Utilization  = 1.49977 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a73c6c78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a73c6c78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1807067fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.937  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1807067fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1249.332 ; gain = 78.109

Routing Is Done.
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1249.332 ; gain = 78.109
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1249.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado_hardware_design/xadc_base_design/xadc_base_design.runs/impl_1/XADCdemo_routed.dcp' has been generated.
Command: report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/vivado_hardware_design/xadc_base_design/xadc_base_design.runs/impl_1/XADCdemo_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file XADCdemo_methodology_drc_routed.rpt -rpx XADCdemo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/vivado_hardware_design/xadc_base_design/xadc_base_design.runs/impl_1/XADCdemo_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force XADCdemo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, myila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], myila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], myila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15]... and (the first 15 of 18 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./XADCdemo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/vivado_hardware_design/xadc_base_design/xadc_base_design.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul  5 15:31:11 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1611.605 ; gain = 336.480
INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 15:31:11 2017...
