m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC
Ealu
Z1 w1593905476
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
Z5 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
l0
L10
VN2`l^_Z_MC9Z1mQG_N72Z0
!s100 <cJEA:5:SA2CPR?PR>hM<3
Z6 OV;C;10.3d;59
32
Z7 !s110 1594145215
!i10b 1
Z8 !s108 1594145215.865000
Z9 !s90 -reportprogress|300|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
Z10 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
!i113 1
Z11 o-work work
Z12 tExplicit 1
Aaluarch
Z13 DEx4 work 8 blockxor 0 22 nd[2zXnNo;h]1nLX[al621
Z14 DEx4 work 7 blockor 0 22 OmU6f>]a:aDRBG4:f5aG20
Z15 DEx4 work 8 blockand 0 22 <?e8aD7Imb48m^95M9PQA1
Z16 DEx4 work 16 multiplier32bits 0 22 GB3`PF2XHbeNOXCaomgZG2
Z17 DEx4 work 20 arithmeticshiftright 0 22 66B9oH^aT:FJoY@kHz:T00
Z18 DEx4 work 9 leftshift 0 22 Mof_YgoF]H@Q@`OmJhb5d1
Z19 DEx4 work 17 logicalshiftright 0 22 J_S<5SQe0@n`EP3?GZjgR3
Z20 DEx4 work 10 craadder32 0 22 :6N:4Yni^J>86QAzz:@fA3
Z21 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z22 DPx6 altera 11 dffeas_pack 0 22 UnfbeWGEe]KW7:DTn;?VS1
Z23 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z24 DPx6 altera 28 altera_primitives_components 0 22 ]KYk:P<?aKG^=ZNSeb8Pf3
Z25 DEx4 work 10 mulcounter 0 22 P:H3VoBMYIO^^9mS?cozB3
R2
R3
Z26 DEx4 work 3 alu 0 22 N2`l^_Z_MC9Z1mQG_N72Z0
l169
L67
VlQYg[GQUD0mX_]9C`fW543
!s100 aNGf5_TXZ>QD_XIYH3m1?0
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Earithmeticshiftright
Z27 w1593903954
R2
R3
R0
Z28 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
Z29 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
l0
L9
V66B9oH^aT:FJoY@kHz:T00
!s100 1;LVfA3`G1IoUOVKdhHgM1
R6
32
Z30 !s110 1594145216
!i10b 1
Z31 !s108 1594145216.541000
Z32 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
Z33 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
!i113 1
R11
R12
Aarithmeticshiftrightarch
R2
R3
R17
l52
L38
V?z2:5;<PQzIz`=TZVN2m82
!s100 Mg4IOJ8;H3?oWUQoEdVn`2
R6
32
R30
!i10b 1
R31
R32
R33
!i113 1
R11
R12
Eblockand
Z34 w1593883648
R2
R3
R0
Z35 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
Z36 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
l0
L9
V<?e8aD7Imb48m^95M9PQA1
!s100 a]C;aJ>Ja5ZPJ95@kWcMd3
R6
32
Z37 !s110 1594145217
!i10b 1
Z38 !s108 1594145217.088000
Z39 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
Z40 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
!i113 1
R11
R12
Ablockandarch
R2
R3
R15
l40
L31
V3]IR_32JN<dC;Q@j`mY>f0
!s100 a?`L@FL5HPLQhzo6MV_9M2
R6
32
R37
!i10b 1
R38
R39
R40
!i113 1
R11
R12
Eblockor
Z41 w1593883546
R2
R3
R0
Z42 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
Z43 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
l0
L9
VOmU6f>]a:aDRBG4:f5aG20
!s100 mUH[OGcXei[A==c_hCXPC3
R6
32
R37
!i10b 1
Z44 !s108 1594145217.637000
Z45 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
Z46 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
!i113 1
R11
R12
Ablockorarch
R2
R3
R14
l42
L31
Vk0c5Ojnga@93f;1b:J?o00
!s100 7^dN47L_E0;2LfUiLN<g91
R6
32
R37
!i10b 1
R44
R45
R46
!i113 1
R11
R12
Eblockxor
Z47 w1593883545
R2
R3
R0
Z48 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
Z49 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
l0
L9
Vnd[2zXnNo;h]1nLX[al621
!s100 NXG^z3^[L[Jf5O><Kl67I2
R6
32
Z50 !s110 1594145218
!i10b 1
Z51 !s108 1594145218.222000
Z52 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
Z53 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
!i113 1
R11
R12
Ablockxorarch
R2
R3
R13
l42
L31
VEm=WHDon][leh=478PJ7b2
!s100 TfXNV@fVoIVf][0ELlLEU3
R6
32
R50
!i10b 1
R51
R52
R53
!i113 1
R11
R12
Eboothdecoder
Z54 w1590348989
R2
R3
R0
Z55 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
Z56 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
l0
L9
V>X_;Z:CF4:G3@E<m4WSZd2
!s100 zl_VTgY<O3I9zzgm8Y[3n2
R6
32
R50
!i10b 1
Z57 !s108 1594145218.783000
Z58 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
Z59 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
!i113 1
R11
R12
Aboothdecoderarch
R2
R3
DEx4 work 12 boothdecoder 0 22 >X_;Z:CF4:G3@E<m4WSZd2
l46
L37
V6d6z?[?bXha1H`I9aOZ?:2
!s100 =?z^:bY0:Ubk:aL8RPD1l2
R6
32
R50
!i10b 1
R57
R58
R59
!i113 1
R11
R12
Econtrolunit
Z60 w1594077643
R21
R22
R23
R24
R2
R3
R0
Z61 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
Z62 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
l0
L21
VWY>Pa;7?1iZ4Io8;S12eZ0
!s100 >@0K33SGoCUAIKkFj_a1U3
R6
32
Z63 !s110 1594145219
!i10b 1
Z64 !s108 1594145219.517000
Z65 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
Z66 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
!i113 1
R11
R12
Acontrolunitarch
R21
R22
R23
R24
R2
R3
Z67 DEx4 work 11 controlunit 0 22 WY>Pa;7?1iZ4Io8;S12eZ0
l72
L47
VBajPL[6cO8zOCjl5?>TP[2
!s100 ;ociL5f0=FSAHNZNW28=L0
R6
32
R63
!i10b 1
R64
R65
R66
!i113 1
R11
R12
Ecounter
Z68 w1593546283
R21
R22
R23
R24
R2
R3
R0
Z69 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
Z70 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
l0
L11
VMg^Sz6Rh=`]PYN:@24]i71
!s100 ihKATfgbbAzXo42IGe49c0
R6
32
Z71 !s110 1594145220
!i10b 1
Z72 !s108 1594145220.226000
Z73 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
Z74 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
!i113 1
R11
R12
Acounterarch
R21
R22
R23
R24
R2
R3
Z75 DEx4 work 7 counter 0 22 Mg^Sz6Rh=`]PYN:@24]i71
l44
L34
VMdJ@551DzQ]_@GEFH>jD<2
!s100 EH<3kC[h`VbJFUfOoacJL3
R6
32
R71
!i10b 1
R72
R73
R74
!i113 1
R11
R12
Ecraadder10
Z76 w1593817383
R2
R3
R0
Z77 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
Z78 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
l0
L9
Vi>@iTO@?CF8PdbULJkkJb3
!s100 6>^O9>>HQh:FTm]W5zgJe2
R6
32
Z79 !s110 1594145221
!i10b 1
Z80 !s108 1594145221.438000
Z81 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
Z82 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
!i113 1
R11
R12
Acraadder10arch
R2
R3
DEx4 work 10 craadder10 0 22 i>@iTO@?CF8PdbULJkkJb3
l46
L35
V_W@2BMB90NE?LV5KX9f=a1
!s100 CYHlk]:d`5`N3GNFG2^zO2
R6
32
R79
!i10b 1
R80
R81
R82
!i113 1
R11
R12
Ecraadder14
R76
R2
R3
R0
Z83 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
Z84 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
l0
L9
V=Xc1CeNIAz1cOV1@o@NXz2
!s100 c^8D7?UA2S<_1VZAKzZ3j3
R6
32
Z85 !s110 1594145222
!i10b 1
Z86 !s108 1594145222.017000
Z87 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
Z88 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
!i113 1
R11
R12
Acraadder14arch
R2
R3
DEx4 work 10 craadder14 0 22 =Xc1CeNIAz1cOV1@o@NXz2
l46
L35
V<d6NgWN1EMF6IP7h2>__?1
!s100 6]ak_AX2]=NXR8[L`E0ja2
R6
32
R85
!i10b 1
R86
R87
R88
!i113 1
R11
R12
Ecraadder18
R76
R2
R3
R0
Z89 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
Z90 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
l0
L9
V?7n:`14WY0a4I1aPQo@DU1
!s100 JlH897ZEQ?z@]de9n6fT00
R6
32
R85
!i10b 1
Z91 !s108 1594145222.590000
Z92 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
Z93 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
!i113 1
R11
R12
Acraadder18arch
R2
R3
DEx4 work 10 craadder18 0 22 ?7n:`14WY0a4I1aPQo@DU1
l46
L35
V=X3jjl?@5iYoLMAC>L8oX2
!s100 DTjao?gS75:55FPT>:Rjf2
R6
32
R85
!i10b 1
R91
R92
R93
!i113 1
R11
R12
Ecraadder22
Z94 w1593817636
R2
R3
R0
Z95 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
Z96 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
l0
L9
VTok89BE=m^8UES2ONIDzl1
!s100 fm<FQIAX6HE<XkFhjnnMM0
R6
32
Z97 !s110 1594145223
!i10b 1
Z98 !s108 1594145223.202000
Z99 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
Z100 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
!i113 1
R11
R12
Acraadder22arch
R2
R3
DEx4 work 10 craadder22 0 22 Tok89BE=m^8UES2ONIDzl1
l46
L35
VYnM=fk?IVmJ0];1XBK0]X3
!s100 bC<8DUM5CoTfXzc]famlU0
R6
32
R97
!i10b 1
R98
R99
R100
!i113 1
R11
R12
Ecraadder26
R76
R2
R3
R0
Z101 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
Z102 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
l0
L9
V0>PGczWCeYW17?K6OkXF50
!s100 SAjNo]GbQXmRST_MHT`8h2
R6
32
R97
!i10b 1
Z103 !s108 1594145223.795000
Z104 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
Z105 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
!i113 1
R11
R12
Acraadder26arch
R2
R3
DEx4 work 10 craadder26 0 22 0>PGczWCeYW17?K6OkXF50
l46
L35
V7SCM8dDE5lJ>6KjZE2cEZ1
!s100 P8M<[S[@FlQ[nC];]APE13
R6
32
R97
!i10b 1
R103
R104
R105
!i113 1
R11
R12
Ecraadder30
R76
R2
R3
R0
Z106 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
Z107 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
l0
L9
VlK1D;^bWTIFK22oX;@a?m0
!s100 ;C`HBg4MkQj9nmHfBOz8c3
R6
32
Z108 !s110 1594145224
!i10b 1
Z109 !s108 1594145224.432000
Z110 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
Z111 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
!i113 1
R11
R12
Acraadder30arch
R2
R3
DEx4 work 10 craadder30 0 22 lK1D;^bWTIFK22oX;@a?m0
l46
L35
V_k]a8LZ9JY`7:7nLm6R2d0
!s100 fM82glR:[hY7fN>o?db@41
R6
32
R108
!i10b 1
R109
R110
R111
!i113 1
R11
R12
Ecraadder32
Z112 w1593883543
R2
R3
R0
Z113 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
Z114 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
l0
L9
V:6N:4Yni^J>86QAzz:@fA3
!s100 GBb]HL0NJ_nf?]e2T1Pel0
R6
32
Z115 !s110 1594145225
!i10b 1
Z116 !s108 1594145225.022000
Z117 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
Z118 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
!i113 1
R11
R12
Acraadder32arch
R2
R3
R20
l46
L35
VDehdO>ZOThd0Jje[GfD<V3
!s100 2l;@afVg`8@SFSnK9j7383
R6
32
R115
!i10b 1
R116
R117
R118
!i113 1
R11
R12
Ecraadder6
R76
R2
R3
R0
Z119 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
Z120 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
l0
L9
VgHHjRfN>0M2WFmi0Vl_WI1
!s100 ?C9]fhFS[O7eC9nAC]ISC3
R6
32
R71
!i10b 1
Z121 !s108 1594145220.871000
Z122 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
Z123 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
!i113 1
R11
R12
Acraadder6arch
R2
R3
DEx4 work 9 craadder6 0 22 gHHjRfN>0M2WFmi0Vl_WI1
l46
L35
V]=@GMgWcIQ^zA:NddC7ki2
!s100 z]gK>Ig7CH<G7NIlhPlQJ3
R6
32
R71
!i10b 1
R121
R122
R123
!i113 1
R11
R12
Ecsr
Z124 w1593891958
R21
R22
R23
R24
R2
R3
R0
Z125 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
Z126 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
l0
L36
V9K?j?VIX853<zNej4gagm0
!s100 XO;NBF>l96AFnZ5=6`OaX2
R6
32
R115
!i10b 1
Z127 !s108 1594145225.605000
Z128 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
Z129 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
!i113 1
R11
R12
Acsrarch
R21
R22
R23
R24
R2
R3
Z130 DEx4 work 3 csr 0 22 9K?j?VIX853<zNej4gagm0
l96
L53
VLAOM>V8:ZTm63[eNgIoJ51
!s100 8a8?ZJ[U<B4XOiMPVLnY<3
R6
32
R115
!i10b 1
R127
R128
R129
!i113 1
R11
R12
Efullpartialproduct
R54
R2
R3
R0
Z131 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
Z132 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
l0
L9
VaHIIUNMb`Ib=QJiAFmQR?1
!s100 =_YdA>`LnhEDE:Od`PdmI3
R6
32
Z133 !s110 1594145226
!i10b 1
Z134 !s108 1594145226.192000
Z135 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
Z136 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
!i113 1
R11
R12
Afullpartialproductarch
R2
R3
DEx4 work 18 fullpartialproduct 0 22 aHIIUNMb`Ib=QJiAFmQR?1
l56
L37
Vd3IDb9o>jYJzPOYaaezbX0
!s100 QAmF92SKFNOPadAEKJbg30
R6
32
R133
!i10b 1
R134
R135
R136
!i113 1
R11
R12
Einputmanager
Z137 w1594060650
Z138 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z139 DPx4 work 16 registerspackage 0 22 [Q92`fMdha;PcL[ZDfbN_3
R2
R3
R0
Z140 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
Z141 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
l0
L20
V>99joeOV>fOmUz3MzL=RF0
!s100 dQ>PN9dZN_5B97GV8WcJ91
R6
32
R133
!i10b 1
Z142 !s108 1594145226.736000
Z143 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
Z144 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
!i113 1
R11
R12
Ainputmanagerarch
R138
R139
R2
R3
Z145 DEx4 work 12 inputmanager 0 22 >99joeOV>fOmUz3MzL=RF0
l58
L34
VBUAckEbC>h4PbA`RlBXIl2
!s100 MAQeW_X>mhRBo[n=Yg;0=0
R6
32
R133
!i10b 1
R142
R143
R144
!i113 1
R11
R12
Eir
Z146 w1594066009
R2
R3
R0
Z147 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
Z148 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
l0
L10
V:EO@7dNk6cmU6?3UT20TW3
!s100 <JXTj5e185eTP437K]0Ab3
R6
32
Z149 !s110 1594145227
!i10b 1
Z150 !s108 1594145227.335000
Z151 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
Z152 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
!i113 1
R11
R12
Airarch
R2
R3
Z153 DEx4 work 2 ir 0 22 :EO@7dNk6cmU6?3UT20TW3
l55
L41
V_GkkghQ8=:_Tnk<DcJ[7G0
!s100 ]0zP5mC2h:Vbg:R=bWQnf1
R6
32
R149
!i10b 1
R150
R151
R152
!i113 1
R11
R12
Eleftshift
Z154 w1593903953
R2
R3
R0
Z155 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
Z156 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
l0
L9
VMof_YgoF]H@Q@`OmJhb5d1
!s100 ;n:eTg>P12PGGD[ATZ8d@3
R6
32
R149
!i10b 1
Z157 !s108 1594145227.883000
Z158 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
Z159 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
!i113 1
R11
R12
Aleftshiftarch
R2
R3
R18
l52
L38
Vmz:^E<DSGO;PL9cG`P47l1
!s100 ZVLP><LQeVX<HzJe@5Dj62
R6
32
R149
!i10b 1
R157
R158
R159
!i113 1
R11
R12
Elogicalshiftright
R154
R2
R3
R0
Z160 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
Z161 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
l0
L9
VJ_S<5SQe0@n`EP3?GZjgR3
!s100 zOCAk2=Go>2EiBWN`Y[3T2
R6
32
Z162 !s110 1594145228
!i10b 1
Z163 !s108 1594145228.581000
Z164 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
Z165 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
!i113 1
R11
R12
Alogicalshiftrightarch
R2
R3
R19
l52
L38
VMIbCOKZz9D[o=mG9>jYBi2
!s100 ]9]0?;5JL7EW0GQ]LONiZ1
R6
32
R162
!i10b 1
R163
R164
R165
!i113 1
R11
R12
Emar
Z166 w1593031838
R21
R22
R23
R24
R2
R3
R0
Z167 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
Z168 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
l0
L11
Vg9M]TFV1XmQccE]hTM[:@0
!s100 ;eT`3LKTmj[<YoG2h]Pa;2
R6
32
Z169 !s110 1594145229
!i10b 1
Z170 !s108 1594145229.238000
Z171 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
Z172 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
!i113 1
R11
R12
Amararch
R21
R22
R23
R24
R2
R3
Z173 DEx4 work 3 mar 0 22 g9M]TFV1XmQccE]hTM[:@0
l41
L33
VQ8W=>cSY9LnJMc@Z``]O@3
!s100 <9:_1[b?:H>bnN5WW35KP0
R6
32
R169
!i10b 1
R170
R171
R172
!i113 1
R11
R12
Emulcounter
Z174 w1593539416
R21
R22
R23
R24
R2
R3
R0
Z175 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
Z176 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
l0
L11
VP:H3VoBMYIO^^9mS?cozB3
!s100 2^RKnaB0D]ghS[5fodc^P3
R6
32
Z177 !s110 1594145230
!i10b 1
Z178 !s108 1594145230.012000
Z179 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
Z180 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
!i113 1
R11
R12
Amulcounterarch
R21
R22
R23
R24
R2
R3
R25
l30
L23
VAAFILEF<[`5_[3am]2:m=2
!s100 >DbXoZBQlemBhBCfP^^890
R6
32
R177
!i10b 1
R178
R179
R180
!i113 1
R11
R12
Emultiplier32bits
Z181 w1593884702
R2
R3
R0
Z182 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
Z183 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
l0
L9
VGB3`PF2XHbeNOXCaomgZG2
!s100 T_m@cjgYIjT>_]lGlR32V1
R6
32
R177
!i10b 1
Z184 !s108 1594145230.635000
Z185 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
Z186 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
!i113 1
R11
R12
Amultiplier32bitsarch
R2
R3
R16
l222
L30
V>:XRZK=[4Pd^oj^VcUXS;0
!s100 `Pl^S797:T5Aa4@aRoX0<1
R6
32
R177
!i10b 1
R184
R185
R186
!i113 1
R11
R12
Emymemory
Z187 w1593630882
Z188 DPx9 altera_mf 20 altera_mf_components 0 22 :zX8E]9f?PCk8X:Y[X97:1
R2
R3
R0
Z189 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
Z190 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
l0
L43
Vk11F=J6kkEo=VmXC]W[LV2
!s100 BAf2e29eGWNG;@DZ3B>CP2
R6
32
Z191 !s110 1594145231
!i10b 1
Z192 !s108 1594145231.258000
Z193 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
Z194 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
!i113 1
R11
R12
Asyn
R188
R2
R3
Z195 DEx4 work 8 mymemory 0 22 k11F=J6kkEo=VmXC]W[LV2
l59
L55
Vjke[UW?2OI;[2W;lcTYLR1
!s100 3m^KJh[]m84_8bEF:]8[71
R6
32
R191
!i10b 1
R192
R193
R194
!i113 1
R11
R12
Poutputcontrolpackage
R138
R2
R3
Z196 w1593197521
R0
Z197 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
Z198 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
l0
L18
VE>U^<XfLI[9GdeJ9C2Y_c3
!s100 Jc8Z53U`ToodEgbiQTD5L2
R6
32
Z199 !s110 1594145232
!i10b 1
Z200 !s108 1594145232.021000
Z201 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
Z202 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
!i113 1
R11
R12
Bbody
Z203 DPx4 work 20 outputcontrolpackage 0 22 E>U^<XfLI[9GdeJ9C2Y_c3
R138
R2
R3
l0
L48
VADSK[LcjPM6jKgCTz_[=<2
!s100 ?3BP]VR8diM05_OgZAkc_1
R6
32
R199
!i10b 1
R200
R201
R202
!i113 1
R11
R12
Z204 nbody
Eoutputmanager
Z205 w1594077642
R138
R139
R2
R3
R0
Z206 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
Z207 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
l0
L20
V>?@4X>DfUF_foBJ?Pc4ED3
!s100 :H=J>@[lgW<>PkKCShIbD3
R6
32
R199
!i10b 1
Z208 !s108 1594145232.220000
Z209 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
Z210 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
!i113 1
R11
R12
Aoutputmanagerarch
R138
R139
R2
R3
Z211 DEx4 work 13 outputmanager 0 22 >?@4X>DfUF_foBJ?Pc4ED3
l55
L36
VL`[7BN4c]I?DgTW@fJ`6b3
!s100 Plg7IZQl063jk61]IFShd1
R6
32
R199
!i10b 1
R208
R209
R210
!i113 1
R11
R12
Epc
Z212 w1593803195
R138
R2
R3
R0
Z213 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
Z214 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
l0
L20
V>c^bnP:hSB52;5JQ]@C<m2
!s100 6oc0QM=mdbX12M8YD_[6T2
R6
32
R199
!i10b 1
Z215 !s108 1594145232.799000
Z216 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
Z217 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
!i113 1
R11
R12
Apcarch
R138
R2
R3
Z218 DEx4 work 2 pc 0 22 >c^bnP:hSB52;5JQ]@C<m2
l46
L35
VB6<Ngcm4S?G1c72Bzl8cN2
!s100 8Y=FOVm4Q;nTlVBgDBGWB2
R6
32
R199
!i10b 1
R215
R216
R217
!i113 1
R11
R12
Eperiphericcircuit
Z219 w1593197021
R2
R3
R0
Z220 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
Z221 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
l0
L22
VJhzfKIa5Izi4^IHhj;V]L1
!s100 N5jBA?S2XJce=>N43H:W20
R6
32
Z222 !s110 1594145233
!i10b 1
Z223 !s108 1594145233.356000
Z224 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
Z225 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
!i113 1
R11
R12
Aperiphericcircuitarch
R2
R3
Z226 DEx4 work 17 periphericcircuit 0 22 JhzfKIa5Izi4^IHhj;V]L1
l49
L36
Vgz;efd2eE<nF4DRhBfm>O0
!s100 oOXVMl>IZl`N]bbgnF>S]2
R6
32
R222
!i10b 1
R223
R224
R225
!i113 1
R11
R12
Eregisters
Z227 w1592761482
R138
R139
R2
R3
R0
Z228 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
Z229 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
l0
L20
V>k^WW6VeKb1CPh<HZ_f902
!s100 Jh5WjNG^^]R50[icf9_C_3
R6
32
R222
!i10b 1
Z230 !s108 1594145233.926000
Z231 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
Z232 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
!i113 1
R11
R12
Aregistersarch
R211
Z233 DEx4 work 14 registersblock 0 22 PkGAj3ChmB8=27z;eBjnV3
R145
R138
R139
R2
R3
Z234 DEx4 work 9 registers 0 22 >k^WW6VeKb1CPh<HZ_f902
l49
L41
VO[Ue5Am9^X@c>VgN3M7kT3
!s100 [l3]J^c0=Oh33NSVL66@z3
R6
32
R222
!i10b 1
R230
R231
R232
!i113 1
R11
R12
Eregistersblock
Z235 w1592598173
R138
R139
R2
R3
R0
Z236 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
Z237 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
l0
L20
VPkGAj3ChmB8=27z;eBjnV3
!s100 P_VBRlKkAM]=5]n_D`bPQ0
R6
32
Z238 !s110 1594145235
!i10b 1
Z239 !s108 1594145234.963000
Z240 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
Z241 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
!i113 1
R11
R12
Aregistersblockarch
Z242 DEx4 work 2 sp 0 22 MZ=`9IEXj?`mTl9jCALYD3
Z243 DEx4 work 4 word 0 22 MXc_JWUzI^=T^>]nVX]OT0
R138
R139
R2
R3
R233
l37
L33
VeZ4oJ<>X5Og5J^<b?]1D43
!s100 6LG60caaVabLkJdnYlC[C1
R6
32
R238
!i10b 1
R239
R240
R241
!i113 1
R11
R12
Pregisterspackage
R138
R2
R3
Z244 w1592599722
R0
Z245 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
Z246 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
l0
L18
V[Q92`fMdha;PcL[ZDfbN_3
!s100 SI?jToFj5Hm@FH_6zjQ>53
R6
32
b1
R238
!i10b 1
Z247 !s108 1594145235.563000
Z248 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
Z249 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
!i113 1
R11
R12
Bbody
R139
R138
R2
R3
l0
L61
V7nLW@c8^cXBSNM:I<k[1S3
!s100 Z?UzTb8e9:eB<e6C78i3N2
R6
32
R238
!i10b 1
R247
R248
R249
!i113 1
R11
R12
R204
Eriscv
Z250 w1593803194
R138
R203
R2
R3
R0
Z251 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
Z252 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
l0
L21
V1lmWnWN1:PO^E^`J0X@oC1
!s100 dX]8QNPFPK^@BnAF:faK;0
R6
32
R238
!i10b 1
Z253 !s108 1594145235.773000
Z254 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
Z255 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
!i113 1
R11
R12
Ariscvarch
R26
R173
R75
R218
R153
R130
R139
R234
R21
R22
R23
R24
R67
R138
R203
R2
R3
Z256 DEx4 work 5 riscv 0 22 1lmWnWN1:PO^E^`J0X@oC1
l77
L39
ViT44UVVLWLVEQ7TZ98GBJ3
!s100 SU7d?oANEQ[[0=DCBYVgG2
R6
32
R238
!i10b 1
R253
R254
R255
!i113 1
R11
R12
Esinglepartialproduct
R54
R2
R3
R0
Z257 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
Z258 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
l0
L9
VB`LgYBbfCemVK;<^[mc]^0
!s100 KSOX1<P_F5oXEzY:2<I0f3
R6
32
Z259 !s110 1594145236
!i10b 1
Z260 !s108 1594145236.370000
Z261 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
Z262 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
!i113 1
R11
R12
Asinglepartialproductarch
R2
R3
DEx4 work 20 singlepartialproduct 0 22 B`LgYBbfCemVK;<^[mc]^0
l50
L41
VcdEzKjGL`b<B`5gbozjA[1
!s100 >6nIhezEFJ9J9m>_SE>i32
R6
32
R259
!i10b 1
R260
R261
R262
!i113 1
R11
R12
Esoc
Z263 w1593630912
R138
R203
R2
R3
R0
Z264 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
Z265 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
l0
L21
VgTCfE6lPn=CzFkbk<hh]60
!s100 z=L:mQZ>8ifKLN8J8HL^I2
R6
32
Z266 !s110 1594145237
!i10b 1
Z267 !s108 1594145237.030000
Z268 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
Z269 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
!i113 1
R11
R12
Asocarch
R226
R188
R195
R256
R138
R203
R2
R3
Z270 DEx4 work 3 soc 0 22 gTCfE6lPn=CzFkbk<hh]60
l43
L33
VhYM?LZlgNFLM0z>BGdm1:0
!s100 a@e6Dg04jaKVX4mn`I=;U1
R6
32
R266
!i10b 1
R267
R268
R269
!i113 1
R11
R12
Esp
Z271 w1592253000
R138
R2
R3
R0
Z272 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
Z273 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
l0
L20
VMZ=`9IEXj?`mTl9jCALYD3
!s100 =keGzCh]AAAS5[MRC6a[?1
R6
32
R266
!i10b 1
Z274 !s108 1594145237.690000
Z275 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
Z276 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
!i113 1
R11
R12
Asparch
R138
R2
R3
R242
l50
L41
Vm3kaK_Mafi2Oo^D_EdTc_2
!s100 FFZj5S<7?KF>defg`0[0f2
R6
32
R266
!i10b 1
R274
R275
R276
!i113 1
R11
R12
Etestprotocol
Z277 w1593538503
R203
R138
R2
R3
R0
Z278 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd
Z279 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd
l0
L16
V>o<B]:D@d6TOQImmD]mag0
!s100 :E]n]d``4]VzDQB[zG6S83
R6
32
Z280 !s110 1594145238
!i10b 1
Z281 !s108 1594145238.263000
Z282 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd|
Z283 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd|
!i113 1
R11
R12
Atestprotocolarch
R270
R203
R138
R2
R3
DEx4 work 12 testprotocol 0 22 >o<B]:D@d6TOQImmD]mag0
l31
L19
VzljJM0`Ne@l06e:fOo36J1
!s100 Y=m=RJe]9O:lF536^RKnh3
R6
32
R280
!i10b 1
R281
R282
R283
!i113 1
R11
R12
Eword
Z284 w1592595398
R2
R3
R0
Z285 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
Z286 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
l0
L19
VMXc_JWUzI^=T^>]nVX]OT0
!s100 =`LjQI=>ZR@]i[09;cdeb2
R6
32
R280
!i10b 1
Z287 !s108 1594145238.891000
Z288 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
Z289 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
!i113 1
R11
R12
Awordarch
R2
R3
R243
l35
L31
Z290 VoABJ5nTCl0ja=UN?zGMfW2
Z291 !s100 :ZX1CC?G9K^95K8Vn]UZc1
R6
32
R280
!i10b 1
R287
R288
R289
!i113 1
R11
R12
