# Lab 6 - Stopwatch by Jack Gaon and Francis Tanglao

#### Note: We made "done" an output instead of a wire for [*mod_counter_parameter*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%206/Starter%20Code/mod_counter_parameter.v) 
### You can find the code for the stopwatch [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%206/stopwatch.v)
### You can find the constraint file for the stopwatch [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%206/Nexys-A7-100T-Master.xdc)
