Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Oct 16 21:29:03 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_bd_wrapper_timing_summary_routed.rpt -rpx top_bd_wrapper_timing_summary_routed.rpx
| Design       : top_bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 215 register/latch pins with no clock driven by root clock pin: top_bd_i/adc_interface_0/U0/clk_counter_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 435 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.083        0.000                      0                21403        0.015        0.000                      0                21403        4.020        0.000                       0                 11026  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.083        0.000                      0                21306        0.015        0.000                      0                21306        4.020        0.000                       0                 11026  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.843        0.000                      0                   97        1.043        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.580ns (18.450%)  route 2.564ns (81.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.672     2.980    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X31Y39         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.853     5.289    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.413 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.711     6.124    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.596    12.788    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.130    12.918    
                         clock uncertainty           -0.154    12.764    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     7.207    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.580ns (17.972%)  route 2.647ns (82.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.673     2.981    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X26Y4          FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.745     5.182    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.306 r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_39/O
                         net (fo=1, routed)           0.903     6.208    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][1]
    DSP48_X0Y0           DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.598    12.790    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y0           DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.130    12.920    
                         clock uncertainty           -0.154    12.766    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -5.474     7.292    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.580ns (18.549%)  route 2.547ns (81.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.672     2.980    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X31Y39         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.853     5.289    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.413 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.694     6.107    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.596    12.788    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.130    12.918    
                         clock uncertainty           -0.154    12.764    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     7.207    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.642ns (20.961%)  route 2.421ns (79.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.669     2.977    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X24Y4          FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=20, routed)          1.654     5.149    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[3]
    SLICE_X10Y1          LUT6 (Prop_lut6_I2_O)        0.124     5.273 r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.766     6.040    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X0Y0           DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.598    12.790    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y0           DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.130    12.920    
                         clock uncertainty           -0.154    12.766    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     7.209    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.642ns (20.939%)  route 2.424ns (79.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.671     2.979    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X28Y38         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.106     4.603    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X26Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.727 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_30/O
                         net (fo=1, routed)           1.318     6.045    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][10]
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.596    12.788    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.130    12.918    
                         clock uncertainty           -0.154    12.764    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -5.474     7.290    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.642ns (21.078%)  route 2.404ns (78.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.671     2.979    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X28Y38         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.966     4.463    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.587 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_38/O
                         net (fo=1, routed)           1.438     6.025    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][2]
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.596    12.788    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.130    12.918    
                         clock uncertainty           -0.154    12.764    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -5.474     7.290    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.642ns (20.927%)  route 2.426ns (79.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.659     2.967    top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X32Y62         FDRE                                         r  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.518     3.485 r  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.558     5.043    top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[2]
    SLICE_X33Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.167 r  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.868     6.035    top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X1Y27          DSP48E1                                      r  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.569    12.761    top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y27          DSP48E1                                      r  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.264    13.026    
                         clock uncertainty           -0.154    12.871    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     7.314    top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_bkb_U0/dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.642ns (20.305%)  route 2.520ns (79.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.671     2.979    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X28Y38         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.140     4.637    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.761 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_26/O
                         net (fo=2, routed)           1.380     6.141    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][14]
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.596    12.788    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.130    12.918    
                         clock uncertainty           -0.154    12.764    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -5.342     7.422    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.580ns (19.320%)  route 2.422ns (80.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.673     2.981    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X26Y4          FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.724     5.161    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X17Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_37/O
                         net (fo=1, routed)           0.699     5.983    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][3]
    DSP48_X0Y0           DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.598    12.790    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y0           DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.130    12.920    
                         clock uncertainty           -0.154    12.766    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -5.474     7.292    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.385%)  route 2.360ns (78.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.671     2.979    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X28Y38         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           0.808     4.305    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]_0
    SLICE_X22Y38         LUT3 (Prop_lut3_I2_O)        0.124     4.429 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_21/O
                         net (fo=2, routed)           1.552     5.981    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][19]
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.596    12.788    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y16          DSP48E1                                      r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.130    12.918    
                         clock uncertainty           -0.154    12.764    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -5.474     7.290    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_eOg_U6/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  1.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.189ns (45.421%)  route 0.227ns (54.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.582     0.923    top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.227     1.291    top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.048     1.339 r  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[31]_i_2__0/O
                         net (fo=1, routed)           0.000     1.339    top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[31]_i_2__0_n_0
    SLICE_X0Y49          FDRE                                         r  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.852     1.222    top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.131     1.324    top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/tmp_1_reg_48_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.895%)  route 0.222ns (61.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.563     0.904    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X18Y6          FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/Q
                         net (fo=1, routed)           0.222     1.266    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/grp_fu_35_p1[10]
    SLICE_X22Y5          FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/tmp_1_reg_48_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.828     1.198    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/ap_clk
    SLICE_X22Y5          FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/tmp_1_reg_48_reg[10]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.070     1.234    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/tmp_1_reg_48_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_cud_x_U9/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/tmp_3_reg_338_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.365%)  route 0.227ns (61.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.558     0.899    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_cud_x_U9/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X14Y33         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_cud_x_U9/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_cud_x_U9/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/Q
                         net (fo=1, routed)           0.227     1.266    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/grp_fu_91_p2[30]
    SLICE_X24Y32         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/tmp_3_reg_338_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.820     1.190    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/ap_clk
    SLICE_X24Y32         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/tmp_3_reg_338_reg[30]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X24Y32         FDRE (Hold_fdre_C_D)         0.076     1.232    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/tmp_3_reg_338_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_cud_x_U9/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/tmp_3_reg_338_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.033%)  route 0.230ns (61.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.555     0.896    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_cud_x_U9/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X14Y30         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_cud_x_U9/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_cud_x_U9/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/Q
                         net (fo=1, routed)           0.230     1.266    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/grp_fu_91_p2[0]
    SLICE_X24Y32         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/tmp_3_reg_338_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.820     1.190    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/ap_clk
    SLICE_X24Y32         FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/tmp_3_reg_338_reg[0]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X24Y32         FDRE (Hold_fdre_C_D)         0.075     1.231    top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/tmp_3_reg_338_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_bd_i/abc2dq_0/U0/reg_342_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/iD_1_data_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.041%)  route 0.176ns (57.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.555     0.896    top_bd_i/abc2dq_0/U0/ap_clk
    SLICE_X22Y33         FDRE                                         r  top_bd_i/abc2dq_0/U0/reg_342_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  top_bd_i/abc2dq_0/U0/reg_342_reg[16]/Q
                         net (fo=3, routed)           0.176     1.200    top_bd_i/abc2dq_0/U0/reg_342[16]
    SLICE_X20Y33         FDRE                                         r  top_bd_i/abc2dq_0/U0/iD_1_data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.823     1.193    top_bd_i/abc2dq_0/U0/ap_clk
    SLICE_X20Y33         FDRE                                         r  top_bd_i/abc2dq_0/U0/iD_1_data_reg_reg[16]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.005     1.164    top_bd_i/abc2dq_0/U0/iD_1_data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.583     0.924    top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y54          FDRE                                         r  top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.115     1.180    top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X0Y54          SRLC32E                                      r  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.850     1.220    top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y54          SRLC32E                                      r  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.263     0.957    
    SLICE_X0Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.140    top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/tmp_1_reg_48_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.374%)  route 0.226ns (61.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.563     0.904    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X18Y4          FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/Q
                         net (fo=1, routed)           0.226     1.271    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/grp_fu_35_p1[2]
    SLICE_X22Y4          FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/tmp_1_reg_48_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.828     1.198    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/ap_clk
    SLICE_X22Y4          FDRE                                         r  top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/tmp_1_reg_48_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y4          FDRE (Hold_fdre_C_D)         0.066     1.230    top_bd_i/abc2dq_0/U0/grp_getRealValue_fu_240/tmp_1_reg_48_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.766%)  route 0.232ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.556     0.896    top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X19Y18         FDRE                                         r  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.232     1.270    top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/out
    SLICE_X25Y21         FDRE                                         r  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.816     1.186    top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X25Y21         FDRE                                         r  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg/C
                         clock pessimism             -0.034     1.152    
    SLICE_X25Y21         FDRE (Hold_fdre_C_D)         0.075     1.227    top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_cud_U3/dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.458%)  route 0.374ns (69.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.565     0.906    top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y42          FDRE                                         r  top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=4, routed)           0.374     1.444    top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y10         RAMB36E1                                     r  top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.876     1.246    top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.029     1.217    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.400    top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_bd_i/vsi_control_0/U0/reg_291_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/din0_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.684%)  route 0.173ns (43.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.548     0.889    top_bd_i/vsi_control_0/U0/ap_clk
    SLICE_X23Y71         FDRE                                         r  top_bd_i/vsi_control_0/U0/reg_291_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  top_bd_i/vsi_control_0/U0/reg_291_reg[23]/Q
                         net (fo=1, routed)           0.173     1.190    top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/Q[23]
    SLICE_X19Y71         LUT5 (Prop_lut5_I2_O)        0.099     1.289 r  top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/din0_buf1[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.289    top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/din00_out[23]
    SLICE_X19Y71         FDRE                                         r  top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/din0_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.818     1.188    top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/ap_clk
    SLICE_X19Y71         FDRE                                         r  top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/din0_buf1_reg[23]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X19Y71         FDRE (Hold_fdre_C_D)         0.091     1.245    top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/din0_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18  top_bd_i/phase_generator_vsi/U0/cos_lut_U/phase_generator_fbkb_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18  top_bd_i/phase_generator_vsi/U0/cos_lut_U/phase_generator_fbkb_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  top_bd_i/phase_generator_vsi/U0/cos_lut_U/phase_generator_fbkb_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  top_bd_i/phase_generator_vsi/U0/cos_lut_U/phase_generator_fbkb_rom_U/q2_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  top_bd_i/phase_generator_vsi/U0/cos_lut_U/phase_generator_fbkb_rom_U/q4_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  top_bd_i/phase_generator_vsi/U0/cos_lut_U/phase_generator_fbkb_rom_U/q4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  top_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y16  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_dEe_U7/dq2alphaBeta2abc_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y7   top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y23  top_bd_i/abc2dq_0/U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y54   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y52  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y52  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y54  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y54  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y53   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y53   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y16  top_bd_i/dq2alphaBeta2abc_0/U0/dq2alphaBeta2abc_dEe_U7/dq2alphaBeta2abc_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y54   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y54  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y54  top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y53   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y53   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y54   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y54   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y53   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y55   top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/PLL_START_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.580ns (10.816%)  route 4.783ns (89.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.772     8.386    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X25Y64         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/PLL_START_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.480    12.672    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X25Y64         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/PLL_START_reg/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X25Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/PLL_START_reg
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/VSI_START_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.580ns (10.816%)  route 4.783ns (89.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.772     8.386    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X25Y64         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/VSI_START_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.480    12.672    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X25Y64         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/VSI_START_reg/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X25Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/VSI_START_reg
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/pll_st_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.580ns (10.816%)  route 4.783ns (89.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.772     8.386    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X25Y64         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/pll_st_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.480    12.672    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X25Y64         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/pll_st_reg[0]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X25Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/pll_st_reg[0]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/pll_st_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.580ns (10.816%)  route 4.783ns (89.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.772     8.386    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X25Y64         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/pll_st_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.480    12.672    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X25Y64         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/pll_st_reg[1]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X25Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/pll_st_reg[1]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/vsi_st_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.580ns (10.816%)  route 4.783ns (89.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.772     8.386    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X25Y64         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/vsi_st_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.480    12.672    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X25Y64         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/vsi_st_reg[0]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X25Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/vsi_st_reg[0]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/vsi_st_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.580ns (10.816%)  route 4.783ns (89.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.772     8.386    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X25Y64         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/vsi_st_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.480    12.672    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X25Y64         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/vsi_st_reg[1]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X25Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/vsi_st_reg[1]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.580ns (10.874%)  route 4.754ns (89.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.744     8.357    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X18Y62         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.486    12.678    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X18Y62         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_reg/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X18Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.235    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_reg
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_flag_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.580ns (10.874%)  route 4.754ns (89.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.744     8.357    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X18Y62         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.486    12.678    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X18Y62         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_flag_reg/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X18Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.235    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_flag_reg
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_st_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.580ns (10.874%)  route 4.754ns (89.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.744     8.357    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X18Y62         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_st_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.486    12.678    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X18Y62         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_st_reg[0]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X18Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.235    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_st_reg[0]
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_st_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.580ns (10.874%)  route 4.754ns (89.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.715     3.023    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.010     5.489    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aresetn
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/ADC_START_i_2/O
                         net (fo=189, routed)         2.744     8.357    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]
    SLICE_X18Y62         FDCE                                         f  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_st_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       1.486    12.678    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/s00_axi_aclk
    SLICE_X18Y62         FDCE                                         r  top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_st_reg[1]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X18Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.235    top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/acq_st_reg[1]
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  3.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/adc_interface_0/U0/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.786     1.845    top_bd_i/adc_interface_0/U0/nRST
    SLICE_X15Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.890 f  top_bd_i/adc_interface_0/U0/clk_counter[2]_i_2/O
                         net (fo=10, routed)          0.235     2.125    top_bd_i/adc_interface_0/U0/clk_counter[2]_i_2_n_0
    SLICE_X13Y55         FDCE                                         f  top_bd_i/adc_interface_0/U0/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.833     1.203    top_bd_i/adc_interface_0/U0/CLK
    SLICE_X13Y55         FDCE                                         r  top_bd_i/adc_interface_0/U0/clk_counter_reg[0]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X13Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    top_bd_i/adc_interface_0/U0/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/adc_interface_0/U0/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.786     1.845    top_bd_i/adc_interface_0/U0/nRST
    SLICE_X15Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.890 f  top_bd_i/adc_interface_0/U0/clk_counter[2]_i_2/O
                         net (fo=10, routed)          0.235     2.125    top_bd_i/adc_interface_0/U0/clk_counter[2]_i_2_n_0
    SLICE_X13Y55         FDCE                                         f  top_bd_i/adc_interface_0/U0/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.833     1.203    top_bd_i/adc_interface_0/U0/CLK
    SLICE_X13Y55         FDCE                                         r  top_bd_i/adc_interface_0/U0/clk_counter_reg[1]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X13Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    top_bd_i/adc_interface_0/U0/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/adc_interface_0/U0/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.786     1.845    top_bd_i/adc_interface_0/U0/nRST
    SLICE_X15Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.890 f  top_bd_i/adc_interface_0/U0/clk_counter[2]_i_2/O
                         net (fo=10, routed)          0.235     2.125    top_bd_i/adc_interface_0/U0/clk_counter[2]_i_2_n_0
    SLICE_X13Y55         FDCE                                         f  top_bd_i/adc_interface_0/U0/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.833     1.203    top_bd_i/adc_interface_0/U0/CLK
    SLICE_X13Y55         FDCE                                         r  top_bd_i/adc_interface_0/U0/clk_counter_reg[2]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X13Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    top_bd_i/adc_interface_0/U0/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.560ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.528%)  route 1.581ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          1.452     2.512    top_bd_i/pwm_3rdharm_pfc/U0/nRST
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.557 f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count[8]_i_1/O
                         net (fo=9, routed)           0.129     2.685    top_bd_i/pwm_3rdharm_pfc/U0/clear
    SLICE_X42Y13         FDCE                                         f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.856     1.226    top_bd_i/pwm_3rdharm_pfc/U0/CLK
    SLICE_X42Y13         FDCE                                         r  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[5]/C
                         clock pessimism             -0.034     1.192    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.125    top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.528%)  route 1.581ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          1.452     2.512    top_bd_i/pwm_3rdharm_pfc/U0/nRST
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.557 f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count[8]_i_1/O
                         net (fo=9, routed)           0.129     2.685    top_bd_i/pwm_3rdharm_pfc/U0/clear
    SLICE_X42Y13         FDCE                                         f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.856     1.226    top_bd_i/pwm_3rdharm_pfc/U0/CLK
    SLICE_X42Y13         FDCE                                         r  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[6]/C
                         clock pessimism             -0.034     1.192    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.125    top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.528%)  route 1.581ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          1.452     2.512    top_bd_i/pwm_3rdharm_pfc/U0/nRST
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.557 f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count[8]_i_1/O
                         net (fo=9, routed)           0.129     2.685    top_bd_i/pwm_3rdharm_pfc/U0/clear
    SLICE_X42Y13         FDCE                                         f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.856     1.226    top_bd_i/pwm_3rdharm_pfc/U0/CLK
    SLICE_X42Y13         FDCE                                         r  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[7]/C
                         clock pessimism             -0.034     1.192    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.125    top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.528%)  route 1.581ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          1.452     2.512    top_bd_i/pwm_3rdharm_pfc/U0/nRST
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.557 f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count[8]_i_1/O
                         net (fo=9, routed)           0.129     2.685    top_bd_i/pwm_3rdharm_pfc/U0/clear
    SLICE_X42Y13         FDCE                                         f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.856     1.226    top_bd_i/pwm_3rdharm_pfc/U0/CLK
    SLICE_X42Y13         FDCE                                         r  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[8]/C
                         clock pessimism             -0.034     1.192    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.125    top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.528%)  route 1.581ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          1.452     2.512    top_bd_i/pwm_3rdharm_pfc/U0/nRST
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.557 f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count[8]_i_1/O
                         net (fo=9, routed)           0.129     2.685    top_bd_i/pwm_3rdharm_pfc/U0/clear
    SLICE_X43Y13         FDCE                                         f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.856     1.226    top_bd_i/pwm_3rdharm_pfc/U0/CLK
    SLICE_X43Y13         FDCE                                         r  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[0]/C
                         clock pessimism             -0.034     1.192    
    SLICE_X43Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.100    top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.186ns (10.088%)  route 1.658ns (89.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          1.452     2.512    top_bd_i/pwm_3rdharm_pfc/U0/nRST
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.557 f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count[8]_i_1/O
                         net (fo=9, routed)           0.206     2.762    top_bd_i/pwm_3rdharm_pfc/U0/clear
    SLICE_X42Y12         FDCE                                         f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.857     1.227    top_bd_i/pwm_3rdharm_pfc/U0/CLK
    SLICE_X42Y12         FDCE                                         r  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[1]/C
                         clock pessimism             -0.034     1.193    
    SLICE_X42Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.126    top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.186ns (10.088%)  route 1.658ns (89.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.578     0.919    top_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y33          FDRE                                         r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  top_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          1.452     2.512    top_bd_i/pwm_3rdharm_pfc/U0/nRST
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.557 f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count[8]_i_1/O
                         net (fo=9, routed)           0.206     2.762    top_bd_i/pwm_3rdharm_pfc/U0/clear
    SLICE_X42Y12         FDCE                                         f  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11067, routed)       0.857     1.227    top_bd_i/pwm_3rdharm_pfc/U0/CLK
    SLICE_X42Y12         FDCE                                         r  top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[2]/C
                         clock pessimism             -0.034     1.193    
    SLICE_X42Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.126    top_bd_i/pwm_3rdharm_pfc/U0/tri_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  1.636    





