# The synthesis options

set_device GW5A-LV25MG121NC1/I0
set_option -synthesis_tool gowinsynthesis
set_option -output_base_name fpga_project
set_option -top_module board_specific_top
set_option -verilog_std sysv2017
