Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 18 14:01:35 2025
| Host         : desktop1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_lite_control_sets_placed.rpt
| Design       : uart_lite
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+---------------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal        |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG | cfg_arready_o_i_1_n_0        | rst_i_IBUF                |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG | cfg_bvalid_o_i_1_n_0         | rst_i_IBUF                |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG | intr_o_i_1_n_0               | cfg_rvalid_o_i_1_n_0      |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG | cfg_rvalid_o1_out            | cfg_rvalid_o_i_1_n_0      |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG | ulite_tx_reg1                | cfg_awready_o_i_1_n_0     |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG | ulite_control_reg[4]_i_1_n_0 | rst_i_IBUF                |                2 |              3 |         1.50 |
|  clk_i_IBUF_BUFG |                              |                           |                5 |              6 |         1.20 |
|  u_baud/out_clk  |                              |                           |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | cfg_rdata_o[7]_i_1_n_0       | cfg_rvalid_o_i_1_n_0      |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | ulite_tx_reg                 | rst_i_IBUF                |                2 |              8 |         4.00 |
|  u_baud/out_clk  |                              | rst_i_IBUF                |                4 |             11 |         2.75 |
|  clk_i_IBUF_BUFG |                              | u_baud/counter[0]_i_1_n_0 |                8 |             32 |         4.00 |
+------------------+------------------------------+---------------------------+------------------+----------------+--------------+


