User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


cap input beginning: 2097152 bytes
Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 2MB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 2
inputParameter->isMLC == [true, false]: false
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/SRAM.cell
cell->memCellType == [memristor (5)]: 0

continuing


=============
CONFIGURATION
=============
Bank Organization: 64 x 8
 - Row Activation   : 1 / 64
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.475mm x 995.498um = 1.468mm^2
 |--- Mat Area      = 23.040um x 124.437um = 2867.040um^2   (80.763%)
 |--- Subarray Area = 11.520um x 60.298um = 694.635um^2   (83.336%)
 - Area Efficiency = 80.763%
Timing:
 -  Read Latency = 1.180ns
 |--- H-Tree Latency = 693.914ps
 |--- Mat Latency    = 485.607ps
    |--- Predecoder Latency = 131.583ps
    |--- Subarray Latency   = 354.024ps
       |--- Row Decoder Latency = 204.500ps
       |--- Bitline Latency     = 97.106ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 48.430ps
       |--- Precharge Latency   = 91.133ps
 - Write Latency = 832.564ps
 |--- H-Tree Latency = 346.957ps
 |--- Mat Latency    = 485.607ps
    |--- Predecoder Latency = 131.583ps
    |--- Subarray Latency   = 354.024ps
       |--- Row Decoder Latency = 204.500ps
       |--- Charge Latency      = 28.540ps
 - Read Bandwidth  = 265.939GB/s
 - Write Bandwidth = 180.779GB/s
Power:
 -  Read Dynamic Energy = 171.072pJ
 |--- H-Tree Dynamic Energy = 159.346pJ
 |--- Mat Dynamic Energy    = 1.466pJ per mat
    |--- Predecoder Dynamic Energy = 0.038pJ
    |--- Subarray Dynamic Energy   = 0.357pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Senseamp Dynamic Energy    = 0.006pJ
       |--- Mux Dynamic Energy         = 0.008pJ
       |--- Precharge Dynamic Energy   = 0.103pJ
 - Write Dynamic Energy = 163.307pJ
 |--- H-Tree Dynamic Energy = 159.346pJ
 |--- Mat Dynamic Energy    = 0.495pJ per mat
    |--- Predecoder Dynamic Energy = 0.038pJ
    |--- Subarray Dynamic Energy   = 0.114pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Mux Dynamic Energy         = 0.008pJ
 - Leakage Power = 215.633uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 421.159nW per mat

Finished!
