Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f22a26a0d8dc405aa74f9badd7ea4ac5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul32_tb_behav xil_defaultlib.mul32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.mul32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul32_tb_behav
