// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module drop_optional_ip_hea (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer0_V_dout,
        rxEng_dataBuffer0_V_empty_n,
        rxEng_dataBuffer0_V_read,
        rx_process2dropLengt_1_dout,
        rx_process2dropLengt_1_empty_n,
        rx_process2dropLengt_1_read,
        rxEng_dataBuffer4_V_1_din,
        rxEng_dataBuffer4_V_1_full_n,
        rxEng_dataBuffer4_V_1_write,
        rxEng_dataBuffer4_V_2_din,
        rxEng_dataBuffer4_V_2_full_n,
        rxEng_dataBuffer4_V_2_write,
        rxEng_dataBuffer4_V_s_din,
        rxEng_dataBuffer4_V_s_full_n,
        rxEng_dataBuffer4_V_s_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] rxEng_dataBuffer0_V_dout;
input   rxEng_dataBuffer0_V_empty_n;
output   rxEng_dataBuffer0_V_read;
input  [3:0] rx_process2dropLengt_1_dout;
input   rx_process2dropLengt_1_empty_n;
output   rx_process2dropLengt_1_read;
output  [63:0] rxEng_dataBuffer4_V_1_din;
input   rxEng_dataBuffer4_V_1_full_n;
output   rxEng_dataBuffer4_V_1_write;
output  [7:0] rxEng_dataBuffer4_V_2_din;
input   rxEng_dataBuffer4_V_2_full_n;
output   rxEng_dataBuffer4_V_2_write;
output  [0:0] rxEng_dataBuffer4_V_s_din;
input   rxEng_dataBuffer4_V_s_full_n;
output   rxEng_dataBuffer4_V_s_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer0_V_read;
reg rx_process2dropLengt_1_read;
reg[63:0] rxEng_dataBuffer4_V_1_din;
reg rxEng_dataBuffer4_V_1_write;
reg[7:0] rxEng_dataBuffer4_V_2_din;
reg rxEng_dataBuffer4_V_2_write;
reg[0:0] rxEng_dataBuffer4_V_s_din;
reg rxEng_dataBuffer4_V_s_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [2:0] doh_state_load_load_fu_243_p1;
wire   [0:0] grp_nbreadreq_fu_128_p3;
reg    ap_predicate_op13_read_state1;
reg    ap_predicate_op23_read_state1;
reg    ap_predicate_op37_read_state1;
reg    ap_predicate_op44_read_state1;
wire   [0:0] tmp_nbreadreq_fu_142_p3;
reg    ap_predicate_op61_read_state1;
wire   [0:0] icmp_ln895_fu_385_p2;
reg    ap_predicate_op66_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    io_acc_block_signal_op86;
reg   [2:0] doh_state_load_reg_489;
wire    io_acc_block_signal_op91;
wire    io_acc_block_signal_op97;
reg   [0:0] tmp_271_reg_505;
reg    ap_predicate_op97_write_state2;
wire    io_acc_block_signal_op105;
reg   [0:0] tmp_270_reg_519;
reg    ap_predicate_op105_write_state2;
wire    io_acc_block_signal_op112;
reg   [0:0] tmp_269_reg_542;
reg    ap_predicate_op112_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] doh_state;
reg   [3:0] length_V;
reg   [63:0] prevWord_data_V_13;
reg   [7:0] prevWord_keep_V_6;
reg    rx_process2dropLengt_1_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_dataBuffer0_V_blk_n;
reg    rxEng_dataBuffer4_V_1_blk_n;
reg    rxEng_dataBuffer4_V_2_blk_n;
reg    rxEng_dataBuffer4_V_s_blk_n;
reg   [63:0] p_Val2_s_reg_493;
reg   [7:0] p_Val2_62_reg_499;
wire   [0:0] trunc_ln647_11_fu_263_p1;
reg   [0:0] trunc_ln647_11_reg_509;
reg   [0:0] tmp_280_reg_514;
wire   [0:0] grp_fu_203_p3;
wire   [31:0] trunc_ln647_fu_285_p1;
reg   [31:0] trunc_ln647_reg_527;
reg   [3:0] p_Result_57_i_reg_532;
wire   [0:0] tmp_277_fu_299_p3;
reg   [0:0] tmp_277_reg_537;
wire   [63:0] tmp_data_V_20_fu_319_p1;
reg   [63:0] tmp_data_V_20_reg_546;
reg   [7:0] tmp_keep_V_17_reg_551;
reg   [0:0] tmp_last_V_reg_556;
wire   [0:0] icmp_ln879_fu_345_p2;
wire   [0:0] icmp_ln879_17_fu_351_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] ap_phi_mux_storemerge_i_phi_fu_173_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_170;
wire   [2:0] zext_ln82_fu_401_p1;
wire   [3:0] add_ln701_fu_333_p2;
wire   [63:0] p_Val2_67_fu_259_p1;
wire   [63:0] p_Val2_63_fu_281_p1;
wire   [63:0] trunc_ln321_fu_323_p1;
wire   [63:0] trunc_ln321_20_fu_391_p1;
wire   [63:0] p_Result_107_fu_411_p3;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] p_Result_105_fu_429_p3;
wire   [63:0] p_Result_103_fu_447_p4;
wire   [63:0] p_Result_s_fu_467_p3;
wire   [7:0] p_Result_108_fu_420_p3;
wire   [7:0] p_Result_106_fu_438_p3;
wire   [7:0] p_Result_104_fu_457_p4;
wire   [7:0] p_Result_102_fu_475_p3;
wire   [0:0] tmp_last_V_14_fu_483_p2;
wire   [2:0] tmp_281_fu_375_p4;
wire   [0:0] grp_fu_211_p3;
wire   [0:0] grp_fu_218_p3;
wire   [31:0] grp_fu_225_p4;
wire   [3:0] grp_fu_234_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_506;
reg    ap_condition_509;
reg    ap_condition_512;
reg    ap_condition_325;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 doh_state = 3'd0;
#0 length_V = 4'd0;
#0 prevWord_data_V_13 = 64'd0;
#0 prevWord_keep_V_6 = 8'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state <= zext_ln82_fu_401_p1;
    end else if (((icmp_ln879_fu_345_p2 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state <= 3'd3;
    end else if (((icmp_ln879_17_fu_351_p2 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd1) & (icmp_ln879_fu_345_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state <= 3'd2;
    end else if (((tmp_277_fu_299_p3 == 1'd1) & (grp_fu_203_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state <= 3'd4;
    end else if ((((grp_fu_203_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd3) & (tmp_277_fu_299_p3 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((doh_state_load_load_fu_243_p1 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((doh_state_load_load_fu_243_p1 == 3'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        doh_state <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_509)) begin
        if (((tmp_nbreadreq_fu_142_p3 == 1'd1) & (doh_state == 3'd0))) begin
            length_V <= rx_process2dropLengt_1_dout;
        end else if ((doh_state == 3'd1)) begin
            length_V <= add_ln701_fu_333_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_509)) begin
        if ((1'b1 == ap_condition_512)) begin
            prevWord_data_V_13 <= trunc_ln321_20_fu_391_p1;
        end else if ((doh_state == 3'd1)) begin
            prevWord_data_V_13 <= trunc_ln321_fu_323_p1;
        end else if ((doh_state == 3'd3)) begin
            prevWord_data_V_13 <= p_Val2_63_fu_281_p1;
        end else if ((doh_state == 3'd5)) begin
            prevWord_data_V_13 <= p_Val2_67_fu_259_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state_load_reg_489 <= doh_state;
        p_Val2_62_reg_499 <= prevWord_keep_V_6;
        p_Val2_s_reg_493 <= prevWord_data_V_13;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_57_i_reg_532 <= {{rxEng_dataBuffer0_V_dout[67:64]}};
        tmp_277_reg_537 <= rxEng_dataBuffer0_V_dout[32'd68];
        trunc_ln647_reg_527 <= trunc_ln647_fu_285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln895_fu_385_p2 == 1'd1) & (tmp_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_keep_V_6 <= {{rxEng_dataBuffer0_V_dout[71:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_269_reg_542 <= grp_nbreadreq_fu_128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_270_reg_519 <= grp_nbreadreq_fu_128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_271_reg_505 <= grp_nbreadreq_fu_128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_280_reg_514 <= rxEng_dataBuffer0_V_dout[32'd64];
        trunc_ln647_11_reg_509 <= trunc_ln647_11_fu_263_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_V_20_reg_546 <= tmp_data_V_20_fu_319_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_keep_V_17_reg_551 <= {{rxEng_dataBuffer0_V_dout[71:64]}};
        tmp_last_V_reg_556 <= rxEng_dataBuffer0_V_dout[32'd72];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_506)) begin
        if ((icmp_ln895_fu_385_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_phi_fu_173_p4 = 2'd1;
        end else if ((icmp_ln895_fu_385_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_phi_fu_173_p4 = 2'd3;
        end else begin
            ap_phi_mux_storemerge_i_phi_fu_173_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_170;
        end
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_173_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_170;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op66_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op37_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op13_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxEng_dataBuffer0_V_blk_n = rxEng_dataBuffer0_V_empty_n;
    end else begin
        rxEng_dataBuffer0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op66_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op37_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op13_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_dataBuffer0_V_read = 1'b1;
    end else begin
        rxEng_dataBuffer0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op97_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_489 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_489 == 3'd6)))) begin
        rxEng_dataBuffer4_V_1_blk_n = rxEng_dataBuffer4_V_1_full_n;
    end else begin
        rxEng_dataBuffer4_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_325)) begin
        if ((ap_predicate_op112_write_state2 == 1'b1)) begin
            rxEng_dataBuffer4_V_1_din = tmp_data_V_20_reg_546;
        end else if ((ap_predicate_op105_write_state2 == 1'b1)) begin
            rxEng_dataBuffer4_V_1_din = p_Result_s_fu_467_p3;
        end else if ((ap_predicate_op97_write_state2 == 1'b1)) begin
            rxEng_dataBuffer4_V_1_din = p_Result_103_fu_447_p4;
        end else if ((doh_state_load_reg_489 == 3'd4)) begin
            rxEng_dataBuffer4_V_1_din = p_Result_105_fu_429_p3;
        end else if ((doh_state_load_reg_489 == 3'd6)) begin
            rxEng_dataBuffer4_V_1_din = p_Result_107_fu_411_p3;
        end else begin
            rxEng_dataBuffer4_V_1_din = 'bx;
        end
    end else begin
        rxEng_dataBuffer4_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op97_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_489 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_489 == 3'd6)))) begin
        rxEng_dataBuffer4_V_1_write = 1'b1;
    end else begin
        rxEng_dataBuffer4_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op97_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_489 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_489 == 3'd6)))) begin
        rxEng_dataBuffer4_V_2_blk_n = rxEng_dataBuffer4_V_2_full_n;
    end else begin
        rxEng_dataBuffer4_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_325)) begin
        if ((ap_predicate_op112_write_state2 == 1'b1)) begin
            rxEng_dataBuffer4_V_2_din = tmp_keep_V_17_reg_551;
        end else if ((ap_predicate_op105_write_state2 == 1'b1)) begin
            rxEng_dataBuffer4_V_2_din = p_Result_102_fu_475_p3;
        end else if ((ap_predicate_op97_write_state2 == 1'b1)) begin
            rxEng_dataBuffer4_V_2_din = p_Result_104_fu_457_p4;
        end else if ((doh_state_load_reg_489 == 3'd4)) begin
            rxEng_dataBuffer4_V_2_din = p_Result_106_fu_438_p3;
        end else if ((doh_state_load_reg_489 == 3'd6)) begin
            rxEng_dataBuffer4_V_2_din = p_Result_108_fu_420_p3;
        end else begin
            rxEng_dataBuffer4_V_2_din = 'bx;
        end
    end else begin
        rxEng_dataBuffer4_V_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op97_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_489 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_489 == 3'd6)))) begin
        rxEng_dataBuffer4_V_2_write = 1'b1;
    end else begin
        rxEng_dataBuffer4_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op97_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_489 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_489 == 3'd6)))) begin
        rxEng_dataBuffer4_V_s_blk_n = rxEng_dataBuffer4_V_s_full_n;
    end else begin
        rxEng_dataBuffer4_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1))) begin
        rxEng_dataBuffer4_V_s_din = tmp_last_V_reg_556;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1))) begin
        rxEng_dataBuffer4_V_s_din = tmp_last_V_14_fu_483_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (doh_state_load_reg_489 == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (doh_state_load_reg_489 == 3'd6)))) begin
        rxEng_dataBuffer4_V_s_din = 1'd1;
    end else begin
        rxEng_dataBuffer4_V_s_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op97_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_489 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_489 == 3'd6)))) begin
        rxEng_dataBuffer4_V_s_write = 1'b1;
    end else begin
        rxEng_dataBuffer4_V_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op61_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_process2dropLengt_1_blk_n = rx_process2dropLengt_1_empty_n;
    end else begin
        rx_process2dropLengt_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op61_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_process2dropLengt_1_read = 1'b1;
    end else begin
        rx_process2dropLengt_1_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln701_fu_333_p2 = ($signed(4'd14) + $signed(length_V));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_process2dropLengt_1_empty_n == 1'b0) & (ap_predicate_op61_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op66_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op37_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op112 == 1'b0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((io_acc_block_signal_op105 == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((io_acc_block_signal_op97 == 1'b0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((io_acc_block_signal_op91 == 1'b0) & (doh_state_load_reg_489 == 3'd4)) | ((io_acc_block_signal_op86 == 1'b0) & (doh_state_load_reg_489 == 3'd6)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_process2dropLengt_1_empty_n == 1'b0) & (ap_predicate_op61_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op66_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op37_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op112 == 1'b0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((io_acc_block_signal_op105 == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((io_acc_block_signal_op97 == 1'b0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((io_acc_block_signal_op91 == 1'b0) & (doh_state_load_reg_489 == 3'd4)) | ((io_acc_block_signal_op86 == 1'b0) & (doh_state_load_reg_489 == 3'd6)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_process2dropLengt_1_empty_n == 1'b0) & (ap_predicate_op61_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op66_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op37_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op112 == 1'b0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((io_acc_block_signal_op105 == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((io_acc_block_signal_op97 == 1'b0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((io_acc_block_signal_op91 == 1'b0) & (doh_state_load_reg_489 == 3'd4)) | ((io_acc_block_signal_op86 == 1'b0) & (doh_state_load_reg_489 == 3'd6)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_process2dropLengt_1_empty_n == 1'b0) & (ap_predicate_op61_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op66_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op37_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((rxEng_dataBuffer0_V_empty_n == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((io_acc_block_signal_op112 == 1'b0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((io_acc_block_signal_op105 == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((io_acc_block_signal_op97 == 1'b0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((io_acc_block_signal_op91 == 1'b0) & (doh_state_load_reg_489 == 3'd4)) | ((io_acc_block_signal_op86 == 1'b0) & (doh_state_load_reg_489 == 3'd6)));
end

always @ (*) begin
    ap_condition_325 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_506 = ((tmp_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_509 = ((grp_nbreadreq_fu_128_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_512 = ((icmp_ln895_fu_385_p2 == 1'd1) & (tmp_nbreadreq_fu_142_p3 == 1'd1) & (doh_state == 3'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_170 = 'bx;

always @ (*) begin
    ap_predicate_op105_write_state2 = ((doh_state_load_reg_489 == 3'd3) & (tmp_270_reg_519 == 1'd1));
end

always @ (*) begin
    ap_predicate_op112_write_state2 = ((doh_state_load_reg_489 == 3'd2) & (tmp_269_reg_542 == 1'd1));
end

always @ (*) begin
    ap_predicate_op13_read_state1 = ((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd5));
end

always @ (*) begin
    ap_predicate_op23_read_state1 = ((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd3));
end

always @ (*) begin
    ap_predicate_op37_read_state1 = ((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd2));
end

always @ (*) begin
    ap_predicate_op44_read_state1 = ((grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd1));
end

always @ (*) begin
    ap_predicate_op61_read_state1 = ((tmp_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd0));
end

always @ (*) begin
    ap_predicate_op66_read_state1 = ((icmp_ln895_fu_385_p2 == 1'd1) & (tmp_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd1) & (doh_state == 3'd0));
end

always @ (*) begin
    ap_predicate_op97_write_state2 = ((tmp_271_reg_505 == 1'd1) & (doh_state_load_reg_489 == 3'd5));
end

assign doh_state_load_load_fu_243_p1 = doh_state;

assign grp_fu_203_p3 = rxEng_dataBuffer0_V_dout[32'd72];

assign grp_fu_211_p3 = p_Val2_s_reg_493[32'd63];

assign grp_fu_218_p3 = p_Val2_62_reg_499[32'd7];

assign grp_fu_225_p4 = {{p_Val2_s_reg_493[63:32]}};

assign grp_fu_234_p4 = {{p_Val2_62_reg_499[7:4]}};

assign grp_nbreadreq_fu_128_p3 = rxEng_dataBuffer0_V_empty_n;

assign icmp_ln879_17_fu_351_p2 = ((add_ln701_fu_333_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_345_p2 = ((add_ln701_fu_333_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_385_p2 = ((tmp_281_fu_375_p4 == 3'd0) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op105 = (rxEng_dataBuffer4_V_s_full_n & rxEng_dataBuffer4_V_2_full_n & rxEng_dataBuffer4_V_1_full_n);

assign io_acc_block_signal_op112 = (rxEng_dataBuffer4_V_s_full_n & rxEng_dataBuffer4_V_2_full_n & rxEng_dataBuffer4_V_1_full_n);

assign io_acc_block_signal_op86 = (rxEng_dataBuffer4_V_s_full_n & rxEng_dataBuffer4_V_2_full_n & rxEng_dataBuffer4_V_1_full_n);

assign io_acc_block_signal_op91 = (rxEng_dataBuffer4_V_s_full_n & rxEng_dataBuffer4_V_2_full_n & rxEng_dataBuffer4_V_1_full_n);

assign io_acc_block_signal_op97 = (rxEng_dataBuffer4_V_s_full_n & rxEng_dataBuffer4_V_2_full_n & rxEng_dataBuffer4_V_1_full_n);

assign p_Result_102_fu_475_p3 = {{p_Result_57_i_reg_532}, {grp_fu_234_p4}};

assign p_Result_103_fu_447_p4 = {{{trunc_ln647_11_reg_509}, {62'd0}}, {grp_fu_211_p3}};

assign p_Result_104_fu_457_p4 = {{{tmp_280_reg_514}, {6'd0}}, {grp_fu_218_p3}};

assign p_Result_105_fu_429_p3 = {{32'd0}, {grp_fu_225_p4}};

assign p_Result_106_fu_438_p3 = {{4'd0}, {grp_fu_234_p4}};

assign p_Result_107_fu_411_p3 = {{63'd0}, {grp_fu_211_p3}};

assign p_Result_108_fu_420_p3 = {{7'd0}, {grp_fu_218_p3}};

assign p_Result_s_fu_467_p3 = {{trunc_ln647_reg_527}, {grp_fu_225_p4}};

assign p_Val2_63_fu_281_p1 = rxEng_dataBuffer0_V_dout[63:0];

assign p_Val2_67_fu_259_p1 = rxEng_dataBuffer0_V_dout[63:0];

assign tmp_277_fu_299_p3 = rxEng_dataBuffer0_V_dout[32'd68];

assign tmp_281_fu_375_p4 = {{rx_process2dropLengt_1_dout[3:1]}};

assign tmp_data_V_20_fu_319_p1 = rxEng_dataBuffer0_V_dout[63:0];

assign tmp_last_V_14_fu_483_p2 = (tmp_277_reg_537 ^ 1'd1);

assign tmp_nbreadreq_fu_142_p3 = rx_process2dropLengt_1_empty_n;

assign trunc_ln321_20_fu_391_p1 = rxEng_dataBuffer0_V_dout[63:0];

assign trunc_ln321_fu_323_p1 = rxEng_dataBuffer0_V_dout[63:0];

assign trunc_ln647_11_fu_263_p1 = rxEng_dataBuffer0_V_dout[0:0];

assign trunc_ln647_fu_285_p1 = rxEng_dataBuffer0_V_dout[31:0];

assign zext_ln82_fu_401_p1 = ap_phi_mux_storemerge_i_phi_fu_173_p4;

endmodule //drop_optional_ip_hea
