Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG --family="Arria 10" --part=10AT115S2F45E2SG
Warning: XG.alt_em10g32_0: Example Design for this setting is not available. Please refer to Presets to apply setting for example design
Info: XG: "Transforming system: XG"
Info: XG: Running transform generation_view_transform
Info: XG: Running transform generation_view_transform took 0.002s
Info: alt_em10g32_0: Running transform generation_view_transform
Info: alt_em10g32_0: Running transform generation_view_transform took 0.000s
Info: XG: Running transform interconnect_transform_chooser
Info: XG: Running transform interconnect_transform_chooser took 0.100s
Info: XG: "Naming system components in system: XG"
Info: XG: "Processing generation queue"
Info: XG: "Generating: XG"
Info: XG: "Generating: alt_em10g32"
Info: XG: Done "XG" with 2 modules, 445 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/XG.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/XG.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG.ip --block-symbol-file --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG --family="Arria 10" --part=10AT115S2F45E2SG
Warning: XG.alt_em10g32_0: Example Design for this setting is not available. Please refer to Presets to apply setting for example design
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG.ip --synthesis=VERILOG --greybox --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG --family="Arria 10" --part=10AT115S2F45E2SG
Warning: XG.alt_em10g32_0: Example Design for this setting is not available. Please refer to Presets to apply setting for example design
Info: XG: "Transforming system: XG"
Info: XG: Running transform generation_view_transform
Info: XG: Running transform generation_view_transform took 0.000s
Info: alt_em10g32_0: Running transform generation_view_transform
Info: alt_em10g32_0: Running transform generation_view_transform took 0.000s
Info: XG: Running transform interconnect_transform_chooser
Info: XG: Running transform interconnect_transform_chooser took 0.010s
Info: XG: "Naming system components in system: XG"
Info: XG: "Processing generation queue"
Info: XG: "Generating: XG"
Info: XG: "Generating: alt_em10g32"
Info: XG: Done "XG" with 2 modules, 97 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in XG. No files generated.
Info: Finished: Generate IP Core Documentation
