# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: 00000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: 00000014, instructionIF: xxxxxxxx
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.forwardingUnitTest
# vsim -Lf altera_mf_ver -gui work.forwardingUnitTest 
# Loading work.forwardingUnitTest
# Loading work.forwardingUnit
run -all
# 
# 
#  ALL INSTRUCTIONS TESTS RANDOM
# 
# TEST           0 PASSED
# Forward in EX stage:
# RS: 00100  RT: 00001
# destRegMEM: 01101  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 00011
# destRegEX: 01101  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           1 PASSED
# Forward in EX stage:
# RS: 10110  RT: 11101
# destRegMEM: 00110  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 01100
# destRegEX: 11001  destRegMEM: 00110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           2 PASSED
# Forward in EX stage:
# RS: 10010  RT: 01111
# destRegMEM: 00101  destRegWB: 11100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 01110
# destRegEX: 01000  destRegMEM: 00101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           3 PASSED
# Forward in EX stage:
# RS: 00011  RT: 01010
# destRegMEM: 11101  destRegWB: 10110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 00000
# destRegEX: 01010  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           4 PASSED
# Forward in EX stage:
# RS: 01011  RT: 10101
# destRegMEM: 01111  destRegWB: 00011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 01110
# destRegEX: 11101  destRegMEM: 01111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           5 PASSED
# Forward in EX stage:
# RS: 10010  RT: 01010
# destRegMEM: 01001  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 11000
# destRegEX: 11000  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           6 PASSED
# Forward in EX stage:
# RS: 11100  RT: 01010
# destRegMEM: 01111  destRegWB: 11011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 10001
# destRegEX: 00101  destRegMEM: 01111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           7 PASSED
# Forward in EX stage:
# RS: 10001  RT: 11001
# destRegMEM: 01111  destRegWB: 11000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 01100
# destRegEX: 11111  destRegMEM: 01111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           8 PASSED
# Forward in EX stage:
# RS: 11011  RT: 01001
# destRegMEM: 10001  destRegWB: 10110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 10000
# destRegEX: 10111  destRegMEM: 10001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           9 PASSED
# Forward in EX stage:
# RS: 10111  RT: 11101
# destRegMEM: 11001  destRegWB: 11111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 11110
# destRegEX: 01101  destRegMEM: 11001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          10 PASSED
# Forward in EX stage:
# RS: 11011  RT: 01001
# destRegMEM: 00110  destRegWB: 01110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 01010
# destRegEX: 11000  destRegMEM: 00110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          11 PASSED
# Forward in EX stage:
# RS: 10011  RT: 00011
# destRegMEM: 00100  destRegWB: 10111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 10011
# destRegEX: 11111  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          12 PASSED
# Forward in EX stage:
# RS: 01001  RT: 01101
# destRegMEM: 11111  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 00101
# destRegEX: 10101  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          13 PASSED
# Forward in EX stage:
# RS: 01011  RT: 01110
# destRegMEM: 00011  destRegWB: 10110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 11010
# destRegEX: 11101  destRegMEM: 00011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          14 PASSED
# Forward in EX stage:
# RS: 10110  RT: 11000
# destRegMEM: 10011  destRegWB: 00100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 11000
# destRegEX: 10100  destRegMEM: 10011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          15 PASSED
# Forward in EX stage:
# RS: 11001  RT: 01101
# destRegMEM: 10101  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 01010
# destRegEX: 10110  destRegMEM: 10101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          16 PASSED
# Forward in EX stage:
# RS: 10100  RT: 01000
# destRegMEM: 01110  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 10
# Saida Obtida:   forwardRS: 00, forwardRT: 10
# Forward in ID stage:
# RSID: 01000  RTID: 01101
# destRegEX: 00111  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          17 PASSED
# Forward in EX stage:
# RS: 11100  RT: 00110
# destRegMEM: 10000  destRegWB: 10011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 11101
# destRegEX: 00110  destRegMEM: 10000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          18 PASSED
# Forward in EX stage:
# RS: 10101  RT: 11010
# destRegMEM: 00000  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 10111
# destRegEX: 10110  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          19 PASSED
# Forward in EX stage:
# RS: 00110  RT: 11000
# destRegMEM: 11001  destRegWB: 11010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 11011
# destRegEX: 01111  destRegMEM: 11001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          20 PASSED
# Forward in EX stage:
# RS: 00110  RT: 10000
# destRegMEM: 00001  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 10101
# destRegEX: 01001  destRegMEM: 00001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          21 PASSED
# Forward in EX stage:
# RS: 01100  RT: 01010
# destRegMEM: 00001  destRegWB: 01110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01110  RTID: 01000
# destRegEX: 01001  destRegMEM: 00001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          22 PASSED
# Forward in EX stage:
# RS: 01010  RT: 01101
# destRegMEM: 01000  destRegWB: 01010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 10, forwardRT: 00
# Saida Obtida:   forwardRS: 10, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 11000
# destRegEX: 11001  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          23 PASSED
# Forward in EX stage:
# RS: 10110  RT: 11010
# destRegMEM: 10100  destRegWB: 11111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 11001
# destRegEX: 10010  destRegMEM: 10100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          24 PASSED
# Forward in EX stage:
# RS: 10010  RT: 11101
# destRegMEM: 01001  destRegWB: 00001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 00100
# destRegEX: 01010  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          25 PASSED
# Forward in EX stage:
# RS: 01111  RT: 01001
# destRegMEM: 01011  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 10101
# destRegEX: 01111  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          26 PASSED
# Forward in EX stage:
# RS: 01000  RT: 01101
# destRegMEM: 01101  destRegWB: 01100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 01011  RTID: 00010
# destRegEX: 11110  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          27 PASSED
# Forward in EX stage:
# RS: 00001  RT: 11011
# destRegMEM: 11011  destRegWB: 00010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 11000  RTID: 10011
# destRegEX: 10110  destRegMEM: 11011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          28 PASSED
# Forward in EX stage:
# RS: 10010  RT: 11000
# destRegMEM: 01011  destRegWB: 00001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 00101
# destRegEX: 00001  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          29 PASSED
# Forward in EX stage:
# RS: 11111  RT: 00100
# destRegMEM: 10010  destRegWB: 10110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 10110
# destRegEX: 10100  destRegMEM: 10010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          30 PASSED
# Forward in EX stage:
# RS: 01011  RT: 10101
# destRegMEM: 00111  destRegWB: 00111
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 00111
# destRegEX: 00100  destRegMEM: 00111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST          31 PASSED
# Forward in EX stage:
# RS: 01001  RT: 10001
# destRegMEM: 00101  destRegWB: 00011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 01010
# destRegEX: 11010  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          32 PASSED
# Forward in EX stage:
# RS: 01000  RT: 01111
# destRegMEM: 00000  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 10000
# destRegEX: 11000  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          33 PASSED
# Forward in EX stage:
# RS: 10100  RT: 11001
# destRegMEM: 00010  destRegWB: 10101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 11100
# destRegEX: 01010  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          34 PASSED
# Forward in EX stage:
# RS: 01001  RT: 00110
# destRegMEM: 11010  destRegWB: 00111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 00001
# destRegEX: 01101  destRegMEM: 11010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          35 PASSED
# Forward in EX stage:
# RS: 11011  RT: 10110
# destRegMEM: 10101  destRegWB: 00000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 11110
# destRegEX: 11100  destRegMEM: 10101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          36 PASSED
# Forward in EX stage:
# RS: 11101  RT: 01101
# destRegMEM: 11101  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 01, forwardRT: 00
# Saida Obtida:   forwardRS: 01, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 11001
# destRegEX: 11110  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          37 PASSED
# Forward in EX stage:
# RS: 11101  RT: 10001
# destRegMEM: 01101  destRegWB: 10010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 10101
# destRegEX: 00000  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          38 PASSED
# Forward in EX stage:
# RS: 00100  RT: 00110
# destRegMEM: 01010  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 10000
# destRegEX: 10111  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          39 PASSED
# Forward in EX stage:
# RS: 11010  RT: 01011
# destRegMEM: 00010  destRegWB: 01001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 00101
# destRegEX: 10010  destRegMEM: 00010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          40 PASSED
# Forward in EX stage:
# RS: 11100  RT: 00111
# destRegMEM: 10000  destRegWB: 01100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 11001
# destRegEX: 10100  destRegMEM: 10000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          41 PASSED
# Forward in EX stage:
# RS: 10001  RT: 01000
# destRegMEM: 00011  destRegWB: 00100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 10011
# destRegEX: 01100  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          42 PASSED
# Forward in EX stage:
# RS: 10100  RT: 00111
# destRegMEM: 01001  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 10000
# destRegEX: 00010  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          43 PASSED
# Forward in EX stage:
# RS: 00011  RT: 01010
# destRegMEM: 00100  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 11101
# destRegEX: 11010  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          44 PASSED
# Forward in EX stage:
# RS: 11001  RT: 10000
# destRegMEM: 00110  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01110  RTID: 10111
# destRegEX: 11011  destRegMEM: 00110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          45 PASSED
# Forward in EX stage:
# RS: 01100  RT: 11001
# destRegMEM: 10001  destRegWB: 01001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 01111
# destRegEX: 10000  destRegMEM: 10001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          46 PASSED
# Forward in EX stage:
# RS: 11011  RT: 00100
# destRegMEM: 10000  destRegWB: 10111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 10111
# destRegEX: 00110  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          47 PASSED
# Forward in EX stage:
# RS: 10110  RT: 01001
# destRegMEM: 00000  destRegWB: 00010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 00001
# destRegEX: 11011  destRegMEM: 00000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          48 PASSED
# Forward in EX stage:
# RS: 00110  RT: 01111
# destRegMEM: 01111  destRegWB: 00001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 11000
# destRegEX: 00110  destRegMEM: 01111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          49 PASSED
# Forward in EX stage:
# RS: 00101  RT: 01000
# destRegMEM: 10111  destRegWB: 01110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 01001
# destRegEX: 00001  destRegMEM: 10111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          50 PASSED
# Forward in EX stage:
# RS: 10000  RT: 01010
# destRegMEM: 01110  destRegWB: 00010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 10001
# destRegEX: 11101  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          51 PASSED
# Forward in EX stage:
# RS: 11011  RT: 01111
# destRegMEM: 10011  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 11001
# destRegEX: 10011  destRegMEM: 10011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          52 PASSED
# Forward in EX stage:
# RS: 11010  RT: 10001
# destRegMEM: 11101  destRegWB: 11001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 00100
# destRegEX: 01010  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          53 PASSED
# Forward in EX stage:
# RS: 00001  RT: 01111
# destRegMEM: 00110  destRegWB: 00010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 01101
# destRegEX: 10000  destRegMEM: 00110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          54 PASSED
# Forward in EX stage:
# RS: 10000  RT: 11011
# destRegMEM: 11100  destRegWB: 00011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 11000
# destRegEX: 10110  destRegMEM: 11100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          55 PASSED
# Forward in EX stage:
# RS: 01110  RT: 10011
# destRegMEM: 11001  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 01110
# destRegEX: 10100  destRegMEM: 11001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          56 PASSED
# Forward in EX stage:
# RS: 01100  RT: 11001
# destRegMEM: 01110  destRegWB: 00010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 10101
# destRegEX: 00101  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          57 PASSED
# Forward in EX stage:
# RS: 01111  RT: 01000
# destRegMEM: 11011  destRegWB: 00000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 10101
# destRegEX: 01100  destRegMEM: 11011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          58 PASSED
# Forward in EX stage:
# RS: 01101  RT: 01001
# destRegMEM: 10000  destRegWB: 00001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 10000
# destRegEX: 00000  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST          59 PASSED
# Forward in EX stage:
# RS: 11101  RT: 10100
# destRegMEM: 11110  destRegWB: 11010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 11100
# destRegEX: 11000  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          60 PASSED
# Forward in EX stage:
# RS: 10101  RT: 10111
# destRegMEM: 00110  destRegWB: 01000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 00011
# destRegEX: 11001  destRegMEM: 00110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          61 PASSED
# Forward in EX stage:
# RS: 11100  RT: 11001
# destRegMEM: 11000  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 10000
# destRegEX: 01111  destRegMEM: 11000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          62 PASSED
# Forward in EX stage:
# RS: 11100  RT: 00100
# destRegMEM: 10011  destRegWB: 11000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 00101
# destRegEX: 11110  destRegMEM: 10011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          63 PASSED
# Forward in EX stage:
# RS: 11010  RT: 11000
# destRegMEM: 00011  destRegWB: 10010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 01010
# destRegEX: 11010  destRegMEM: 00011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          64 PASSED
# Forward in EX stage:
# RS: 01011  RT: 11000
# destRegMEM: 11011  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 01001
# destRegEX: 01111  destRegMEM: 11011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          65 PASSED
# Forward in EX stage:
# RS: 01011  RT: 11011
# destRegMEM: 00100  destRegWB: 10111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 11101
# destRegEX: 00010  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          66 PASSED
# Forward in EX stage:
# RS: 00100  RT: 10110
# destRegMEM: 01100  destRegWB: 10001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 00000
# destRegEX: 01110  destRegMEM: 01100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          67 PASSED
# Forward in EX stage:
# RS: 10111  RT: 00001
# destRegMEM: 01111  destRegWB: 11111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 10101
# destRegEX: 01001  destRegMEM: 01111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          68 PASSED
# Forward in EX stage:
# RS: 00010  RT: 11010
# destRegMEM: 10001  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 10111
# destRegEX: 01110  destRegMEM: 10001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          69 PASSED
# Forward in EX stage:
# RS: 01100  RT: 01010
# destRegMEM: 11110  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 10111
# destRegEX: 00011  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          70 PASSED
# Forward in EX stage:
# RS: 10000  RT: 00110
# destRegMEM: 11110  destRegWB: 10110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 01000
# destRegEX: 00101  destRegMEM: 11110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          71 PASSED
# Forward in EX stage:
# RS: 10111  RT: 01111
# destRegMEM: 10100  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 01010
# destRegEX: 00110  destRegMEM: 10100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          72 PASSED
# Forward in EX stage:
# RS: 01101  RT: 00001
# destRegMEM: 00000  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 11001
# destRegEX: 01001  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          73 PASSED
# Forward in EX stage:
# RS: 10011  RT: 01110
# destRegMEM: 00000  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 10000
# destRegEX: 10000  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          74 PASSED
# Forward in EX stage:
# RS: 11000  RT: 11111
# destRegMEM: 10000  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 11010
# destRegEX: 01101  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          75 PASSED
# Forward in EX stage:
# RS: 01101  RT: 10101
# destRegMEM: 00000  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 10100
# destRegEX: 10100  destRegMEM: 00000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 10, forwardRTID: 01
# Saida Obtida:   forwardRSID: 10, forwardRTID: 01
# 
# TEST          76 PASSED
# Forward in EX stage:
# RS: 11000  RT: 00111
# destRegMEM: 11000  destRegWB: 00010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 01, forwardRT: 00
# Saida Obtida:   forwardRS: 01, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 00011
# destRegEX: 01011  destRegMEM: 11000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          77 PASSED
# Forward in EX stage:
# RS: 01110  RT: 00111
# destRegMEM: 10101  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 11011
# destRegEX: 01000  destRegMEM: 10101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          78 PASSED
# Forward in EX stage:
# RS: 11000  RT: 10000
# destRegMEM: 01010  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 00100
# destRegEX: 00101  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          79 PASSED
# Forward in EX stage:
# RS: 01000  RT: 10111
# destRegMEM: 00011  destRegWB: 11011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 10101
# destRegEX: 10001  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          80 PASSED
# Forward in EX stage:
# RS: 01111  RT: 10000
# destRegMEM: 00001  destRegWB: 11001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 11101
# destRegEX: 00110  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          81 PASSED
# Forward in EX stage:
# RS: 11110  RT: 10011
# destRegMEM: 10101  destRegWB: 00011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 01001
# destRegEX: 11000  destRegMEM: 10101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          82 PASSED
# Forward in EX stage:
# RS: 10110  RT: 01111
# destRegMEM: 11111  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 00000
# destRegEX: 00010  destRegMEM: 11111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          83 PASSED
# Forward in EX stage:
# RS: 11000  RT: 00110
# destRegMEM: 11100  destRegWB: 11100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 10000
# destRegEX: 10001  destRegMEM: 11100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          84 PASSED
# Forward in EX stage:
# RS: 10010  RT: 11110
# destRegMEM: 00010  destRegWB: 11010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 01010
# destRegEX: 01000  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          85 PASSED
# Forward in EX stage:
# RS: 01011  RT: 00010
# destRegMEM: 00001  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 10001
# destRegEX: 11110  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          86 PASSED
# Forward in EX stage:
# RS: 11001  RT: 11110
# destRegMEM: 00111  destRegWB: 00100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 10001
# destRegEX: 01001  destRegMEM: 00111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          87 PASSED
# Forward in EX stage:
# RS: 10101  RT: 10111
# destRegMEM: 00100  destRegWB: 10010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 00110
# destRegEX: 01111  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          88 PASSED
# Forward in EX stage:
# RS: 11111  RT: 00010
# destRegMEM: 11110  destRegWB: 10100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 11010
# destRegEX: 00000  destRegMEM: 11110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          89 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11000
# destRegMEM: 11101  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 10000
# destRegEX: 10010  destRegMEM: 11101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          90 PASSED
# Forward in EX stage:
# RS: 10011  RT: 01100
# destRegMEM: 01111  destRegWB: 10100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 11011
# destRegEX: 10101  destRegMEM: 01111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 01, forwardRTID: 00
# Saida Obtida:   forwardRSID: 01, forwardRTID: 00
# 
# TEST          91 PASSED
# Forward in EX stage:
# RS: 00111  RT: 00001
# destRegMEM: 11010  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 00001
# destRegEX: 01001  destRegMEM: 11010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          92 PASSED
# Forward in EX stage:
# RS: 01011  RT: 10010
# destRegMEM: 00000  destRegWB: 11010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 01110
# destRegEX: 11000  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          93 PASSED
# Forward in EX stage:
# RS: 11010  RT: 11110
# destRegMEM: 01110  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 10
# Saida Obtida:   forwardRS: 00, forwardRT: 10
# Forward in ID stage:
# RSID: 01001  RTID: 01011
# destRegEX: 01011  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          94 PASSED
# Forward in EX stage:
# RS: 10010  RT: 10111
# destRegMEM: 01010  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 00001
# destRegEX: 01110  destRegMEM: 01010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          95 PASSED
# Forward in EX stage:
# RS: 01100  RT: 11010
# destRegMEM: 01101  destRegWB: 11100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 01100
# destRegEX: 10011  destRegMEM: 01101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          96 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11000
# destRegMEM: 10011  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 00111
# destRegEX: 11011  destRegMEM: 10011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          97 PASSED
# Forward in EX stage:
# RS: 01010  RT: 01010
# destRegMEM: 01110  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 10110
# destRegEX: 01001  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          98 PASSED
# Forward in EX stage:
# RS: 01111  RT: 10101
# destRegMEM: 01001  destRegWB: 01001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 11100
# destRegEX: 01111  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST          99 PASSED
# Forward in EX stage:
# RS: 11111  RT: 01101
# destRegMEM: 00100  destRegWB: 00000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 00011
# destRegEX: 10001  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         100 PASSED
# Forward in EX stage:
# RS: 11111  RT: 01001
# destRegMEM: 10000  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 10000
# destRegEX: 01001  destRegMEM: 10000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST         101 PASSED
# Forward in EX stage:
# RS: 00001  RT: 01101
# destRegMEM: 01111  destRegWB: 01110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 10011
# destRegEX: 11010  destRegMEM: 01111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         102 PASSED
# Forward in EX stage:
# RS: 11100  RT: 01111
# destRegMEM: 01001  destRegWB: 01110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 11011
# destRegEX: 00010  destRegMEM: 01001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         103 PASSED
# Forward in EX stage:
# RS: 00000  RT: 10111
# destRegMEM: 10001  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 01000
# destRegEX: 01101  destRegMEM: 10001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         104 PASSED
# Forward in EX stage:
# RS: 11111  RT: 10111
# destRegMEM: 10111  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 00110  RTID: 01001
# destRegEX: 00100  destRegMEM: 10111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         105 PASSED
# Forward in EX stage:
# RS: 01110  RT: 11001
# destRegMEM: 10001  destRegWB: 01111
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 11001
# destRegEX: 00001  destRegMEM: 10001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         106 PASSED
# Forward in EX stage:
# RS: 10011  RT: 01001
# destRegMEM: 01001  destRegWB: 10011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 11010
# destRegEX: 11100  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         107 PASSED
# Forward in EX stage:
# RS: 11001  RT: 00101
# destRegMEM: 10011  destRegWB: 11010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 10110
# destRegEX: 01100  destRegMEM: 10011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         108 PASSED
# Forward in EX stage:
# RS: 01100  RT: 00000
# destRegMEM: 11010  destRegWB: 11000
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 10001
# destRegEX: 00000  destRegMEM: 11010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         109 PASSED
# Forward in EX stage:
# RS: 10001  RT: 10001
# destRegMEM: 00000  destRegWB: 11100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 10011
# destRegEX: 11110  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         110 PASSED
# Forward in EX stage:
# RS: 00111  RT: 00011
# destRegMEM: 11110  destRegWB: 10001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 00000
# destRegEX: 00100  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         111 PASSED
# Forward in EX stage:
# RS: 01001  RT: 01010
# destRegMEM: 00101  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 10001
# destRegEX: 01001  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         112 PASSED
# Forward in EX stage:
# RS: 00011  RT: 00111
# destRegMEM: 11100  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 10100
# destRegEX: 10010  destRegMEM: 11100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         113 PASSED
# Forward in EX stage:
# RS: 10110  RT: 10010
# destRegMEM: 01011  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 00011
# destRegEX: 10010  destRegMEM: 01011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         114 PASSED
# Forward in EX stage:
# RS: 10001  RT: 11110
# destRegMEM: 00010  destRegWB: 11111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 10101
# destRegEX: 01000  destRegMEM: 00010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         115 PASSED
# Forward in EX stage:
# RS: 00101  RT: 11110
# destRegMEM: 01101  destRegWB: 01001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 11101
# destRegEX: 01010  destRegMEM: 01101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         116 PASSED
# Forward in EX stage:
# RS: 10100  RT: 00011
# destRegMEM: 10100  destRegWB: 01110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 10001
# destRegEX: 11110  destRegMEM: 10100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         117 PASSED
# Forward in EX stage:
# RS: 01010  RT: 11011
# destRegMEM: 00011  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 01011
# destRegEX: 01011  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 01
# Saida Obtida:   forwardRSID: 00, forwardRTID: 01
# 
# TEST         118 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11101
# destRegMEM: 01001  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 00110
# destRegEX: 00101  destRegMEM: 01001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         119 PASSED
# Forward in EX stage:
# RS: 00101  RT: 10111
# destRegMEM: 11101  destRegWB: 00111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 01111
# destRegEX: 10100  destRegMEM: 11101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         120 PASSED
# Forward in EX stage:
# RS: 11111  RT: 10100
# destRegMEM: 10000  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 01100
# destRegEX: 00110  destRegMEM: 10000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         121 PASSED
# Forward in EX stage:
# RS: 01111  RT: 00000
# destRegMEM: 10101  destRegWB: 11110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 01001
# destRegEX: 01000  destRegMEM: 10101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         122 PASSED
# Forward in EX stage:
# RS: 00101  RT: 01001
# destRegMEM: 10110  destRegWB: 10101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 10101
# destRegEX: 00000  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         123 PASSED
# Forward in EX stage:
# RS: 00111  RT: 00100
# destRegMEM: 01001  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 11111
# destRegEX: 01000  destRegMEM: 01001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         124 PASSED
# Forward in EX stage:
# RS: 10110  RT: 10100
# destRegMEM: 11100  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 10001
# destRegEX: 11011  destRegMEM: 11100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         125 PASSED
# Forward in EX stage:
# RS: 11001  RT: 01100
# destRegMEM: 00011  destRegWB: 00100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 11101
# destRegEX: 00000  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         126 PASSED
# Forward in EX stage:
# RS: 01001  RT: 10011
# destRegMEM: 01010  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 11100
# destRegEX: 01000  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         127 PASSED
# Forward in EX stage:
# RS: 11000  RT: 01010
# destRegMEM: 01011  destRegWB: 11011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 11110
# destRegEX: 10110  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         128 PASSED
# Forward in EX stage:
# RS: 11001  RT: 01101
# destRegMEM: 11110  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 00101
# destRegEX: 01001  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         129 PASSED
# Forward in EX stage:
# RS: 00001  RT: 10010
# destRegMEM: 00001  destRegWB: 11100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 01011
# destRegEX: 01000  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         130 PASSED
# Forward in EX stage:
# RS: 10101  RT: 11001
# destRegMEM: 11100  destRegWB: 11111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 00111
# destRegEX: 10100  destRegMEM: 11100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         131 PASSED
# Forward in EX stage:
# RS: 11010  RT: 11011
# destRegMEM: 01111  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 00110
# destRegEX: 10011  destRegMEM: 01111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         132 PASSED
# Forward in EX stage:
# RS: 10110  RT: 01000
# destRegMEM: 11110  destRegWB: 10111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 01111
# destRegEX: 01010  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         133 PASSED
# Forward in EX stage:
# RS: 11010  RT: 10100
# destRegMEM: 10000  destRegWB: 01001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 00000
# destRegEX: 11100  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         134 PASSED
# Forward in EX stage:
# RS: 00011  RT: 00110
# destRegMEM: 01000  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 01010
# destRegEX: 00001  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         135 PASSED
# Forward in EX stage:
# RS: 01100  RT: 10101
# destRegMEM: 00001  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 01111
# destRegEX: 10100  destRegMEM: 00001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         136 PASSED
# Forward in EX stage:
# RS: 01000  RT: 00101
# destRegMEM: 01010  destRegWB: 00111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 00011
# destRegEX: 10000  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         137 PASSED
# Forward in EX stage:
# RS: 01111  RT: 10010
# destRegMEM: 11000  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 10100
# destRegEX: 01000  destRegMEM: 11000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         138 PASSED
# Forward in EX stage:
# RS: 01111  RT: 11000
# destRegMEM: 00001  destRegWB: 00001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 00001
# destRegEX: 10100  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST         139 PASSED
# Forward in EX stage:
# RS: 01110  RT: 11100
# destRegMEM: 10101  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 00000
# destRegEX: 00010  destRegMEM: 10101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         140 PASSED
# Forward in EX stage:
# RS: 11000  RT: 01000
# destRegMEM: 10010  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 01011
# destRegEX: 10111  destRegMEM: 10010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         141 PASSED
# Forward in EX stage:
# RS: 10100  RT: 10010
# destRegMEM: 00100  destRegWB: 00010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 01100
# destRegEX: 01000  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         142 PASSED
# Forward in EX stage:
# RS: 00101  RT: 00001
# destRegMEM: 01010  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 01011
# destRegEX: 10110  destRegMEM: 01010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         143 PASSED
# Forward in EX stage:
# RS: 01110  RT: 10011
# destRegMEM: 10010  destRegWB: 10001
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 00100
# destRegEX: 10010  destRegMEM: 10010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         144 PASSED
# Forward in EX stage:
# RS: 10111  RT: 10001
# destRegMEM: 10100  destRegWB: 00000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 10111
# destRegEX: 10110  destRegMEM: 10100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         145 PASSED
# Forward in EX stage:
# RS: 11110  RT: 01101
# destRegMEM: 11011  destRegWB: 01110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 11101
# destRegEX: 10111  destRegMEM: 11011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         146 PASSED
# Forward in EX stage:
# RS: 01101  RT: 01100
# destRegMEM: 00011  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 00010
# destRegEX: 10011  destRegMEM: 00011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         147 PASSED
# Forward in EX stage:
# RS: 01000  RT: 11010
# destRegMEM: 11111  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 11101
# destRegEX: 11100  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         148 PASSED
# Forward in EX stage:
# RS: 00001  RT: 01111
# destRegMEM: 11001  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 00011
# destRegEX: 01000  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         149 PASSED
# Forward in EX stage:
# RS: 11101  RT: 10110
# destRegMEM: 11111  destRegWB: 01010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 10001
# destRegEX: 01111  destRegMEM: 11111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         150 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11101
# destRegMEM: 11101  destRegWB: 11010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 10111
# destRegEX: 11101  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         151 PASSED
# Forward in EX stage:
# RS: 10011  RT: 00110
# destRegMEM: 01110  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 10110
# destRegEX: 10010  destRegMEM: 01110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         152 PASSED
# Forward in EX stage:
# RS: 11110  RT: 01101
# destRegMEM: 11001  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 00100
# destRegEX: 00010  destRegMEM: 11001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         153 PASSED
# Forward in EX stage:
# RS: 01111  RT: 01100
# destRegMEM: 00011  destRegWB: 01100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 00111
# destRegEX: 11000  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         154 PASSED
# Forward in EX stage:
# RS: 01111  RT: 10111
# destRegMEM: 10010  destRegWB: 10100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 01110
# destRegEX: 00101  destRegMEM: 10010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         155 PASSED
# Forward in EX stage:
# RS: 00011  RT: 11111
# destRegMEM: 00100  destRegWB: 01110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 10100
# destRegEX: 10101  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         156 PASSED
# Forward in EX stage:
# RS: 11010  RT: 01101
# destRegMEM: 00001  destRegWB: 11010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 10, forwardRT: 00
# Saida Obtida:   forwardRS: 10, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 10100
# destRegEX: 11100  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         157 PASSED
# Forward in EX stage:
# RS: 11001  RT: 11110
# destRegMEM: 01010  destRegWB: 11011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 11011
# destRegEX: 00101  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         158 PASSED
# Forward in EX stage:
# RS: 11100  RT: 11101
# destRegMEM: 10001  destRegWB: 01111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 11001
# destRegEX: 11111  destRegMEM: 10001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 10, forwardRTID: 00
# Saida Obtida:   forwardRSID: 10, forwardRTID: 00
# 
# TEST         159 PASSED
# Forward in EX stage:
# RS: 10101  RT: 11000
# destRegMEM: 00111  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 01110
# destRegEX: 10001  destRegMEM: 00111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         160 PASSED
# Forward in EX stage:
# RS: 01011  RT: 10100
# destRegMEM: 10001  destRegWB: 10111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 11100
# destRegEX: 00101  destRegMEM: 10001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         161 PASSED
# Forward in EX stage:
# RS: 11110  RT: 11011
# destRegMEM: 11111  destRegWB: 01000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 00010
# destRegEX: 00100  destRegMEM: 11111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         162 PASSED
# Forward in EX stage:
# RS: 00001  RT: 10111
# destRegMEM: 10110  destRegWB: 00011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 10001
# destRegEX: 11111  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         163 PASSED
# Forward in EX stage:
# RS: 10000  RT: 01100
# destRegMEM: 01000  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 11011
# destRegEX: 01110  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         164 PASSED
# Forward in EX stage:
# RS: 01011  RT: 00100
# destRegMEM: 00011  destRegWB: 11111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 11101
# destRegEX: 01100  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         165 PASSED
# Forward in EX stage:
# RS: 10111  RT: 11001
# destRegMEM: 10011  destRegWB: 10001
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 10011
# destRegEX: 00000  destRegMEM: 10011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST         166 PASSED
# Forward in EX stage:
# RS: 00010  RT: 10000
# destRegMEM: 11001  destRegWB: 10011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 10101
# destRegEX: 10111  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         167 PASSED
# Forward in EX stage:
# RS: 10010  RT: 11001
# destRegMEM: 01110  destRegWB: 10000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 01010
# destRegEX: 01011  destRegMEM: 01110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         168 PASSED
# Forward in EX stage:
# RS: 11011  RT: 01000
# destRegMEM: 01110  destRegWB: 11100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 00000
# destRegEX: 10111  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         169 PASSED
# Forward in EX stage:
# RS: 01000  RT: 00011
# destRegMEM: 10110  destRegWB: 00001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01110  RTID: 00111
# destRegEX: 01010  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         170 PASSED
# Forward in EX stage:
# RS: 11001  RT: 00010
# destRegMEM: 00110  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 00001
# destRegEX: 11000  destRegMEM: 00110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         171 PASSED
# Forward in EX stage:
# RS: 10100  RT: 11010
# destRegMEM: 00000  destRegWB: 10111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 01111
# destRegEX: 10101  destRegMEM: 00000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         172 PASSED
# Forward in EX stage:
# RS: 11110  RT: 01100
# destRegMEM: 00101  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 11010
# destRegEX: 01010  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         173 PASSED
# Forward in EX stage:
# RS: 10111  RT: 00011
# destRegMEM: 10010  destRegWB: 01010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 11100
# destRegEX: 11110  destRegMEM: 10010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         174 PASSED
# Forward in EX stage:
# RS: 01100  RT: 10001
# destRegMEM: 01011  destRegWB: 10100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 01001
# destRegEX: 01111  destRegMEM: 01011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         175 PASSED
# Forward in EX stage:
# RS: 01111  RT: 00011
# destRegMEM: 10001  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 11100
# destRegEX: 11011  destRegMEM: 10001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         176 PASSED
# Forward in EX stage:
# RS: 11100  RT: 01101
# destRegMEM: 11111  destRegWB: 00000
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 00000
# destRegEX: 11100  destRegMEM: 11111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         177 PASSED
# Forward in EX stage:
# RS: 00101  RT: 01110
# destRegMEM: 00111  destRegWB: 01011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 11011
# destRegEX: 01101  destRegMEM: 00111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         178 PASSED
# Forward in EX stage:
# RS: 10101  RT: 01111
# destRegMEM: 10000  destRegWB: 10001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 10111
# destRegEX: 00111  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         179 PASSED
# Forward in EX stage:
# RS: 01010  RT: 11010
# destRegMEM: 01101  destRegWB: 10111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 01111
# destRegEX: 01000  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         180 PASSED
# Forward in EX stage:
# RS: 11111  RT: 01110
# destRegMEM: 10110  destRegWB: 10000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 01000
# destRegEX: 00010  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         181 PASSED
# Forward in EX stage:
# RS: 00100  RT: 01011
# destRegMEM: 00110  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 10110
# destRegEX: 00001  destRegMEM: 00110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         182 PASSED
# Forward in EX stage:
# RS: 10011  RT: 00100
# destRegMEM: 00011  destRegWB: 01111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 00110
# destRegEX: 00101  destRegMEM: 00011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         183 PASSED
# Forward in EX stage:
# RS: 10111  RT: 10100
# destRegMEM: 00001  destRegWB: 10000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 01000
# destRegEX: 10111  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         184 PASSED
# Forward in EX stage:
# RS: 10001  RT: 01011
# destRegMEM: 01110  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 11100
# destRegEX: 00000  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         185 PASSED
# Forward in EX stage:
# RS: 01100  RT: 00100
# destRegMEM: 01001  destRegWB: 01001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 10000
# destRegEX: 00111  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         186 PASSED
# Forward in EX stage:
# RS: 11100  RT: 01100
# destRegMEM: 10010  destRegWB: 00000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 11000
# destRegEX: 01000  destRegMEM: 10010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         187 PASSED
# Forward in EX stage:
# RS: 00100  RT: 10010
# destRegMEM: 00101  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 11101
# destRegEX: 01111  destRegMEM: 00101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         188 PASSED
# Forward in EX stage:
# RS: 11011  RT: 01000
# destRegMEM: 10011  destRegWB: 10111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 00010
# destRegEX: 11000  destRegMEM: 10011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         189 PASSED
# Forward in EX stage:
# RS: 10111  RT: 01100
# destRegMEM: 10100  destRegWB: 00110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 11011
# destRegEX: 10010  destRegMEM: 10100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         190 PASSED
# Forward in EX stage:
# RS: 00111  RT: 11011
# destRegMEM: 11100  destRegWB: 01011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 11000
# destRegEX: 00111  destRegMEM: 11100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         191 PASSED
# Forward in EX stage:
# RS: 11001  RT: 10110
# destRegMEM: 01100  destRegWB: 01011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 01000
# destRegEX: 10100  destRegMEM: 01100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 01, forwardRTID: 00
# Saida Obtida:   forwardRSID: 01, forwardRTID: 00
# 
# TEST         192 PASSED
# Forward in EX stage:
# RS: 01001  RT: 01100
# destRegMEM: 00001  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 00101
# destRegEX: 11001  destRegMEM: 00001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         193 PASSED
# Forward in EX stage:
# RS: 10010  RT: 01110
# destRegMEM: 01001  destRegWB: 10010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 00001
# destRegEX: 00110  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         194 PASSED
# Forward in EX stage:
# RS: 00000  RT: 00100
# destRegMEM: 00010  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 01110
# destRegEX: 10100  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         195 PASSED
# Forward in EX stage:
# RS: 01000  RT: 00011
# destRegMEM: 01010  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 00000
# destRegEX: 00010  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         196 PASSED
# Forward in EX stage:
# RS: 00010  RT: 01011
# destRegMEM: 00011  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 00100
# destRegEX: 01100  destRegMEM: 00011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         197 PASSED
# Forward in EX stage:
# RS: 10111  RT: 10100
# destRegMEM: 01001  destRegWB: 01010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 00001
# destRegEX: 11110  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         198 PASSED
# Forward in EX stage:
# RS: 10011  RT: 10100
# destRegMEM: 11010  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 00000
# destRegEX: 10110  destRegMEM: 11010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         199 PASSED
# Forward in EX stage:
# RS: 01010  RT: 10110
# destRegMEM: 00001  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 00111
# destRegEX: 00011  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         200 PASSED
# Forward in EX stage:
# RS: 01010  RT: 11111
# destRegMEM: 11001  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01110  RTID: 11001
# destRegEX: 00111  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST         201 PASSED
# Forward in EX stage:
# RS: 00111  RT: 10101
# destRegMEM: 01100  destRegWB: 01100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 10111
# destRegEX: 10000  destRegMEM: 01100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 01, forwardRTID: 00
# Saida Obtida:   forwardRSID: 01, forwardRTID: 00
# 
# TEST         202 PASSED
# Forward in EX stage:
# RS: 11100  RT: 11110
# destRegMEM: 00101  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 01010
# destRegEX: 01010  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         203 PASSED
# Forward in EX stage:
# RS: 10001  RT: 00010
# destRegMEM: 01101  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01110  RTID: 00001
# destRegEX: 00110  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         204 PASSED
# Forward in EX stage:
# RS: 00011  RT: 11010
# destRegMEM: 11001  destRegWB: 10111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 01001
# destRegEX: 10110  destRegMEM: 11001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         205 PASSED
# Forward in EX stage:
# RS: 11001  RT: 11101
# destRegMEM: 11100  destRegWB: 11001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 10, forwardRT: 00
# Saida Obtida:   forwardRS: 10, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 11010
# destRegEX: 11000  destRegMEM: 11100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         206 PASSED
# Forward in EX stage:
# RS: 11001  RT: 10110
# destRegMEM: 00000  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 11010
# destRegEX: 00011  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         207 PASSED
# Forward in EX stage:
# RS: 00101  RT: 01011
# destRegMEM: 01101  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 00101
# destRegEX: 10100  destRegMEM: 01101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         208 PASSED
# Forward in EX stage:
# RS: 01000  RT: 11000
# destRegMEM: 10010  destRegWB: 11100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 01000
# destRegEX: 10001  destRegMEM: 10010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         209 PASSED
# Forward in EX stage:
# RS: 11010  RT: 11110
# destRegMEM: 10000  destRegWB: 10000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 00100
# destRegEX: 11101  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         210 PASSED
# Forward in EX stage:
# RS: 10101  RT: 11100
# destRegMEM: 10110  destRegWB: 01010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 00111
# destRegEX: 00111  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         211 PASSED
# Forward in EX stage:
# RS: 10010  RT: 11111
# destRegMEM: 10000  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 01110
# destRegEX: 01100  destRegMEM: 10000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         212 PASSED
# Forward in EX stage:
# RS: 10000  RT: 01111
# destRegMEM: 10010  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 01010
# destRegEX: 00111  destRegMEM: 10010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         213 PASSED
# Forward in EX stage:
# RS: 11110  RT: 10011
# destRegMEM: 01000  destRegWB: 10110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 10010
# destRegEX: 11001  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         214 PASSED
# Forward in EX stage:
# RS: 11000  RT: 10110
# destRegMEM: 10110  destRegWB: 01001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 11101  RTID: 10101
# destRegEX: 10001  destRegMEM: 10110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         215 PASSED
# Forward in EX stage:
# RS: 01010  RT: 10100
# destRegMEM: 11111  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 10100
# destRegEX: 10101  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         216 PASSED
# Forward in EX stage:
# RS: 01010  RT: 01010
# destRegMEM: 00101  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 01110
# destRegEX: 01100  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         217 PASSED
# Forward in EX stage:
# RS: 11000  RT: 10010
# destRegMEM: 01000  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 01000
# destRegEX: 11110  destRegMEM: 01000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST         218 PASSED
# Forward in EX stage:
# RS: 11000  RT: 11100
# destRegMEM: 00011  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 00110
# destRegEX: 01011  destRegMEM: 00011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         219 PASSED
# Forward in EX stage:
# RS: 10000  RT: 11111
# destRegMEM: 00110  destRegWB: 00001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 11000
# destRegEX: 10110  destRegMEM: 00110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         220 PASSED
# Forward in EX stage:
# RS: 11101  RT: 10101
# destRegMEM: 11010  destRegWB: 11100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 00011
# destRegEX: 01010  destRegMEM: 11010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         221 PASSED
# Forward in EX stage:
# RS: 10101  RT: 10001
# destRegMEM: 10010  destRegWB: 01000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 10011
# destRegEX: 11111  destRegMEM: 10010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         222 PASSED
# Forward in EX stage:
# RS: 00110  RT: 10011
# destRegMEM: 01001  destRegWB: 10000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 11011
# destRegEX: 10100  destRegMEM: 01001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 01, forwardRTID: 00
# Saida Obtida:   forwardRSID: 01, forwardRTID: 00
# 
# TEST         223 PASSED
# Forward in EX stage:
# RS: 11110  RT: 10101
# destRegMEM: 00010  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 11011
# destRegEX: 01111  destRegMEM: 00010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         224 PASSED
# Forward in EX stage:
# RS: 00111  RT: 10000
# destRegMEM: 00101  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 11010
# destRegEX: 10010  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         225 PASSED
# Forward in EX stage:
# RS: 01100  RT: 10110
# destRegMEM: 00001  destRegWB: 10000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 01101
# destRegEX: 10110  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         226 PASSED
# Forward in EX stage:
# RS: 11101  RT: 10110
# destRegMEM: 01110  destRegWB: 01111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 01110
# destRegEX: 11000  destRegMEM: 01110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST         227 PASSED
# Forward in EX stage:
# RS: 01001  RT: 00000
# destRegMEM: 01101  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 10010
# destRegEX: 01111  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 10, forwardRTID: 00
# Saida Obtida:   forwardRSID: 10, forwardRTID: 00
# 
# TEST         228 PASSED
# Forward in EX stage:
# RS: 11110  RT: 01001
# destRegMEM: 00100  destRegWB: 11010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 01101
# destRegEX: 00101  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         229 PASSED
# Forward in EX stage:
# RS: 11011  RT: 00000
# destRegMEM: 00101  destRegWB: 11000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 00000
# destRegEX: 01101  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         230 PASSED
# Forward in EX stage:
# RS: 10010  RT: 10111
# destRegMEM: 00111  destRegWB: 01111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 01100
# destRegEX: 10011  destRegMEM: 00111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         231 PASSED
# Forward in EX stage:
# RS: 01101  RT: 11100
# destRegMEM: 00100  destRegWB: 00110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 10100
# destRegEX: 01010  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         232 PASSED
# Forward in EX stage:
# RS: 01010  RT: 00111
# destRegMEM: 00001  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 01001
# destRegEX: 01001  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 01
# Saida Obtida:   forwardRSID: 00, forwardRTID: 01
# 
# TEST         233 PASSED
# Forward in EX stage:
# RS: 11011  RT: 10001
# destRegMEM: 11101  destRegWB: 10100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 01001
# destRegEX: 00001  destRegMEM: 11101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         234 PASSED
# Forward in EX stage:
# RS: 00100  RT: 00000
# destRegMEM: 01011  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 10000
# destRegEX: 01111  destRegMEM: 01011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         235 PASSED
# Forward in EX stage:
# RS: 01110  RT: 10101
# destRegMEM: 10110  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 10100
# destRegEX: 10010  destRegMEM: 10110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         236 PASSED
# Forward in EX stage:
# RS: 01010  RT: 00000
# destRegMEM: 10011  destRegWB: 01111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 11111
# destRegEX: 10101  destRegMEM: 10011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         237 PASSED
# Forward in EX stage:
# RS: 11010  RT: 11010
# destRegMEM: 10100  destRegWB: 10000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 11001
# destRegEX: 01101  destRegMEM: 10100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         238 PASSED
# Forward in EX stage:
# RS: 01000  RT: 11001
# destRegMEM: 00100  destRegWB: 11111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 11111
# destRegEX: 00101  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         239 PASSED
# Forward in EX stage:
# RS: 00110  RT: 11110
# destRegMEM: 10000  destRegWB: 01011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 01101
# destRegEX: 01101  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 01, forwardRTID: 01
# Saida Obtida:   forwardRSID: 01, forwardRTID: 01
# 
# TEST         240 PASSED
# Forward in EX stage:
# RS: 01101  RT: 01110
# destRegMEM: 00011  destRegWB: 01011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 01000
# destRegEX: 00000  destRegMEM: 00011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 10, forwardRTID: 00
# Saida Obtida:   forwardRSID: 10, forwardRTID: 00
# 
# TEST         241 PASSED
# Forward in EX stage:
# RS: 01101  RT: 01000
# destRegMEM: 11000  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 11100
# destRegEX: 01110  destRegMEM: 11000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         242 PASSED
# Forward in EX stage:
# RS: 11001  RT: 01001
# destRegMEM: 00011  destRegWB: 10110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 00011
# destRegEX: 10110  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         243 PASSED
# Forward in EX stage:
# RS: 00111  RT: 01100
# destRegMEM: 00010  destRegWB: 01001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 11010
# destRegEX: 01001  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         244 PASSED
# Forward in EX stage:
# RS: 11000  RT: 11111
# destRegMEM: 10010  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 10100
# destRegEX: 10010  destRegMEM: 10010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         245 PASSED
# Forward in EX stage:
# RS: 01010  RT: 01001
# destRegMEM: 11001  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 11001
# destRegEX: 01101  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST         246 PASSED
# Forward in EX stage:
# RS: 01001  RT: 11010
# destRegMEM: 10101  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 00101
# destRegEX: 10011  destRegMEM: 10101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         247 PASSED
# Forward in EX stage:
# RS: 00010  RT: 10110
# destRegMEM: 10001  destRegWB: 10000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 00110
# destRegEX: 11001  destRegMEM: 10001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         248 PASSED
# Forward in EX stage:
# RS: 11110  RT: 01001
# destRegMEM: 10011  destRegWB: 10110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 10011
# destRegEX: 10000  destRegMEM: 10011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         249 PASSED
# Forward in EX stage:
# RS: 00010  RT: 11111
# destRegMEM: 00011  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 10101
# destRegEX: 00011  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         250 PASSED
# Forward in EX stage:
# RS: 01110  RT: 11101
# destRegMEM: 10010  destRegWB: 11100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 00111
# destRegEX: 10011  destRegMEM: 10010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         251 PASSED
# Forward in EX stage:
# RS: 10000  RT: 01001
# destRegMEM: 11110  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 00010
# destRegEX: 01000  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         252 PASSED
# Forward in EX stage:
# RS: 00010  RT: 11111
# destRegMEM: 11001  destRegWB: 10001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 00010
# destRegEX: 01101  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         253 PASSED
# Forward in EX stage:
# RS: 10001  RT: 00101
# destRegMEM: 10111  destRegWB: 00101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 10111
# destRegEX: 00010  destRegMEM: 10111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         254 PASSED
# Forward in EX stage:
# RS: 10011  RT: 01001
# destRegMEM: 10100  destRegWB: 11110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 00011
# destRegEX: 11000  destRegMEM: 10100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         255 PASSED
# Forward in EX stage:
# RS: 11010  RT: 01000
# destRegMEM: 10011  destRegWB: 11110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 10100
# destRegEX: 10001  destRegMEM: 10011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         256 PASSED
# Forward in EX stage:
# RS: 11001  RT: 00000
# destRegMEM: 10001  destRegWB: 00111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 10101
# destRegEX: 11010  destRegMEM: 10001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         257 PASSED
# Forward in EX stage:
# RS: 11011  RT: 11100
# destRegMEM: 01000  destRegWB: 10100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 01011
# destRegEX: 11011  destRegMEM: 01000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         258 PASSED
# Forward in EX stage:
# RS: 00010  RT: 00011
# destRegMEM: 01000  destRegWB: 11000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 00010
# destRegEX: 01100  destRegMEM: 01000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         259 PASSED
# Forward in EX stage:
# RS: 11100  RT: 00101
# destRegMEM: 01011  destRegWB: 00101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 01111
# destRegEX: 10011  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         260 PASSED
# Forward in EX stage:
# RS: 00011  RT: 01110
# destRegMEM: 01011  destRegWB: 11100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 00001
# destRegEX: 10010  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         261 PASSED
# Forward in EX stage:
# RS: 00000  RT: 10110
# destRegMEM: 10111  destRegWB: 11110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 00101
# destRegEX: 00101  destRegMEM: 10111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 01
# Saida Obtida:   forwardRSID: 00, forwardRTID: 01
# 
# TEST         262 PASSED
# Forward in EX stage:
# RS: 11011  RT: 11101
# destRegMEM: 11111  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 11001
# destRegEX: 00000  destRegMEM: 11111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 01, forwardRTID: 00
# Saida Obtida:   forwardRSID: 01, forwardRTID: 00
# 
# TEST         263 PASSED
# Forward in EX stage:
# RS: 10000  RT: 11110
# destRegMEM: 00000  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 11111
# destRegEX: 10000  destRegMEM: 00000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         264 PASSED
# Forward in EX stage:
# RS: 01110  RT: 11101
# destRegMEM: 11011  destRegWB: 01000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 01001
# destRegEX: 01010  destRegMEM: 11011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         265 PASSED
# Forward in EX stage:
# RS: 10110  RT: 00010
# destRegMEM: 01001  destRegWB: 01011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 00011
# destRegEX: 00101  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         266 PASSED
# Forward in EX stage:
# RS: 11100  RT: 11101
# destRegMEM: 00111  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 00010
# destRegEX: 01011  destRegMEM: 00111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         267 PASSED
# Forward in EX stage:
# RS: 10010  RT: 10101
# destRegMEM: 10101  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 00101
# destRegEX: 11011  destRegMEM: 10101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         268 PASSED
# Forward in EX stage:
# RS: 10110  RT: 01011
# destRegMEM: 11000  destRegWB: 11011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 01000
# destRegEX: 00011  destRegMEM: 11000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         269 PASSED
# Forward in EX stage:
# RS: 11001  RT: 10100
# destRegMEM: 01010  destRegWB: 10101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 10000
# destRegEX: 10101  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         270 PASSED
# Forward in EX stage:
# RS: 10010  RT: 11100
# destRegMEM: 10110  destRegWB: 01001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 11011
# destRegEX: 01000  destRegMEM: 10110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         271 PASSED
# Forward in EX stage:
# RS: 01011  RT: 01100
# destRegMEM: 00010  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 00010
# destRegEX: 10100  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         272 PASSED
# Forward in EX stage:
# RS: 00000  RT: 01110
# destRegMEM: 01000  destRegWB: 00111
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 11011
# destRegEX: 10101  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         273 PASSED
# Forward in EX stage:
# RS: 01101  RT: 10100
# destRegMEM: 11111  destRegWB: 00110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 01010
# destRegEX: 01000  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         274 PASSED
# Forward in EX stage:
# RS: 01011  RT: 01011
# destRegMEM: 00101  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 11100
# destRegEX: 11001  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         275 PASSED
# Forward in EX stage:
# RS: 10001  RT: 00010
# destRegMEM: 11011  destRegWB: 10101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 01111
# destRegEX: 11110  destRegMEM: 11011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         276 PASSED
# Forward in EX stage:
# RS: 11010  RT: 01011
# destRegMEM: 11010  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 01, forwardRT: 00
# Saida Obtida:   forwardRS: 01, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 01101
# destRegEX: 11111  destRegMEM: 11010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         277 PASSED
# Forward in EX stage:
# RS: 01001  RT: 00110
# destRegMEM: 01000  destRegWB: 11010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 00010
# destRegEX: 10110  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         278 PASSED
# Forward in EX stage:
# RS: 00001  RT: 10101
# destRegMEM: 11101  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 10111
# destRegEX: 00000  destRegMEM: 11101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         279 PASSED
# Forward in EX stage:
# RS: 10110  RT: 01100
# destRegMEM: 00001  destRegWB: 01001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 01101
# destRegEX: 10101  destRegMEM: 00001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         280 PASSED
# Forward in EX stage:
# RS: 11111  RT: 00110
# destRegMEM: 01110  destRegWB: 10110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 00100
# destRegEX: 11001  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         281 PASSED
# Forward in EX stage:
# RS: 11000  RT: 10110
# destRegMEM: 11001  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 11101
# destRegEX: 11111  destRegMEM: 11001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         282 PASSED
# Forward in EX stage:
# RS: 01010  RT: 00100
# destRegMEM: 01110  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 01111
# destRegEX: 00011  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         283 PASSED
# Forward in EX stage:
# RS: 01011  RT: 01111
# destRegMEM: 01010  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 11001
# destRegEX: 00111  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         284 PASSED
# Forward in EX stage:
# RS: 01110  RT: 10110
# destRegMEM: 10110  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 01010  RTID: 00111
# destRegEX: 11101  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         285 PASSED
# Forward in EX stage:
# RS: 01011  RT: 00010
# destRegMEM: 10011  destRegWB: 00010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 11110
# destRegEX: 10100  destRegMEM: 10011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 01, forwardRTID: 00
# Saida Obtida:   forwardRSID: 01, forwardRTID: 00
# 
# TEST         286 PASSED
# Forward in EX stage:
# RS: 01010  RT: 00011
# destRegMEM: 11101  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 10011
# destRegEX: 01000  destRegMEM: 11101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         287 PASSED
# Forward in EX stage:
# RS: 00100  RT: 11110
# destRegMEM: 01000  destRegWB: 01000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 00001
# destRegEX: 01001  destRegMEM: 01000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         288 PASSED
# Forward in EX stage:
# RS: 10001  RT: 11000
# destRegMEM: 11011  destRegWB: 10001
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 01110
# destRegEX: 11110  destRegMEM: 11011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         289 PASSED
# Forward in EX stage:
# RS: 01111  RT: 01001
# destRegMEM: 00000  destRegWB: 10011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 00010
# destRegEX: 11011  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         290 PASSED
# Forward in EX stage:
# RS: 11100  RT: 00000
# destRegMEM: 11101  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 11101
# destRegEX: 10101  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         291 PASSED
# Forward in EX stage:
# RS: 00111  RT: 10100
# destRegMEM: 11110  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 10011
# destRegEX: 10000  destRegMEM: 11110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         292 PASSED
# Forward in EX stage:
# RS: 10011  RT: 00101
# destRegMEM: 11110  destRegWB: 01100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 01010
# destRegEX: 01110  destRegMEM: 11110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         293 PASSED
# Forward in EX stage:
# RS: 01000  RT: 01111
# destRegMEM: 10000  destRegWB: 11111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 00110
# destRegEX: 11101  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         294 PASSED
# Forward in EX stage:
# RS: 01001  RT: 01110
# destRegMEM: 11111  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 01001
# destRegEX: 10001  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         295 PASSED
# Forward in EX stage:
# RS: 01100  RT: 01101
# destRegMEM: 11111  destRegWB: 10111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 10101
# destRegEX: 00101  destRegMEM: 11111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         296 PASSED
# Forward in EX stage:
# RS: 01010  RT: 11111
# destRegMEM: 11100  destRegWB: 10100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 10010
# destRegEX: 10101  destRegMEM: 11100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         297 PASSED
# Forward in EX stage:
# RS: 00100  RT: 10000
# destRegMEM: 10011  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 01010
# destRegEX: 00011  destRegMEM: 10011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         298 PASSED
# Forward in EX stage:
# RS: 01111  RT: 01101
# destRegMEM: 00101  destRegWB: 11011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 10011
# destRegEX: 11111  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         299 PASSED
# Forward in EX stage:
# RS: 00101  RT: 00011
# destRegMEM: 00011  destRegWB: 01010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 01101  RTID: 10010
# destRegEX: 11111  destRegMEM: 00011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         300 PASSED
# Forward in EX stage:
# RS: 01011  RT: 01000
# destRegMEM: 01111  destRegWB: 00010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 01100
# destRegEX: 11100  destRegMEM: 01111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 01, forwardRTID: 00
# Saida Obtida:   forwardRSID: 01, forwardRTID: 00
# 
# TEST         301 PASSED
# Forward in EX stage:
# RS: 10110  RT: 00011
# destRegMEM: 10000  destRegWB: 01001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 10100
# destRegEX: 00110  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         302 PASSED
# Forward in EX stage:
# RS: 10101  RT: 00111
# destRegMEM: 10100  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01110  RTID: 01110
# destRegEX: 00001  destRegMEM: 10100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         303 PASSED
# Forward in EX stage:
# RS: 01001  RT: 01000
# destRegMEM: 01101  destRegWB: 10111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 10010
# destRegEX: 11010  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         304 PASSED
# Forward in EX stage:
# RS: 10010  RT: 10110
# destRegMEM: 10110  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 11110  RTID: 11001
# destRegEX: 11010  destRegMEM: 10110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         305 PASSED
# Forward in EX stage:
# RS: 01001  RT: 01100
# destRegMEM: 01000  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 10011
# destRegEX: 10010  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         306 PASSED
# Forward in EX stage:
# RS: 11000  RT: 11000
# destRegMEM: 01001  destRegWB: 01010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 00101
# destRegEX: 10010  destRegMEM: 01001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         307 PASSED
# Forward in EX stage:
# RS: 11000  RT: 00011
# destRegMEM: 10110  destRegWB: 11100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 01011
# destRegEX: 01010  destRegMEM: 10110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         308 PASSED
# Forward in EX stage:
# RS: 11010  RT: 00001
# destRegMEM: 10001  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 00001
# destRegEX: 01010  destRegMEM: 10001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         309 PASSED
# Forward in EX stage:
# RS: 11001  RT: 00010
# destRegMEM: 01001  destRegWB: 10110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 00000
# destRegEX: 01011  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         310 PASSED
# Forward in EX stage:
# RS: 11100  RT: 01100
# destRegMEM: 01100  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 00110  RTID: 01110
# destRegEX: 01011  destRegMEM: 01100
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         311 PASSED
# Forward in EX stage:
# RS: 11111  RT: 00111
# destRegMEM: 11001  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 10101
# destRegEX: 10110  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         312 PASSED
# Forward in EX stage:
# RS: 00010  RT: 11101
# destRegMEM: 01011  destRegWB: 01100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 11011
# destRegEX: 10001  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         313 PASSED
# Forward in EX stage:
# RS: 01100  RT: 11110
# destRegMEM: 01110  destRegWB: 10110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 00110
# destRegEX: 11001  destRegMEM: 01110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         314 PASSED
# Forward in EX stage:
# RS: 10111  RT: 01000
# destRegMEM: 00010  destRegWB: 00110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 01101
# destRegEX: 11110  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         315 PASSED
# Forward in EX stage:
# RS: 00111  RT: 10100
# destRegMEM: 00001  destRegWB: 01111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 11010
# destRegEX: 10000  destRegMEM: 00001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         316 PASSED
# Forward in EX stage:
# RS: 00110  RT: 00101
# destRegMEM: 11000  destRegWB: 01001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 11100
# destRegEX: 10110  destRegMEM: 11000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         317 PASSED
# Forward in EX stage:
# RS: 00011  RT: 00010
# destRegMEM: 11000  destRegWB: 00000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 11101
# destRegEX: 01011  destRegMEM: 11000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         318 PASSED
# Forward in EX stage:
# RS: 00110  RT: 01000
# destRegMEM: 11111  destRegWB: 10011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 01011
# destRegEX: 10110  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         319 PASSED
# Forward in EX stage:
# RS: 10101  RT: 01011
# destRegMEM: 01100  destRegWB: 01110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 01111
# destRegEX: 01000  destRegMEM: 01100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         320 PASSED
# Forward in EX stage:
# RS: 00011  RT: 10110
# destRegMEM: 11001  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 11111
# destRegEX: 01000  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         321 PASSED
# Forward in EX stage:
# RS: 11000  RT: 00111
# destRegMEM: 01010  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 10110
# destRegEX: 00000  destRegMEM: 01010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         322 PASSED
# Forward in EX stage:
# RS: 10111  RT: 00010
# destRegMEM: 11011  destRegWB: 11010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 01111
# destRegEX: 10111  destRegMEM: 11011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         323 PASSED
# Forward in EX stage:
# RS: 10011  RT: 01110
# destRegMEM: 11110  destRegWB: 00111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 11110
# destRegEX: 00011  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         324 PASSED
# Forward in EX stage:
# RS: 10100  RT: 11101
# destRegMEM: 00011  destRegWB: 01111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 10010
# destRegEX: 10110  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         325 PASSED
# Forward in EX stage:
# RS: 10001  RT: 00110
# destRegMEM: 00100  destRegWB: 00000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 11000
# destRegEX: 01100  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         326 PASSED
# Forward in EX stage:
# RS: 11000  RT: 01101
# destRegMEM: 00101  destRegWB: 11011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 11110
# destRegEX: 11010  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         327 PASSED
# Forward in EX stage:
# RS: 11000  RT: 11010
# destRegMEM: 01010  destRegWB: 00111
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 00011
# destRegEX: 10111  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         328 PASSED
# Forward in EX stage:
# RS: 10001  RT: 01010
# destRegMEM: 11010  destRegWB: 00001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 11110
# destRegEX: 10110  destRegMEM: 11010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         329 PASSED
# Forward in EX stage:
# RS: 11000  RT: 00101
# destRegMEM: 11011  destRegWB: 10101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 00101
# destRegEX: 00011  destRegMEM: 11011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         330 PASSED
# Forward in EX stage:
# RS: 01001  RT: 00011
# destRegMEM: 10011  destRegWB: 10001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 10100
# destRegEX: 10001  destRegMEM: 10011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         331 PASSED
# Forward in EX stage:
# RS: 01110  RT: 00000
# destRegMEM: 11001  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 10111
# destRegEX: 11110  destRegMEM: 11001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         332 PASSED
# Forward in EX stage:
# RS: 01101  RT: 00110
# destRegMEM: 11101  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 10101
# destRegEX: 11010  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         333 PASSED
# Forward in EX stage:
# RS: 10001  RT: 00010
# destRegMEM: 11001  destRegWB: 10010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 11011
# destRegEX: 11010  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         334 PASSED
# Forward in EX stage:
# RS: 01011  RT: 11110
# destRegMEM: 11010  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 11011
# destRegEX: 00010  destRegMEM: 11010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         335 PASSED
# Forward in EX stage:
# RS: 11010  RT: 00010
# destRegMEM: 11011  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 01001
# destRegEX: 01101  destRegMEM: 11011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         336 PASSED
# Forward in EX stage:
# RS: 11001  RT: 00010
# destRegMEM: 00010  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 11100
# destRegEX: 11100  destRegMEM: 00010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         337 PASSED
# Forward in EX stage:
# RS: 10010  RT: 11010
# destRegMEM: 10100  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 11100
# destRegEX: 10011  destRegMEM: 10100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         338 PASSED
# Forward in EX stage:
# RS: 01011  RT: 00101
# destRegMEM: 11101  destRegWB: 01111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 01101
# destRegEX: 00100  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         339 PASSED
# Forward in EX stage:
# RS: 00010  RT: 01111
# destRegMEM: 01011  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 01100
# destRegEX: 01100  destRegMEM: 01011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 01
# Saida Obtida:   forwardRSID: 00, forwardRTID: 01
# 
# TEST         340 PASSED
# Forward in EX stage:
# RS: 11100  RT: 01111
# destRegMEM: 11100  destRegWB: 11100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 01, forwardRT: 00
# Saida Obtida:   forwardRS: 01, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 10111
# destRegEX: 01101  destRegMEM: 11100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         341 PASSED
# Forward in EX stage:
# RS: 11011  RT: 11001
# destRegMEM: 01011  destRegWB: 10100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 01011
# destRegEX: 00100  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         342 PASSED
# Forward in EX stage:
# RS: 10101  RT: 00110
# destRegMEM: 00000  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 01010
# destRegEX: 00111  destRegMEM: 00000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         343 PASSED
# Forward in EX stage:
# RS: 10100  RT: 11010
# destRegMEM: 00010  destRegWB: 11000
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 01100
# destRegEX: 01110  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         344 PASSED
# Forward in EX stage:
# RS: 11001  RT: 01011
# destRegMEM: 00000  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 10010
# destRegEX: 00101  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         345 PASSED
# Forward in EX stage:
# RS: 01011  RT: 00011
# destRegMEM: 00010  destRegWB: 00001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 10100
# destRegEX: 11001  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         346 PASSED
# Forward in EX stage:
# RS: 00001  RT: 11110
# destRegMEM: 11101  destRegWB: 11010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 10101
# destRegEX: 00111  destRegMEM: 11101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         347 PASSED
# Forward in EX stage:
# RS: 01110  RT: 11010
# destRegMEM: 11101  destRegWB: 10000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 00100
# destRegEX: 00101  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 01, forwardRTID: 00
# Saida Obtida:   forwardRSID: 01, forwardRTID: 00
# 
# TEST         348 PASSED
# Forward in EX stage:
# RS: 01011  RT: 11011
# destRegMEM: 00011  destRegWB: 11010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 01011
# destRegEX: 10010  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         349 PASSED
# Forward in EX stage:
# RS: 11000  RT: 11110
# destRegMEM: 11000  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 01001
# destRegEX: 00000  destRegMEM: 11000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         350 PASSED
# Forward in EX stage:
# RS: 00100  RT: 11011
# destRegMEM: 11001  destRegWB: 11001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 01101
# destRegEX: 10110  destRegMEM: 11001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         351 PASSED
# Forward in EX stage:
# RS: 00100  RT: 11111
# destRegMEM: 00110  destRegWB: 01011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 01011
# destRegEX: 11100  destRegMEM: 00110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         352 PASSED
# Forward in EX stage:
# RS: 00011  RT: 11000
# destRegMEM: 00001  destRegWB: 10111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 00011
# destRegEX: 00101  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         353 PASSED
# Forward in EX stage:
# RS: 00101  RT: 11111
# destRegMEM: 01000  destRegWB: 01011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 01101
# destRegEX: 10000  destRegMEM: 01000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         354 PASSED
# Forward in EX stage:
# RS: 11101  RT: 11111
# destRegMEM: 01111  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 01010
# destRegEX: 10100  destRegMEM: 01111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         355 PASSED
# Forward in EX stage:
# RS: 00110  RT: 10101
# destRegMEM: 00111  destRegWB: 01110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 01100
# destRegEX: 01101  destRegMEM: 00111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         356 PASSED
# Forward in EX stage:
# RS: 00111  RT: 00011
# destRegMEM: 11110  destRegWB: 01111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 00010
# destRegEX: 00100  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         357 PASSED
# Forward in EX stage:
# RS: 11011  RT: 10011
# destRegMEM: 00010  destRegWB: 00011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 10001
# destRegEX: 01100  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         358 PASSED
# Forward in EX stage:
# RS: 00010  RT: 00010
# destRegMEM: 01101  destRegWB: 11100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 11010
# destRegEX: 01111  destRegMEM: 01101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         359 PASSED
# Forward in EX stage:
# RS: 01100  RT: 10111
# destRegMEM: 01011  destRegWB: 00001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 10111
# destRegEX: 10111  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         360 PASSED
# Forward in EX stage:
# RS: 10110  RT: 11100
# destRegMEM: 01011  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01110  RTID: 00110
# destRegEX: 11000  destRegMEM: 01011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         361 PASSED
# Forward in EX stage:
# RS: 11111  RT: 01100
# destRegMEM: 00011  destRegWB: 01111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 10111
# destRegEX: 01100  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         362 PASSED
# Forward in EX stage:
# RS: 10110  RT: 10101
# destRegMEM: 11111  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 10110
# destRegEX: 00100  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         363 PASSED
# Forward in EX stage:
# RS: 10101  RT: 01110
# destRegMEM: 10010  destRegWB: 11000
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 10011
# destRegEX: 11000  destRegMEM: 10010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         364 PASSED
# Forward in EX stage:
# RS: 11111  RT: 10000
# destRegMEM: 00111  destRegWB: 11110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 01100
# destRegEX: 11011  destRegMEM: 00111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         365 PASSED
# Forward in EX stage:
# RS: 01000  RT: 01001
# destRegMEM: 10100  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 11010
# destRegEX: 00110  destRegMEM: 10100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         366 PASSED
# Forward in EX stage:
# RS: 10000  RT: 01000
# destRegMEM: 00111  destRegWB: 11000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 00011
# destRegEX: 11111  destRegMEM: 00111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         367 PASSED
# Forward in EX stage:
# RS: 10101  RT: 01101
# destRegMEM: 10100  destRegWB: 00111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 10101
# destRegEX: 11110  destRegMEM: 10100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         368 PASSED
# Forward in EX stage:
# RS: 00111  RT: 10000
# destRegMEM: 00001  destRegWB: 00111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 10, forwardRT: 00
# Saida Obtida:   forwardRS: 10, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 11110
# destRegEX: 00110  destRegMEM: 00001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         369 PASSED
# Forward in EX stage:
# RS: 10110  RT: 00111
# destRegMEM: 00100  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 01011
# destRegEX: 10100  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         370 PASSED
# Forward in EX stage:
# RS: 01111  RT: 01000
# destRegMEM: 01101  destRegWB: 00111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 01000
# destRegEX: 10101  destRegMEM: 01101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         371 PASSED
# Forward in EX stage:
# RS: 11000  RT: 01001
# destRegMEM: 10101  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 01110
# destRegEX: 00101  destRegMEM: 10101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         372 PASSED
# Forward in EX stage:
# RS: 00010  RT: 00001
# destRegMEM: 00001  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 01100  RTID: 11011
# destRegEX: 00101  destRegMEM: 00001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         373 PASSED
# Forward in EX stage:
# RS: 01101  RT: 00011
# destRegMEM: 00010  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 11000
# destRegEX: 10111  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         374 PASSED
# Forward in EX stage:
# RS: 01000  RT: 00111
# destRegMEM: 10100  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 01110
# destRegEX: 01000  destRegMEM: 10100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         375 PASSED
# Forward in EX stage:
# RS: 01101  RT: 10101
# destRegMEM: 00110  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 00000
# destRegEX: 01010  destRegMEM: 00110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         376 PASSED
# Forward in EX stage:
# RS: 11001  RT: 10000
# destRegMEM: 00010  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 00001
# destRegEX: 00000  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         377 PASSED
# Forward in EX stage:
# RS: 00110  RT: 01101
# destRegMEM: 10111  destRegWB: 01111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 01101
# destRegEX: 00101  destRegMEM: 10111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         378 PASSED
# Forward in EX stage:
# RS: 10100  RT: 11011
# destRegMEM: 01101  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 10111
# destRegEX: 00100  destRegMEM: 01101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         379 PASSED
# Forward in EX stage:
# RS: 00110  RT: 00001
# destRegMEM: 11000  destRegWB: 10011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 10010
# destRegEX: 00011  destRegMEM: 11000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         380 PASSED
# Forward in EX stage:
# RS: 00010  RT: 00110
# destRegMEM: 11101  destRegWB: 11001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 11101
# destRegEX: 01101  destRegMEM: 11101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST         381 PASSED
# Forward in EX stage:
# RS: 01001  RT: 01111
# destRegMEM: 00100  destRegWB: 10001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 11000
# destRegEX: 01010  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         382 PASSED
# Forward in EX stage:
# RS: 11111  RT: 00100
# destRegMEM: 01000  destRegWB: 00110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 11010
# destRegEX: 11101  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         383 PASSED
# Forward in EX stage:
# RS: 01000  RT: 01100
# destRegMEM: 00010  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 00011
# destRegEX: 10101  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         384 PASSED
# Forward in EX stage:
# RS: 00011  RT: 11010
# destRegMEM: 00111  destRegWB: 00011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 10010
# destRegEX: 11111  destRegMEM: 00111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         385 PASSED
# Forward in EX stage:
# RS: 00101  RT: 11011
# destRegMEM: 11100  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 01101
# destRegEX: 10011  destRegMEM: 11100
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         386 PASSED
# Forward in EX stage:
# RS: 11010  RT: 01101
# destRegMEM: 00111  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 00001
# destRegEX: 10000  destRegMEM: 00111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         387 PASSED
# Forward in EX stage:
# RS: 01001  RT: 01010
# destRegMEM: 10000  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 11010
# destRegEX: 01101  destRegMEM: 10000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         388 PASSED
# Forward in EX stage:
# RS: 10001  RT: 00101
# destRegMEM: 10110  destRegWB: 10011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 00011
# destRegEX: 10101  destRegMEM: 10110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         389 PASSED
# Forward in EX stage:
# RS: 00101  RT: 10000
# destRegMEM: 11101  destRegWB: 01011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 00110
# destRegEX: 10001  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         390 PASSED
# Forward in EX stage:
# RS: 00100  RT: 10000
# destRegMEM: 10110  destRegWB: 11111
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 11110
# destRegEX: 00001  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         391 PASSED
# Forward in EX stage:
# RS: 11110  RT: 10101
# destRegMEM: 01011  destRegWB: 11111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 11110
# destRegEX: 10100  destRegMEM: 01011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         392 PASSED
# Forward in EX stage:
# RS: 01101  RT: 10010
# destRegMEM: 00100  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 00011
# destRegEX: 00111  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         393 PASSED
# Forward in EX stage:
# RS: 01001  RT: 01100
# destRegMEM: 01101  destRegWB: 00111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01100  RTID: 01000
# destRegEX: 00101  destRegMEM: 01101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         394 PASSED
# Forward in EX stage:
# RS: 00000  RT: 11010
# destRegMEM: 10110  destRegWB: 00010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 01100
# destRegEX: 11011  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         395 PASSED
# Forward in EX stage:
# RS: 00000  RT: 01110
# destRegMEM: 00101  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 00100
# destRegEX: 01011  destRegMEM: 00101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         396 PASSED
# Forward in EX stage:
# RS: 00100  RT: 10110
# destRegMEM: 10010  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 11011
# destRegEX: 11000  destRegMEM: 10010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         397 PASSED
# Forward in EX stage:
# RS: 11011  RT: 10011
# destRegMEM: 10101  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 00111
# destRegEX: 00011  destRegMEM: 10101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         398 PASSED
# Forward in EX stage:
# RS: 11111  RT: 01001
# destRegMEM: 10111  destRegWB: 00000
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 00111
# destRegEX: 01011  destRegMEM: 10111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         399 PASSED
# Forward in EX stage:
# RS: 10000  RT: 11001
# destRegMEM: 00100  destRegWB: 01001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 00100
# destRegEX: 11100  destRegMEM: 00100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         400 PASSED
# Forward in EX stage:
# RS: 01111  RT: 11110
# destRegMEM: 01011  destRegWB: 11011
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 11000
# destRegEX: 00100  destRegMEM: 01011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         401 PASSED
# Forward in EX stage:
# RS: 00110  RT: 11100
# destRegMEM: 11011  destRegWB: 11010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 00101
# destRegEX: 11011  destRegMEM: 11011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         402 PASSED
# Forward in EX stage:
# RS: 10000  RT: 10110
# destRegMEM: 01000  destRegWB: 00001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 00110
# destRegEX: 00110  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 01
# Saida Obtida:   forwardRSID: 00, forwardRTID: 01
# 
# TEST         403 PASSED
# Forward in EX stage:
# RS: 00001  RT: 10001
# destRegMEM: 01100  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 10000
# destRegEX: 10100  destRegMEM: 01100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         404 PASSED
# Forward in EX stage:
# RS: 10001  RT: 00110
# destRegMEM: 00101  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 10100
# destRegEX: 01101  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         405 PASSED
# Forward in EX stage:
# RS: 10000  RT: 11001
# destRegMEM: 11101  destRegWB: 11110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 11011
# destRegEX: 11101  destRegMEM: 11101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         406 PASSED
# Forward in EX stage:
# RS: 10000  RT: 10100
# destRegMEM: 01000  destRegWB: 11101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 11010
# destRegEX: 00001  destRegMEM: 01000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         407 PASSED
# Forward in EX stage:
# RS: 00000  RT: 01011
# destRegMEM: 01101  destRegWB: 00011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01110  RTID: 11110
# destRegEX: 11100  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         408 PASSED
# Forward in EX stage:
# RS: 10101  RT: 00111
# destRegMEM: 00111  destRegWB: 10011
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 00011
# destRegEX: 01101  destRegMEM: 00111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         409 PASSED
# Forward in EX stage:
# RS: 01100  RT: 00110
# destRegMEM: 01110  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 10111
# destRegEX: 00110  destRegMEM: 01110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         410 PASSED
# Forward in EX stage:
# RS: 11010  RT: 10100
# destRegMEM: 11111  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 00100
# destRegEX: 10110  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         411 PASSED
# Forward in EX stage:
# RS: 10111  RT: 01011
# destRegMEM: 01011  destRegWB: 00100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 00110  RTID: 00011
# destRegEX: 01011  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         412 PASSED
# Forward in EX stage:
# RS: 01110  RT: 10010
# destRegMEM: 01011  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 11100
# destRegEX: 00011  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         413 PASSED
# Forward in EX stage:
# RS: 10110  RT: 10000
# destRegMEM: 01101  destRegWB: 01010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 00000
# destRegEX: 00001  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         414 PASSED
# Forward in EX stage:
# RS: 10010  RT: 00111
# destRegMEM: 01001  destRegWB: 11001
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01110  RTID: 10101
# destRegEX: 11101  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         415 PASSED
# Forward in EX stage:
# RS: 11000  RT: 00100
# destRegMEM: 01000  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01001  RTID: 00100
# destRegEX: 00011  destRegMEM: 01000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         416 PASSED
# Forward in EX stage:
# RS: 11001  RT: 11011
# destRegMEM: 00001  destRegWB: 10100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 00101
# destRegEX: 00011  destRegMEM: 00001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         417 PASSED
# Forward in EX stage:
# RS: 01000  RT: 00100
# destRegMEM: 00110  destRegWB: 10110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 11011
# destRegEX: 10000  destRegMEM: 00110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         418 PASSED
# Forward in EX stage:
# RS: 11010  RT: 00001
# destRegMEM: 10000  destRegWB: 00010
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 00011
# destRegEX: 01111  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         419 PASSED
# Forward in EX stage:
# RS: 00010  RT: 01110
# destRegMEM: 10100  destRegWB: 00000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 00111
# destRegEX: 00010  destRegMEM: 10100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         420 PASSED
# Forward in EX stage:
# RS: 10110  RT: 10000
# destRegMEM: 01111  destRegWB: 00001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 00000
# destRegEX: 00011  destRegMEM: 01111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         421 PASSED
# Forward in EX stage:
# RS: 10000  RT: 10110
# destRegMEM: 00101  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 01101
# destRegEX: 10101  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         422 PASSED
# Forward in EX stage:
# RS: 11010  RT: 11111
# destRegMEM: 11100  destRegWB: 00101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 01011
# destRegEX: 00110  destRegMEM: 11100
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         423 PASSED
# Forward in EX stage:
# RS: 01000  RT: 00110
# destRegMEM: 10101  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 00110
# destRegEX: 11110  destRegMEM: 10101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         424 PASSED
# Forward in EX stage:
# RS: 01010  RT: 01011
# destRegMEM: 11010  destRegWB: 10100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 10000
# destRegEX: 01110  destRegMEM: 11010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         425 PASSED
# Forward in EX stage:
# RS: 00111  RT: 10000
# destRegMEM: 11010  destRegWB: 10000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 10
# Saida Obtida:   forwardRS: 00, forwardRT: 10
# Forward in ID stage:
# RSID: 10101  RTID: 11101
# destRegEX: 10111  destRegMEM: 11010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         426 PASSED
# Forward in EX stage:
# RS: 10101  RT: 00101
# destRegMEM: 00110  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01011  RTID: 00110
# destRegEX: 11001  destRegMEM: 00110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 10
# Saida Obtida:   forwardRSID: 00, forwardRTID: 10
# 
# TEST         427 PASSED
# Forward in EX stage:
# RS: 11000  RT: 00011
# destRegMEM: 01110  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 00101
# destRegEX: 11000  destRegMEM: 01110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         428 PASSED
# Forward in EX stage:
# RS: 00001  RT: 00101
# destRegMEM: 00101  destRegWB: 00000
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 01110  RTID: 01100
# destRegEX: 01110  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         429 PASSED
# Forward in EX stage:
# RS: 01010  RT: 11001
# destRegMEM: 01100  destRegWB: 00110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 10111
# destRegEX: 01001  destRegMEM: 01100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         430 PASSED
# Forward in EX stage:
# RS: 10100  RT: 00111
# destRegMEM: 01001  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 01000
# destRegEX: 11011  destRegMEM: 01001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         431 PASSED
# Forward in EX stage:
# RS: 00100  RT: 11000
# destRegMEM: 10011  destRegWB: 10110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 00100
# destRegEX: 10110  destRegMEM: 10011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         432 PASSED
# Forward in EX stage:
# RS: 00111  RT: 01001
# destRegMEM: 10011  destRegWB: 01111
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01010  RTID: 00100
# destRegEX: 00001  destRegMEM: 10011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         433 PASSED
# Forward in EX stage:
# RS: 10001  RT: 00011
# destRegMEM: 11001  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10001  RTID: 10000
# destRegEX: 10000  destRegMEM: 11001
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 01
# Saida Obtida:   forwardRSID: 00, forwardRTID: 01
# 
# TEST         434 PASSED
# Forward in EX stage:
# RS: 11001  RT: 00101
# destRegMEM: 11011  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 11001
# destRegEX: 11100  destRegMEM: 11011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         435 PASSED
# Forward in EX stage:
# RS: 00101  RT: 01010
# destRegMEM: 01011  destRegWB: 10110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 01111
# destRegEX: 11000  destRegMEM: 01011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         436 PASSED
# Forward in EX stage:
# RS: 01100  RT: 01010
# destRegMEM: 01101  destRegWB: 01100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 10, forwardRT: 00
# Saida Obtida:   forwardRS: 10, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 01110
# destRegEX: 00001  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         437 PASSED
# Forward in EX stage:
# RS: 00010  RT: 10110
# destRegMEM: 01111  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 01011
# destRegEX: 01101  destRegMEM: 01111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         438 PASSED
# Forward in EX stage:
# RS: 01001  RT: 10101
# destRegMEM: 11001  destRegWB: 10000
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 10000
# destRegEX: 00111  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         439 PASSED
# Forward in EX stage:
# RS: 00101  RT: 01100
# destRegMEM: 00010  destRegWB: 10001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 10011
# destRegEX: 10001  destRegMEM: 00010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         440 PASSED
# Forward in EX stage:
# RS: 00000  RT: 10000
# destRegMEM: 00100  destRegWB: 00111
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 10001
# destRegEX: 11001  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         441 PASSED
# Forward in EX stage:
# RS: 01100  RT: 10111
# destRegMEM: 01001  destRegWB: 00101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 10111
# destRegEX: 00011  destRegMEM: 01001
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         442 PASSED
# Forward in EX stage:
# RS: 11111  RT: 00000
# destRegMEM: 00000  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 01000  RTID: 10000
# destRegEX: 00001  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         443 PASSED
# Forward in EX stage:
# RS: 01000  RT: 11010
# destRegMEM: 01111  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 10101
# destRegEX: 11101  destRegMEM: 01111
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         444 PASSED
# Forward in EX stage:
# RS: 10100  RT: 01110
# destRegMEM: 10100  destRegWB: 11110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 10001
# destRegEX: 10000  destRegMEM: 10100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         445 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11001
# destRegMEM: 00110  destRegWB: 10100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00111  RTID: 10101
# destRegEX: 11011  destRegMEM: 00110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         446 PASSED
# Forward in EX stage:
# RS: 11001  RT: 01001
# destRegMEM: 11011  destRegWB: 10011
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10111  RTID: 11110
# destRegEX: 01001  destRegMEM: 11011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         447 PASSED
# Forward in EX stage:
# RS: 01101  RT: 11000
# destRegMEM: 00010  destRegWB: 11010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 11101
# destRegEX: 10101  destRegMEM: 00010
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         448 PASSED
# Forward in EX stage:
# RS: 10111  RT: 11000
# destRegMEM: 00100  destRegWB: 00010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00100  RTID: 10111
# destRegEX: 11011  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         449 PASSED
# Forward in EX stage:
# RS: 11110  RT: 00100
# destRegMEM: 01000  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00001  RTID: 11101
# destRegEX: 01111  destRegMEM: 01000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         450 PASSED
# Forward in EX stage:
# RS: 01000  RT: 10001
# destRegMEM: 11000  destRegWB: 10111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 00011
# destRegEX: 10101  destRegMEM: 11000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         451 PASSED
# Forward in EX stage:
# RS: 11001  RT: 00100
# destRegMEM: 01101  destRegWB: 00011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 01111
# destRegEX: 01101  destRegMEM: 01101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         452 PASSED
# Forward in EX stage:
# RS: 10111  RT: 10001
# destRegMEM: 10000  destRegWB: 00010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 00001
# destRegEX: 01010  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 10, forwardRTID: 00
# Saida Obtida:   forwardRSID: 10, forwardRTID: 00
# 
# TEST         453 PASSED
# Forward in EX stage:
# RS: 11001  RT: 11111
# destRegMEM: 01101  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 11011
# destRegEX: 01111  destRegMEM: 01101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         454 PASSED
# Forward in EX stage:
# RS: 11110  RT: 10010
# destRegMEM: 11110  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 01, forwardRT: 00
# Saida Obtida:   forwardRS: 01, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 00011
# destRegEX: 10001  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         455 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11011
# destRegMEM: 10000  destRegWB: 11000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00010  RTID: 11100
# destRegEX: 00011  destRegMEM: 10000
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         456 PASSED
# Forward in EX stage:
# RS: 00000  RT: 00010
# destRegMEM: 00100  destRegWB: 01110
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01111  RTID: 00110
# destRegEX: 11000  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         457 PASSED
# Forward in EX stage:
# RS: 00110  RT: 00001
# destRegMEM: 01011  destRegWB: 11101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 11010
# destRegEX: 01001  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         458 PASSED
# Forward in EX stage:
# RS: 11110  RT: 01110
# destRegMEM: 11011  destRegWB: 11001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11001  RTID: 10111
# destRegEX: 00011  destRegMEM: 11011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         459 PASSED
# Forward in EX stage:
# RS: 00100  RT: 01101
# destRegMEM: 00101  destRegWB: 00001
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01000  RTID: 10110
# destRegEX: 11101  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         460 PASSED
# Forward in EX stage:
# RS: 11000  RT: 01001
# destRegMEM: 00100  destRegWB: 11110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 01000
# destRegEX: 11000  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         461 PASSED
# Forward in EX stage:
# RS: 10101  RT: 10100
# destRegMEM: 01010  destRegWB: 00001
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 11111
# destRegEX: 01110  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         462 PASSED
# Forward in EX stage:
# RS: 01011  RT: 00111
# destRegMEM: 11010  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 01001
# destRegEX: 00001  destRegMEM: 11010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         463 PASSED
# Forward in EX stage:
# RS: 00111  RT: 11100
# destRegMEM: 01010  destRegWB: 01010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 00001
# destRegEX: 11100  destRegMEM: 01010
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         464 PASSED
# Forward in EX stage:
# RS: 00000  RT: 01111
# destRegMEM: 01111  destRegWB: 11100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 11010  RTID: 11011
# destRegEX: 01000  destRegMEM: 01111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         465 PASSED
# Forward in EX stage:
# RS: 00101  RT: 00110
# destRegMEM: 00000  destRegWB: 10001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 10010
# destRegEX: 11010  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         466 PASSED
# Forward in EX stage:
# RS: 10110  RT: 01010
# destRegMEM: 10011  destRegWB: 10111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11101  RTID: 10011
# destRegEX: 11010  destRegMEM: 10011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         467 PASSED
# Forward in EX stage:
# RS: 01010  RT: 10101
# destRegMEM: 01011  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 01000
# destRegEX: 10001  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         468 PASSED
# Forward in EX stage:
# RS: 10110  RT: 11100
# destRegMEM: 00000  destRegWB: 01001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 10001
# destRegEX: 11011  destRegMEM: 00000
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         469 PASSED
# Forward in EX stage:
# RS: 00011  RT: 10010
# destRegMEM: 01001  destRegWB: 10110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00000  RTID: 11101
# destRegEX: 11111  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         470 PASSED
# Forward in EX stage:
# RS: 01111  RT: 01101
# destRegMEM: 00100  destRegWB: 00100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11000  RTID: 10010
# destRegEX: 01100  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         471 PASSED
# Forward in EX stage:
# RS: 10101  RT: 01010
# destRegMEM: 01111  destRegWB: 01000
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 01110
# destRegEX: 11010  destRegMEM: 01111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         472 PASSED
# Forward in EX stage:
# RS: 01101  RT: 00110
# destRegMEM: 01111  destRegWB: 00100
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10100  RTID: 00101
# destRegEX: 01101  destRegMEM: 01111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         473 PASSED
# Forward in EX stage:
# RS: 10111  RT: 01010
# destRegMEM: 01001  destRegWB: 10100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 10011
# destRegEX: 00011  destRegMEM: 01001
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         474 PASSED
# Forward in EX stage:
# RS: 01111  RT: 10011
# destRegMEM: 11110  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 01001
# destRegEX: 01010  destRegMEM: 11110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         475 PASSED
# Forward in EX stage:
# RS: 00001  RT: 10000
# destRegMEM: 11111  destRegWB: 11010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11111  RTID: 00100
# destRegEX: 10111  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 10, forwardRTID: 00
# Saida Obtida:   forwardRSID: 10, forwardRTID: 00
# 
# TEST         476 PASSED
# Forward in EX stage:
# RS: 10101  RT: 00110
# destRegMEM: 11100  destRegWB: 10010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 01101  RTID: 00110
# destRegEX: 01110  destRegMEM: 11100
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         477 PASSED
# Forward in EX stage:
# RS: 00011  RT: 00101
# destRegMEM: 11111  destRegWB: 10001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 01110
# destRegEX: 10000  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         478 PASSED
# Forward in EX stage:
# RS: 01111  RT: 10010
# destRegMEM: 11010  destRegWB: 10001
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11010  RTID: 10111
# destRegEX: 10110  destRegMEM: 11010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 10, forwardRTID: 00
# Saida Obtida:   forwardRSID: 10, forwardRTID: 00
# 
# TEST         479 PASSED
# Forward in EX stage:
# RS: 11110  RT: 11001
# destRegMEM: 11001  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 11010
# destRegEX: 11011  destRegMEM: 11001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         480 PASSED
# Forward in EX stage:
# RS: 10000  RT: 01110
# destRegMEM: 00111  destRegWB: 00100
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 00001
# destRegEX: 10100  destRegMEM: 00111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         481 PASSED
# Forward in EX stage:
# RS: 10101  RT: 00100
# destRegMEM: 00100  destRegWB: 10000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 11001  RTID: 10111
# destRegEX: 10111  destRegMEM: 00100
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 01
# Saida Obtida:   forwardRSID: 00, forwardRTID: 01
# 
# TEST         482 PASSED
# Forward in EX stage:
# RS: 01111  RT: 10001
# destRegMEM: 01101  destRegWB: 10101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 10011
# destRegEX: 00100  destRegMEM: 01101
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         483 PASSED
# Forward in EX stage:
# RS: 10111  RT: 01100
# destRegMEM: 10011  destRegWB: 10001
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 10000
# destRegEX: 01100  destRegMEM: 10011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         484 PASSED
# Forward in EX stage:
# RS: 11010  RT: 10111
# destRegMEM: 11101  destRegWB: 11110
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 10000
# destRegEX: 00111  destRegMEM: 11101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         485 PASSED
# Forward in EX stage:
# RS: 00010  RT: 00101
# destRegMEM: 00110  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 00110
# destRegEX: 10110  destRegMEM: 00110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         486 PASSED
# Forward in EX stage:
# RS: 01100  RT: 10001
# destRegMEM: 11010  destRegWB: 10110
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 00111
# destRegEX: 10101  destRegMEM: 11010
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         487 PASSED
# Forward in EX stage:
# RS: 11101  RT: 00110
# destRegMEM: 00111  destRegWB: 01011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10110  RTID: 01111
# destRegEX: 10100  destRegMEM: 00111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         488 PASSED
# Forward in EX stage:
# RS: 00010  RT: 10110
# destRegMEM: 10110  destRegWB: 11110
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 01
# Saida Obtida:   forwardRS: 00, forwardRT: 01
# Forward in ID stage:
# RSID: 11101  RTID: 11110
# destRegEX: 10010  destRegMEM: 10110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         489 PASSED
# Forward in EX stage:
# RS: 11000  RT: 01001
# destRegMEM: 00011  destRegWB: 00010
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00110  RTID: 00110
# destRegEX: 00010  destRegMEM: 00011
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         490 PASSED
# Forward in EX stage:
# RS: 01000  RT: 01001
# destRegMEM: 00101  destRegWB: 00101
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 01110
# destRegEX: 11011  destRegMEM: 00101
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 10, forwardRTID: 00
# Saida Obtida:   forwardRSID: 10, forwardRTID: 00
# 
# TEST         491 PASSED
# Forward in EX stage:
# RS: 01100  RT: 01111
# destRegMEM: 00101  destRegWB: 01000
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 10100
# destRegEX: 11100  destRegMEM: 00101
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         492 PASSED
# Forward in EX stage:
# RS: 01100  RT: 10001
# destRegMEM: 10110  destRegWB: 00100
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00011  RTID: 11000
# destRegEX: 10010  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         493 PASSED
# Forward in EX stage:
# RS: 11010  RT: 11110
# destRegMEM: 00010  destRegWB: 00001
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 00101  RTID: 10110
# destRegEX: 01010  destRegMEM: 00010
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         494 PASSED
# Forward in EX stage:
# RS: 11111  RT: 10000
# destRegMEM: 00110  destRegWB: 11011
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10011  RTID: 01011
# destRegEX: 10001  destRegMEM: 00110
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         495 PASSED
# Forward in EX stage:
# RS: 10011  RT: 10111
# destRegMEM: 10100  destRegWB: 00000
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10101  RTID: 01001
# destRegEX: 11101  destRegMEM: 10100
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         496 PASSED
# Forward in EX stage:
# RS: 01111  RT: 01101
# destRegMEM: 10110  destRegWB: 11001
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10010  RTID: 10110
# destRegEX: 00101  destRegMEM: 10110
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         497 PASSED
# Forward in EX stage:
# RS: 10100  RT: 01110
# destRegMEM: 10001  destRegWB: 11000
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 10000  RTID: 01111
# destRegEX: 00010  destRegMEM: 10001
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         498 PASSED
# Forward in EX stage:
# RS: 10011  RT: 11011
# destRegMEM: 11111  destRegWB: 10010
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11100  RTID: 00100
# destRegEX: 00011  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST         499 PASSED
# Forward in EX stage:
# RS: 11001  RT: 10011
# destRegMEM: 00110  destRegWB: 10101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11110  RTID: 11001
# destRegEX: 11110  destRegMEM: 00110
# regWriteEX: 1  regWriteMEM: 0
# Saida Esperada: forwardRSID: 01, forwardRTID: 00
# Saida Obtida:   forwardRSID: 01, forwardRTID: 00
# 
# 
#  CASUAL TESTS
# 
# TEST           0 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11111
# destRegMEM: 11111  destRegWB: 11111
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 01, forwardRT: 01
# Saida Obtida:   forwardRS: 01, forwardRT: 01
# Forward in ID stage:
# RSID: 11111  RTID: 11111
# destRegEX: 11111  destRegMEM: 11111
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 01, forwardRTID: 01
# Saida Obtida:   forwardRSID: 01, forwardRTID: 01
# 
# TEST           1 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11111
# destRegMEM: 11111  destRegWB: 11111
# regWriteMEM: 1  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 01, forwardRT: 01
# Saida Obtida:   forwardRS: 01, forwardRT: 01
# Forward in ID stage:
# RSID: 11111  RTID: 11111
# destRegEX: 11111  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 1
# Saida Esperada: forwardRSID: 10, forwardRTID: 10
# Saida Obtida:   forwardRSID: 10, forwardRTID: 10
# 
# TEST           2 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11111
# destRegMEM: 11111  destRegWB: 11111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 10, forwardRT: 10
# Saida Obtida:   forwardRS: 10, forwardRT: 10
# Forward in ID stage:
# RSID: 11111  RTID: 11111
# destRegEX: 11111  destRegMEM: 11111
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           3 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11111
# destRegMEM: 01011  destRegWB: 01101
# regWriteMEM: 1  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 10111
# destRegEX: 10111  destRegMEM: 01011
# regWriteEX: 1  regWriteMEM: 1
# Saida Esperada: forwardRSID: 00, forwardRTID: 01
# Saida Obtida:   forwardRSID: 00, forwardRTID: 01
# 
# TEST           4 PASSED
# Forward in EX stage:
# RS: 11111  RT: 11111
# destRegMEM: 01011  destRegWB: 01101
# regWriteMEM: 0  regWriteWB: 0
# 
# Saida Esperada: forwardRS: 00, forwardRT: 00
# Saida Obtida:   forwardRS: 00, forwardRT: 00
# Forward in ID stage:
# RSID: 11011  RTID: 10111
# destRegEX: 10111  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# TEST           5 PASSED
# Forward in EX stage:
# RS: 11111  RT: 01111
# destRegMEM: 01011  destRegWB: 01111
# regWriteMEM: 0  regWriteWB: 1
# 
# Saida Esperada: forwardRS: 00, forwardRT: 10
# Saida Obtida:   forwardRS: 00, forwardRT: 10
# Forward in ID stage:
# RSID: 11011  RTID: 10111
# destRegEX: 10111  destRegMEM: 01011
# regWriteEX: 0  regWriteMEM: 0
# Saida Esperada: forwardRSID: 00, forwardRTID: 00
# Saida Obtida:   forwardRSID: 00, forwardRTID: 00
# 
# 
# ALL TESTS PASSED!
# 1
# Break in Module forwardingUnitTest at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/forwardingUnitTest.v line 219
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: 00000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: 00000014, instructionIF: xxxxxxxx
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000014, instructionIF: 00000000
# instructionID: 00000005
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: 00000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of mips32TOPTest2.v was successful.
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: 00000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of instructionMem.v was successful.
# Compile of mips32TOPTest2.v was successful.
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: 00000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: 00000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of mips32TOP2.v was successful.
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: 00000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: 20080002
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000009, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: xxxxxxxx, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: xxxxxxxxxxxxxx, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: 00000000, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# NextPc: 00000000, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: 00000, Value: 00000000000000000000000000000000
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: xxxxx, Value: 00000000000000000000000000000000
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr: 00000000000000, Data: 00000000000000000000000000000000
# DestReg: 01000, Value: 00000000000000000000000000000001
# NextPc: 00000000, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of MEM_WB.v was successful.
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
run -all
# Break key hit 
# Simulation stop requested.
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     x, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     x, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg:  0, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data: 00000000000000000000000000000000
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          x
# DestReg:  0, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          x
# DestReg:  0, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: xxxxxxxxxxxx
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: 001000010000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          x
# DestReg:  0, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     4, Data:          0
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          x
# DestReg:  0, Value:          4
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: 001000010000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          x
# DestReg:  0, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000010000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: 001000010000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          x
# DestReg:  0, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000000000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v failed with 1 errors.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful with warnings.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 3 failed with 3 errors. 
# Compile of alu.v was successful.
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: 001000010000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# ULA - A:          0, B: 00000000000000000000000000000000
# result:          0
# ULA - A:          0, B: 00000000000000000000000000000000
# result:          0
# 
# controlCode ID: 000000000000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# ULA - A:          x, B: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# result:          x
# ULA - A:          x, B: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# result:          0
# 
# controlCode ID: 000000000000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          x
# DestReg:  0, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# ULA - A:          0, B: 00000000000000000000000000000000
# result:          0
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of alu.v was successful.
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: 001000010000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# 
# controlCode ID: 000000000000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          x
# DestReg:  0, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 010000010000
# Memory Addr:     0, Data:          0
# DestReg: 31, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
# Compile of parameters.v was successful.
# Compile of mux2.v was successful.
# Compile of mux3.v was successful.
# Compile of pc2.v was successful.
# Compile of pc.v was successful.
# Compile of registerFile.v was successful.
# Compile of shiftLeft.v was successful.
# Compile of signEx16.v was successful.
# Compile of signEx26.v was successful.
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of aluControl.v was successful.
# Compile of compare.v was successful.
# Compile of instructionMem.v was successful.
# Compile of dataMem.v was successful.
# Compile of RAM.v was successful.
# Compile of ROM.v was successful.
# Compile of forwardingUnit.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of unitControl.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of mips32TOP.v failed with 1 errors.
# Compile of mips32TOP2.v was successful.
# Compile of ROMTest.v was successful.
# Compile of aluTest.v was successful.
# Compile of unitControltest.v was successful.
# Compile of forwardingUnitTest.v was successful.
# Compile of hazardDetectionTest.v was successful.
# Compile of mips32TOPTest.v failed with 1 errors.
# Compile of mips32TOPTest2.v was successful.
# 33 compiles, 2 failed with 2 errors. 
vsim -Lf altera_mf_ver -gui work.mips32TOPTest2
# vsim -Lf altera_mf_ver -gui work.mips32TOPTest2 
# Loading work.mips32TOPTest2
# Loading work.mips32TOP2
# Loading work.pc2
# Loading work.instructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.adder
# Loading work.mux2
# Loading work.IF_ID
# Loading work.hazardDetection
# Loading work.unitControl
# Loading work.mux3
# Loading work.registerFile
# Loading work.compare
# Loading work.signEx16
# Loading work.shiftLeft
# Loading work.ID_EX
# Loading work.alu
# Loading work.aluControl
# Loading work.forwardingUnit
# Loading work.EX_MEM
# Loading work.dataMem
# Loading work.MEM_WB
run -all
# Opcode: 000000
# 
# controlCode ID: 001000010000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          x, instructionIF: xxxxxxxx
# instructionID: 00000000
# Opcode: xxxxxx
# ULA - A:          0, B: 00000000000000000000000000000000
# result:          0
# ULA - A:          0, B: 00000000000000000000000000000000
# result:          0
# 
# controlCode ID: 000000000000
# Memory Addr:     x, Data:          x
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: xxxxxxxx
# instructionID: xxxxxxxx
# ULA - A:          x, B: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# result:          x
# ULA - A:          x, B: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# result:          0
# 
# controlCode ID: 000000000000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          x
# NextPc:          0, instructionIF: 20080002
# instructionID: xxxxxxxx
# Opcode: 001000
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          x
# DestReg:  0, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# ULA - A:          0, B: 00000000000000000000000000000000
# result:          0
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          x
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  x, Value:          0
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 
# controlCode ID: 001000100000
# Memory Addr:     0, Data:          0
# DestReg:  8, Value:          1
# NextPc:          0, instructionIF: 20080002
# instructionID: 20080002
# 1
# Break in Module mips32TOPTest2 at C:/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/sim/codes tests/mips32TOPTest2.v line 41
