// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Sun Oct 31 10:04:27 2021
// Host        : Ding-SF running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               D:/cod21-dsf19/thinpad_top.sim/sim_1/impl/timing/xsim/tb_time_impl.v
// Design      : thinpad_top
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tfgg676-2L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD314
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD315
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD316
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD317
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD318
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD319
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD320
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD321
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD322
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD323
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD324
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD325
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD326
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD327
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD328
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD329
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD330
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD331
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD332
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD333
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD334
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD335
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD336
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD337
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD338
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD339
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD340
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD341
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD342
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD343
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD344
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD345
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD346
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD347
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD348
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD349
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD350
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD351
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD352
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD353
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD354
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD355
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD356
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD357
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD358
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD359
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD360
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD361
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD362
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD363
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD364
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD365
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD366
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD367
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD368
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD369
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD370
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD371
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD372
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD373
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD374
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD375
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD376
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module sram
   (base_ram_oe_n_OBUF,
    base_ram_we_n_OBUF,
    uart_rdn_OBUF,
    uart_wrn_OBUF,
    \ext_ram_data_TRI[0] ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    done_reg_0,
    base_ram_ce_n_OBUF,
    \sram_addr_reg[28] ,
    E,
    done_reg_1,
    \FSM_sequential_state_reg[2]_2 ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    done_reg_2,
    \FSM_sequential_state_reg[1]_0 ,
    done_reg_3,
    Q,
    \base_ram_addr_reg[19]_0 ,
    \ext_ram_data_out_reg[31]_0 ,
    \ext_ram_addr_reg[19]_0 ,
    clk_11M0592_IBUF_BUFG,
    reset_btn_IBUF,
    \FSM_sequential_state_reg[2]_3 ,
    \FSM_sequential_state_reg[2]_4 ,
    state,
    \FSM_sequential_state_reg[1]_1 ,
    sram_addr0_in,
    \sram_addr_reg[28]_0 ,
    \sram_addr_reg[28]_1 ,
    \sram_addr_reg[28]_2 ,
    controler_oe_reg,
    controler_we_reg,
    base_ram_oe_n_reg_0,
    uart_tbre_IBUF,
    uart_dataready_IBUF,
    \sram_addr_reg[2] ,
    \sram_addr_reg[2]_0 ,
    uart_tsre_IBUF,
    \base_ram_data_out_reg[31]_0 ,
    D);
  output base_ram_oe_n_OBUF;
  output base_ram_we_n_OBUF;
  output uart_rdn_OBUF;
  output uart_wrn_OBUF;
  output \ext_ram_data_TRI[0] ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[2]_0 ;
  output \FSM_sequential_state_reg[2]_1 ;
  output done_reg_0;
  output base_ram_ce_n_OBUF;
  output \sram_addr_reg[28] ;
  output [0:0]E;
  output [0:0]done_reg_1;
  output [0:0]\FSM_sequential_state_reg[2]_2 ;
  output [0:0]\FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output done_reg_2;
  output \FSM_sequential_state_reg[1]_0 ;
  output done_reg_3;
  output [31:0]Q;
  output [19:0]\base_ram_addr_reg[19]_0 ;
  output [31:0]\ext_ram_data_out_reg[31]_0 ;
  output [19:0]\ext_ram_addr_reg[19]_0 ;
  input clk_11M0592_IBUF_BUFG;
  input reset_btn_IBUF;
  input \FSM_sequential_state_reg[2]_3 ;
  input \FSM_sequential_state_reg[2]_4 ;
  input [2:0]state;
  input \FSM_sequential_state_reg[1]_1 ;
  input [0:0]sram_addr0_in;
  input \sram_addr_reg[28]_0 ;
  input \sram_addr_reg[28]_1 ;
  input \sram_addr_reg[28]_2 ;
  input controler_oe_reg;
  input controler_we_reg;
  input base_ram_oe_n_reg_0;
  input uart_tbre_IBUF;
  input uart_dataready_IBUF;
  input \sram_addr_reg[2] ;
  input \sram_addr_reg[2]_0 ;
  input uart_tsre_IBUF;
  input [31:0]\base_ram_data_out_reg[31]_0 ;
  input [19:0]D;

  wire [19:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[5]_i_1_n_0 ;
  wire \FSM_onehot_state[6]_i_1_n_0 ;
  wire \FSM_onehot_state[7]_i_1_n_0 ;
  wire \FSM_onehot_state[8]_i_1_n_0 ;
  wire \FSM_onehot_state[8]_i_2_n_0 ;
  wire \FSM_onehot_state[8]_i_3_n_0 ;
  wire \FSM_onehot_state[8]_i_4_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_onehot_state_reg_n_0_[6] ;
  wire \FSM_onehot_state_reg_n_0_[7] ;
  wire \FSM_onehot_state_reg_n_0_[8] ;
  wire \FSM_sequential_state_reg[0] ;
  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [0:0]\FSM_sequential_state_reg[2]_2 ;
  wire \FSM_sequential_state_reg[2]_3 ;
  wire \FSM_sequential_state_reg[2]_4 ;
  wire [31:0]Q;
  wire \base_ram_addr[19]_i_1_n_0 ;
  wire [19:0]\base_ram_addr_reg[19]_0 ;
  wire base_ram_ce_n_OBUF;
  wire \base_ram_data_out[31]_i_1_n_0 ;
  wire [31:0]\base_ram_data_out_reg[31]_0 ;
  wire base_ram_oe_n_OBUF;
  wire base_ram_oe_n_i_1_n_0;
  wire base_ram_oe_n_i_2_n_0;
  wire base_ram_oe_n_reg_0;
  wire base_ram_we_n_OBUF;
  wire base_ram_we_n_i_1_n_0;
  wire base_ram_we_n_i_2_n_0;
  wire clk_11M0592_IBUF_BUFG;
  wire controler_done;
  wire controler_oe_reg;
  wire controler_we_reg;
  wire data_z_i_1_n_0;
  wire done_i_1_n_0;
  wire done_i_2_n_0;
  wire done_i_3_n_0;
  wire done_reg_0;
  wire [0:0]done_reg_1;
  wire done_reg_2;
  wire done_reg_3;
  wire \ext_ram_addr[19]_i_1_n_0 ;
  wire [19:0]\ext_ram_addr_reg[19]_0 ;
  wire \ext_ram_data_TRI[0] ;
  wire \ext_ram_data_out[31]_i_1_n_0 ;
  wire [31:0]\ext_ram_data_out_reg[31]_0 ;
  wire reset_btn_IBUF;
  wire [0:0]sram_addr0_in;
  wire \sram_addr_reg[28] ;
  wire \sram_addr_reg[28]_0 ;
  wire \sram_addr_reg[28]_1 ;
  wire \sram_addr_reg[28]_2 ;
  wire \sram_addr_reg[2] ;
  wire \sram_addr_reg[2]_0 ;
  wire [2:0]state;
  wire uart_dataready_IBUF;
  wire uart_rdn6_out;
  wire uart_rdn_OBUF;
  wire uart_tbre_IBUF;
  wire uart_tsre_IBUF;
  wire uart_wrn5_out;
  wire uart_wrn_OBUF;
  wire uart_wrn_i_2_n_0;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\sram_addr_reg[28]_2 ),
        .I1(controler_we_reg),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h4444F444)) 
    \FSM_onehot_state[5]_i_1 
       (.I0(uart_dataready_IBUF),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\sram_addr_reg[28]_2 ),
        .I4(controler_we_reg),
        .O(\FSM_onehot_state[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[6]_i_1 
       (.I0(uart_dataready_IBUF),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .O(\FSM_onehot_state[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_state[7]_i_1 
       (.I0(\sram_addr_reg[28]_2 ),
        .I1(controler_we_reg),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \FSM_onehot_state[8]_i_1 
       (.I0(\FSM_onehot_state[8]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(uart_tbre_IBUF),
        .I3(\FSM_onehot_state[8]_i_4_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[8]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\sram_addr_reg[28]_2 ),
        .I2(controler_we_reg),
        .O(\FSM_onehot_state[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \FSM_onehot_state[8]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(uart_tsre_IBUF),
        .I3(\FSM_onehot_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_state_reg_n_0_[6] ),
        .I5(\FSM_onehot_state_reg_n_0_[7] ),
        .O(\FSM_onehot_state[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \FSM_onehot_state[8]_i_4 
       (.I0(controler_done),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(controler_we_reg),
        .I3(controler_oe_reg),
        .O(\FSM_onehot_state[8]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "READ_OE:100000000,READ_DONE:0100,WRITE_UART_4:000010000,WRITE_WE:010000000,INIT:000000001,WRITE_UART_1:000000010,WRITE_UART_3:000001000,READ_UART_2:001000000,WRITE_UART_2:000000100,READ_UART_1:000100000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\FSM_onehot_state[8]_i_1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .PRE(reset_btn_IBUF),
        .Q(\FSM_onehot_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "READ_OE:100000000,READ_DONE:0100,WRITE_UART_4:000010000,WRITE_WE:010000000,INIT:000000001,WRITE_UART_1:000000010,WRITE_UART_3:000001000,READ_UART_2:001000000,WRITE_UART_2:000000100,READ_UART_1:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\FSM_onehot_state[8]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "READ_OE:100000000,READ_DONE:0100,WRITE_UART_4:000010000,WRITE_WE:010000000,INIT:000000001,WRITE_UART_1:000000010,WRITE_UART_3:000001000,READ_UART_2:001000000,WRITE_UART_2:000000100,READ_UART_1:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\FSM_onehot_state[8]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "READ_OE:100000000,READ_DONE:0100,WRITE_UART_4:000010000,WRITE_WE:010000000,INIT:000000001,WRITE_UART_1:000000010,WRITE_UART_3:000001000,READ_UART_2:001000000,WRITE_UART_2:000000100,READ_UART_1:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\FSM_onehot_state[8]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "READ_OE:100000000,READ_DONE:0100,WRITE_UART_4:000010000,WRITE_WE:010000000,INIT:000000001,WRITE_UART_1:000000010,WRITE_UART_3:000001000,READ_UART_2:001000000,WRITE_UART_2:000000100,READ_UART_1:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\FSM_onehot_state[8]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(\FSM_onehot_state_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "READ_OE:100000000,READ_DONE:0100,WRITE_UART_4:000010000,WRITE_WE:010000000,INIT:000000001,WRITE_UART_1:000000010,WRITE_UART_3:000001000,READ_UART_2:001000000,WRITE_UART_2:000000100,READ_UART_1:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\FSM_onehot_state[8]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "READ_OE:100000000,READ_DONE:0100,WRITE_UART_4:000010000,WRITE_WE:010000000,INIT:000000001,WRITE_UART_1:000000010,WRITE_UART_3:000001000,READ_UART_2:001000000,WRITE_UART_2:000000100,READ_UART_1:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\FSM_onehot_state[8]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[6] ));
  (* FSM_ENCODED_STATES = "READ_OE:100000000,READ_DONE:0100,WRITE_UART_4:000010000,WRITE_WE:010000000,INIT:000000001,WRITE_UART_1:000000010,WRITE_UART_3:000001000,READ_UART_2:001000000,WRITE_UART_2:000000100,READ_UART_1:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\FSM_onehot_state[8]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[7] ));
  (* FSM_ENCODED_STATES = "READ_OE:100000000,READ_DONE:0100,WRITE_UART_4:000010000,WRITE_WE:010000000,INIT:000000001,WRITE_UART_1:000000010,WRITE_UART_3:000001000,READ_UART_2:001000000,WRITE_UART_2:000000100,READ_UART_1:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\FSM_onehot_state[8]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state[8]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'hFA300FFFFFFF0FFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state_reg[2]_4 ),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(controler_done),
        .O(\FSM_sequential_state_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hCB30F0F0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(controler_done),
        .O(\FSM_sequential_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFBAAFAFAF0F0FAFA)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state_reg[2]_3 ),
        .I1(\FSM_sequential_state_reg[2]_4 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(controler_done),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000540000)) 
    \base_ram_addr[19]_i_1 
       (.I0(base_ram_ce_n_OBUF),
        .I1(controler_oe_reg),
        .I2(controler_we_reg),
        .I3(reset_btn_IBUF),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(controler_done),
        .O(\base_ram_addr[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[0]),
        .Q(\base_ram_addr_reg[19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[10] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[10]),
        .Q(\base_ram_addr_reg[19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[11] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[11]),
        .Q(\base_ram_addr_reg[19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[12] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[12]),
        .Q(\base_ram_addr_reg[19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[13] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[13]),
        .Q(\base_ram_addr_reg[19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[14] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[14]),
        .Q(\base_ram_addr_reg[19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[15] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[15]),
        .Q(\base_ram_addr_reg[19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[16] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[16]),
        .Q(\base_ram_addr_reg[19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[17] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[17]),
        .Q(\base_ram_addr_reg[19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[18] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[18]),
        .Q(\base_ram_addr_reg[19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[19] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[19]),
        .Q(\base_ram_addr_reg[19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[1]),
        .Q(\base_ram_addr_reg[19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[2]),
        .Q(\base_ram_addr_reg[19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[3]),
        .Q(\base_ram_addr_reg[19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[4]),
        .Q(\base_ram_addr_reg[19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[5]),
        .Q(\base_ram_addr_reg[19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[6]),
        .Q(\base_ram_addr_reg[19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[7]),
        .Q(\base_ram_addr_reg[19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[8]),
        .Q(\base_ram_addr_reg[19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[9] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[9]),
        .Q(\base_ram_addr_reg[19]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    base_ram_ce_n_OBUF_inst_i_1
       (.I0(base_ram_oe_n_reg_0),
        .I1(\sram_addr_reg[28]_2 ),
        .O(base_ram_ce_n_OBUF));
  LUT6 #(
    .INIT(64'h00000000008A0000)) 
    \base_ram_data_out[31]_i_1 
       (.I0(controler_we_reg),
        .I1(\sram_addr_reg[28]_2 ),
        .I2(base_ram_oe_n_reg_0),
        .I3(reset_btn_IBUF),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(controler_done),
        .O(\base_ram_data_out[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[10] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[11] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[12] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[13] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[14] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[15] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[16] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[17] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[18] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[19] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[20] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[21] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[22] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[23] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[24] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[25] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[26] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[27] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[28] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[29] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[30] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[31] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_data_out_reg[9] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\base_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222220FF22222020)) 
    base_ram_oe_n_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(controler_done),
        .I2(controler_we_reg),
        .I3(base_ram_oe_n_reg_0),
        .I4(\sram_addr_reg[28]_2 ),
        .I5(\FSM_onehot_state_reg_n_0_[8] ),
        .O(base_ram_oe_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFAFAF888)) 
    base_ram_oe_n_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(controler_we_reg),
        .I2(\FSM_onehot_state_reg_n_0_[8] ),
        .I3(base_ram_oe_n_reg_0),
        .I4(\sram_addr_reg[28]_2 ),
        .O(base_ram_oe_n_i_2_n_0));
  FDPE #(
    .INIT(1'b1)) 
    base_ram_oe_n_reg
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(base_ram_oe_n_i_1_n_0),
        .D(base_ram_oe_n_i_2_n_0),
        .PRE(reset_btn_IBUF),
        .Q(base_ram_oe_n_OBUF));
  LUT4 #(
    .INIT(16'hFF10)) 
    base_ram_we_n_i_1
       (.I0(base_ram_oe_n_reg_0),
        .I1(\sram_addr_reg[28]_2 ),
        .I2(\FSM_onehot_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(base_ram_we_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    base_ram_we_n_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[7] ),
        .I1(base_ram_oe_n_reg_0),
        .I2(\sram_addr_reg[28]_2 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(base_ram_we_n_i_2_n_0));
  FDPE #(
    .INIT(1'b1)) 
    base_ram_we_n_reg
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(base_ram_we_n_i_1_n_0),
        .D(base_ram_we_n_i_2_n_0),
        .PRE(reset_btn_IBUF),
        .Q(base_ram_we_n_OBUF));
  LUT4 #(
    .INIT(16'h6000)) 
    \cnt[3]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(controler_done),
        .I3(state[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hBBFF99DD11119111)) 
    controler_oe_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\FSM_sequential_state_reg[2]_4 ),
        .I3(controler_done),
        .I4(state[2]),
        .I5(controler_oe_reg),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7F3F30FF080800F8)) 
    controler_we_i_1
       (.I0(\FSM_sequential_state_reg[2]_3 ),
        .I1(controler_done),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .I5(controler_we_reg),
        .O(done_reg_2));
  LUT4 #(
    .INIT(16'h1000)) 
    \data_from_sram[31]_i_1 
       (.I0(reset_btn_IBUF),
        .I1(state[1]),
        .I2(controler_done),
        .I3(state[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \data_from_sram[31]_i_3 
       (.I0(\sram_addr_reg[28]_2 ),
        .I1(base_ram_oe_n_reg_0),
        .O(\sram_addr_reg[28] ));
  LUT6 #(
    .INIT(64'h00000000F0004444)) 
    \data_to_sram[31]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(\FSM_sequential_state_reg[2]_3 ),
        .I3(controler_done),
        .I4(state[0]),
        .I5(reset_btn_IBUF),
        .O(\FSM_sequential_state_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hBFBF0400)) 
    data_z_i_1
       (.I0(controler_done),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(controler_we_reg),
        .I3(controler_oe_reg),
        .I4(\ext_ram_data_TRI[0] ),
        .O(data_z_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    data_z_reg
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(1'b1),
        .D(data_z_i_1_n_0),
        .PRE(reset_btn_IBUF),
        .Q(\ext_ram_data_TRI[0] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFF00)) 
    done_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(done_i_2_n_0),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(done_i_3_n_0),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(controler_done),
        .O(done_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    done_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .O(done_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    done_i_3
       (.I0(\FSM_onehot_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_state_reg_n_0_[8] ),
        .I3(uart_tsre_IBUF),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .O(done_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    done_reg
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(done_i_1_n_0),
        .Q(controler_done));
  LUT6 #(
    .INIT(64'h0000000000540000)) 
    \ext_ram_addr[19]_i_1 
       (.I0(\sram_addr_reg[28] ),
        .I1(controler_oe_reg),
        .I2(controler_we_reg),
        .I3(reset_btn_IBUF),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(controler_done),
        .O(\ext_ram_addr[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[0]),
        .Q(\ext_ram_addr_reg[19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[10] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[10]),
        .Q(\ext_ram_addr_reg[19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[11] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[11]),
        .Q(\ext_ram_addr_reg[19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[12] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[12]),
        .Q(\ext_ram_addr_reg[19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[13] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[13]),
        .Q(\ext_ram_addr_reg[19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[14] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[14]),
        .Q(\ext_ram_addr_reg[19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[15] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[15]),
        .Q(\ext_ram_addr_reg[19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[16] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[16]),
        .Q(\ext_ram_addr_reg[19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[17] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[17]),
        .Q(\ext_ram_addr_reg[19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[18] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[18]),
        .Q(\ext_ram_addr_reg[19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[19] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[19]),
        .Q(\ext_ram_addr_reg[19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[1]),
        .Q(\ext_ram_addr_reg[19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[2]),
        .Q(\ext_ram_addr_reg[19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[3]),
        .Q(\ext_ram_addr_reg[19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[4]),
        .Q(\ext_ram_addr_reg[19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[5]),
        .Q(\ext_ram_addr_reg[19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[6]),
        .Q(\ext_ram_addr_reg[19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[7]),
        .Q(\ext_ram_addr_reg[19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[8]),
        .Q(\ext_ram_addr_reg[19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[9] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[9]),
        .Q(\ext_ram_addr_reg[19]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \ext_ram_data_out[31]_i_1 
       (.I0(\sram_addr_reg[28]_2 ),
        .I1(base_ram_oe_n_reg_0),
        .I2(controler_we_reg),
        .I3(reset_btn_IBUF),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(controler_done),
        .O(\ext_ram_data_out[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [0]),
        .Q(\ext_ram_data_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[10] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [10]),
        .Q(\ext_ram_data_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[11] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [11]),
        .Q(\ext_ram_data_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[12] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [12]),
        .Q(\ext_ram_data_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[13] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [13]),
        .Q(\ext_ram_data_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[14] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [14]),
        .Q(\ext_ram_data_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[15] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [15]),
        .Q(\ext_ram_data_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[16] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [16]),
        .Q(\ext_ram_data_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[17] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [17]),
        .Q(\ext_ram_data_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[18] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [18]),
        .Q(\ext_ram_data_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[19] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [19]),
        .Q(\ext_ram_data_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [1]),
        .Q(\ext_ram_data_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[20] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [20]),
        .Q(\ext_ram_data_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[21] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [21]),
        .Q(\ext_ram_data_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[22] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [22]),
        .Q(\ext_ram_data_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[23] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [23]),
        .Q(\ext_ram_data_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[24] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [24]),
        .Q(\ext_ram_data_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[25] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [25]),
        .Q(\ext_ram_data_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[26] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [26]),
        .Q(\ext_ram_data_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[27] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [27]),
        .Q(\ext_ram_data_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[28] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [28]),
        .Q(\ext_ram_data_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[29] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [29]),
        .Q(\ext_ram_data_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [2]),
        .Q(\ext_ram_data_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[30] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [30]),
        .Q(\ext_ram_data_out_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[31] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [31]),
        .Q(\ext_ram_data_out_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [3]),
        .Q(\ext_ram_data_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [4]),
        .Q(\ext_ram_data_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [5]),
        .Q(\ext_ram_data_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [6]),
        .Q(\ext_ram_data_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [7]),
        .Q(\ext_ram_data_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [8]),
        .Q(\ext_ram_data_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_data_out_reg[9] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(\ext_ram_data_out[31]_i_1_n_0 ),
        .D(\base_ram_data_out_reg[31]_0 [9]),
        .Q(\ext_ram_data_out_reg[31]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \reg_leds[15]_i_1 
       (.I0(controler_done),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .O(done_reg_1));
  LUT6 #(
    .INIT(64'h4000400040004055)) 
    \sram_addr[22]_i_1 
       (.I0(reset_btn_IBUF),
        .I1(controler_done),
        .I2(\sram_addr_reg[28]_1 ),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(done_reg_3));
  LUT6 #(
    .INIT(64'h00000000FFF22222)) 
    \sram_addr[22]_i_2 
       (.I0(\sram_addr_reg[2] ),
        .I1(state[0]),
        .I2(\sram_addr_reg[2]_0 ),
        .I3(\FSM_sequential_state_reg[2]_3 ),
        .I4(controler_done),
        .I5(reset_btn_IBUF),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFABBB0000A888)) 
    \sram_addr[28]_i_1 
       (.I0(sram_addr0_in),
        .I1(\sram_addr_reg[28]_0 ),
        .I2(\sram_addr_reg[28]_1 ),
        .I3(controler_done),
        .I4(reset_btn_IBUF),
        .I5(\sram_addr_reg[28]_2 ),
        .O(done_reg_0));
  LUT4 #(
    .INIT(16'h3222)) 
    uart_rdn_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(reset_btn_IBUF),
        .I2(uart_dataready_IBUF),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .O(uart_rdn6_out));
  FDRE #(
    .INIT(1'b0)) 
    uart_rdn_reg
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(uart_rdn6_out),
        .D(\FSM_onehot_state_reg_n_0_[0] ),
        .Q(uart_rdn_OBUF),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3332)) 
    uart_wrn_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(reset_btn_IBUF),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .O(uart_wrn5_out));
  LUT2 #(
    .INIT(4'hE)) 
    uart_wrn_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .O(uart_wrn_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    uart_wrn_reg
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(uart_wrn5_out),
        .D(uart_wrn_i_2_n_0),
        .Q(uart_wrn_OBUF),
        .R(1'b0));
endmodule

(* ECO_CHECKSUM = "137d1cf0" *) (* GET_ADDR = "4'b0000" *) (* GET_DATA = "4'b0001" *) 
(* READ_BASE_0 = "4'b0100" *) (* READ_BASE_1 = "4'b0101" *) (* READ_EXT_0 = "4'b1000" *) 
(* READ_EXT_1 = "4'b1001" *) (* READ_UART = "4'b1010" *) (* UART_ADDR = "268435456" *) 
(* WRITE_BASE_0 = "4'b0010" *) (* WRITE_BASE_1 = "4'b0011" *) (* WRITE_EXT_0 = "4'b0110" *) 
(* WRITE_EXT_1 = "4'b0111" *) (* WRITE_UART = "4'b1100" *) (* WRITE_UART_0 = "4'b1011" *) 
(* data_len = "4'b0100" *) 
(* NotValidForBitStream *)
module thinpad_top
   (clk_50M,
    clk_11M0592,
    clock_btn,
    reset_btn,
    touch_btn,
    dip_sw,
    leds,
    dpy0,
    dpy1,
    uart_rdn,
    uart_wrn,
    uart_dataready,
    uart_tbre,
    uart_tsre,
    base_ram_data,
    base_ram_addr,
    base_ram_be_n,
    base_ram_ce_n,
    base_ram_oe_n,
    base_ram_we_n,
    ext_ram_data,
    ext_ram_addr,
    ext_ram_be_n,
    ext_ram_ce_n,
    ext_ram_oe_n,
    ext_ram_we_n,
    txd,
    rxd,
    flash_a,
    flash_d,
    flash_rp_n,
    flash_vpen,
    flash_ce_n,
    flash_oe_n,
    flash_we_n,
    flash_byte_n,
    sl811_a0,
    sl811_wr_n,
    sl811_rd_n,
    sl811_cs_n,
    sl811_rst_n,
    sl811_dack_n,
    sl811_intrq,
    sl811_drq_n,
    dm9k_cmd,
    dm9k_sd,
    dm9k_iow_n,
    dm9k_ior_n,
    dm9k_cs_n,
    dm9k_pwrst_n,
    dm9k_int,
    video_red,
    video_green,
    video_blue,
    video_hsync,
    video_vsync,
    video_clk,
    video_de);
  input clk_50M;
  input clk_11M0592;
  input clock_btn;
  input reset_btn;
  input [3:0]touch_btn;
  input [31:0]dip_sw;
  output [15:0]leds;
  output [7:0]dpy0;
  output [7:0]dpy1;
  output uart_rdn;
  output uart_wrn;
  input uart_dataready;
  input uart_tbre;
  input uart_tsre;
  inout [31:0]base_ram_data;
  output [19:0]base_ram_addr;
  output [3:0]base_ram_be_n;
  output base_ram_ce_n;
  output base_ram_oe_n;
  output base_ram_we_n;
  inout [31:0]ext_ram_data;
  output [19:0]ext_ram_addr;
  output [3:0]ext_ram_be_n;
  output ext_ram_ce_n;
  output ext_ram_oe_n;
  output ext_ram_we_n;
  output txd;
  input rxd;
  output [22:0]flash_a;
  inout [15:0]flash_d;
  output flash_rp_n;
  output flash_vpen;
  output flash_ce_n;
  output flash_oe_n;
  output flash_we_n;
  output flash_byte_n;
  output sl811_a0;
  output sl811_wr_n;
  output sl811_rd_n;
  output sl811_cs_n;
  output sl811_rst_n;
  output sl811_dack_n;
  input sl811_intrq;
  input sl811_drq_n;
  output dm9k_cmd;
  inout [15:0]dm9k_sd;
  output dm9k_iow_n;
  output dm9k_ior_n;
  output dm9k_cs_n;
  output dm9k_pwrst_n;
  input dm9k_int;
  output [2:0]video_red;
  output [2:0]video_green;
  output [1:0]video_blue;
  output video_hsync;
  output video_vsync;
  output video_clk;
  output video_de;

  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire [19:0]base_ram_addr;
  wire [19:0]base_ram_addr_OBUF;
  wire [3:0]base_ram_be_n;
  wire base_ram_ce_n;
  wire base_ram_ce_n_OBUF;
  wire [31:0]base_ram_data;
  wire [31:0]base_ram_data_IBUF;
  wire [31:0]base_ram_data_OBUF;
  wire base_ram_oe_n;
  wire base_ram_oe_n_OBUF;
  wire base_ram_we_n;
  wire base_ram_we_n_OBUF;
  wire clk_11M0592;
  wire clk_11M0592_IBUF;
  wire clk_11M0592_IBUF_BUFG;
  wire cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire controler_oe_reg_n_0;
  wire controler_we_reg_n_0;
  wire [31:0]data_from_sram__0;
  wire [31:0]data_from_sram_wire;
  wire [31:0]data_to_sram0_in;
  wire \data_to_sram[0]_i_2_n_0 ;
  wire \data_to_sram[0]_i_3_n_0 ;
  wire \data_to_sram[10]_i_2_n_0 ;
  wire \data_to_sram[10]_i_3_n_0 ;
  wire \data_to_sram[11]_i_2_n_0 ;
  wire \data_to_sram[11]_i_3_n_0 ;
  wire \data_to_sram[12]_i_2_n_0 ;
  wire \data_to_sram[12]_i_3_n_0 ;
  wire \data_to_sram[13]_i_2_n_0 ;
  wire \data_to_sram[13]_i_3_n_0 ;
  wire \data_to_sram[14]_i_2_n_0 ;
  wire \data_to_sram[14]_i_3_n_0 ;
  wire \data_to_sram[15]_i_2_n_0 ;
  wire \data_to_sram[15]_i_3_n_0 ;
  wire \data_to_sram[16]_i_2_n_0 ;
  wire \data_to_sram[16]_i_3_n_0 ;
  wire \data_to_sram[17]_i_2_n_0 ;
  wire \data_to_sram[17]_i_3_n_0 ;
  wire \data_to_sram[18]_i_2_n_0 ;
  wire \data_to_sram[18]_i_3_n_0 ;
  wire \data_to_sram[19]_i_2_n_0 ;
  wire \data_to_sram[19]_i_3_n_0 ;
  wire \data_to_sram[1]_i_2_n_0 ;
  wire \data_to_sram[1]_i_3_n_0 ;
  wire \data_to_sram[20]_i_2_n_0 ;
  wire \data_to_sram[20]_i_3_n_0 ;
  wire \data_to_sram[21]_i_2_n_0 ;
  wire \data_to_sram[21]_i_3_n_0 ;
  wire \data_to_sram[22]_i_2_n_0 ;
  wire \data_to_sram[22]_i_3_n_0 ;
  wire \data_to_sram[23]_i_2_n_0 ;
  wire \data_to_sram[23]_i_3_n_0 ;
  wire \data_to_sram[24]_i_2_n_0 ;
  wire \data_to_sram[24]_i_3_n_0 ;
  wire \data_to_sram[25]_i_2_n_0 ;
  wire \data_to_sram[25]_i_3_n_0 ;
  wire \data_to_sram[26]_i_2_n_0 ;
  wire \data_to_sram[26]_i_3_n_0 ;
  wire \data_to_sram[27]_i_2_n_0 ;
  wire \data_to_sram[27]_i_3_n_0 ;
  wire \data_to_sram[28]_i_2_n_0 ;
  wire \data_to_sram[28]_i_3_n_0 ;
  wire \data_to_sram[29]_i_2_n_0 ;
  wire \data_to_sram[29]_i_3_n_0 ;
  wire \data_to_sram[2]_i_2_n_0 ;
  wire \data_to_sram[2]_i_3_n_0 ;
  wire \data_to_sram[30]_i_2_n_0 ;
  wire \data_to_sram[30]_i_3_n_0 ;
  wire \data_to_sram[31]_i_3_n_0 ;
  wire \data_to_sram[31]_i_4_n_0 ;
  wire \data_to_sram[3]_i_2_n_0 ;
  wire \data_to_sram[3]_i_3_n_0 ;
  wire \data_to_sram[4]_i_2_n_0 ;
  wire \data_to_sram[4]_i_3_n_0 ;
  wire \data_to_sram[5]_i_2_n_0 ;
  wire \data_to_sram[5]_i_3_n_0 ;
  wire \data_to_sram[6]_i_2_n_0 ;
  wire \data_to_sram[6]_i_3_n_0 ;
  wire \data_to_sram[7]_i_2_n_0 ;
  wire \data_to_sram[7]_i_3_n_0 ;
  wire \data_to_sram[8]_i_2_n_0 ;
  wire \data_to_sram[8]_i_3_n_0 ;
  wire \data_to_sram[9]_i_2_n_0 ;
  wire \data_to_sram[9]_i_3_n_0 ;
  wire [31:0]data_to_sram__0;
  wire [31:0]dip_sw;
  wire [19:0]dip_sw_IBUF;
  wire dm9k_cmd;
  wire dm9k_cs_n;
  wire dm9k_ior_n;
  wire dm9k_iow_n;
  wire dm9k_pwrst_n;
  wire [7:0]dpy0;
  wire [7:1]dpy0_OBUF;
  wire [7:0]dpy1;
  wire [7:1]dpy1_OBUF;
  wire [19:0]ext_ram_addr;
  wire [19:0]ext_ram_addr_OBUF;
  wire [3:0]ext_ram_be_n;
  wire ext_ram_ce_n;
  wire [31:0]ext_ram_data;
  wire [31:0]ext_ram_data_IBUF;
  wire [31:0]ext_ram_data_OBUF;
  wire \ext_ram_data_TRI[0] ;
  wire ext_ram_oe_n;
  wire ext_ram_we_n;
  wire [22:0]flash_a;
  wire flash_byte_n;
  wire flash_ce_n;
  wire flash_oe_n;
  wire flash_rp_n;
  wire flash_vpen;
  wire flash_we_n;
  wire [22:2]in8;
  wire init_addr;
  wire \init_addr_reg_n_0_[10] ;
  wire \init_addr_reg_n_0_[11] ;
  wire \init_addr_reg_n_0_[12] ;
  wire \init_addr_reg_n_0_[13] ;
  wire \init_addr_reg_n_0_[14] ;
  wire \init_addr_reg_n_0_[15] ;
  wire \init_addr_reg_n_0_[16] ;
  wire \init_addr_reg_n_0_[17] ;
  wire \init_addr_reg_n_0_[18] ;
  wire \init_addr_reg_n_0_[19] ;
  wire \init_addr_reg_n_0_[20] ;
  wire \init_addr_reg_n_0_[21] ;
  wire \init_addr_reg_n_0_[2] ;
  wire \init_addr_reg_n_0_[3] ;
  wire \init_addr_reg_n_0_[4] ;
  wire \init_addr_reg_n_0_[5] ;
  wire \init_addr_reg_n_0_[6] ;
  wire \init_addr_reg_n_0_[7] ;
  wire \init_addr_reg_n_0_[8] ;
  wire \init_addr_reg_n_0_[9] ;
  wire [15:0]leds;
  wire [15:0]leds_OBUF;
  wire [19:0]p_0_in;
  wire reg_leds;
  wire reset_btn;
  wire reset_btn_IBUF;
  wire sl811_a0;
  wire sl811_cs_n;
  wire sl811_dack_n;
  wire sl811_rd_n;
  wire sl811_rst_n;
  wire sl811_wr_n;
  wire [28:28]sram_addr0_in;
  wire [5:2]sram_addr1;
  wire \sram_addr[22]_i_4_n_0 ;
  wire \sram_addr[22]_i_5_n_0 ;
  wire \sram_addr[22]_i_6_n_0 ;
  wire \sram_addr[28]_i_3_n_0 ;
  wire \sram_addr[4]_i_2_n_0 ;
  wire \sram_addr[4]_i_3_n_0 ;
  wire \sram_addr[4]_i_4_n_0 ;
  wire \sram_addr[8]_i_2_n_0 ;
  wire \sram_addr_reg[12]_i_1_n_0 ;
  wire \sram_addr_reg[16]_i_1_n_0 ;
  wire \sram_addr_reg[20]_i_1_n_0 ;
  wire \sram_addr_reg[4]_i_1_n_0 ;
  wire \sram_addr_reg[8]_i_1_n_0 ;
  wire \sram_addr_reg_n_0_[22] ;
  wire \sram_addr_reg_n_0_[28] ;
  wire sram_n_10;
  wire sram_n_13;
  wire sram_n_14;
  wire sram_n_15;
  wire sram_n_16;
  wire sram_n_17;
  wire sram_n_18;
  wire sram_n_5;
  wire sram_n_6;
  wire sram_n_7;
  wire sram_n_8;
  wire [2:0]state;
  wire txd;
  wire uart_dataready;
  wire uart_dataready_IBUF;
  wire uart_rdn;
  wire uart_rdn_OBUF;
  wire uart_tbre;
  wire uart_tbre_IBUF;
  wire uart_tsre;
  wire uart_tsre_IBUF;
  wire uart_wrn;
  wire uart_wrn_OBUF;
  wire [1:0]video_blue;
  wire video_clk;
  wire video_de;
  wire [2:0]video_green;
  wire video_hsync;
  wire [2:0]video_red;
  wire video_vsync;
  wire [2:0]\NLW_sram_addr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_sram_addr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_sram_addr_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sram_addr_reg[22]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_sram_addr_reg[22]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_sram_addr_reg[4]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_sram_addr_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_sram_addr_reg[8]_i_1_CO_UNCONNECTED ;

initial begin
 $sdf_annotate("tb_time_impl.sdf",,,,"tool_control");
end
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[5]),
        .I2(sram_addr1[4]),
        .I3(sram_addr1[2]),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(sram_addr1[2]),
        .I1(sram_addr1[4]),
        .I2(sram_addr1[5]),
        .I3(sram_addr1[3]),
        .I4(state[2]),
        .I5(state[1]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(sram_addr1[4]),
        .I1(sram_addr1[2]),
        .I2(sram_addr1[3]),
        .I3(sram_addr1[5]),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "GET_ADDR:000,GET_DATA:0001,WRITE_BASE_0:010,WRITE_BASE_1:011,READ_BASE_1:101,READ_BASE_0:100,WRITE_UART:110,READ_UART:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(sram_n_7),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "GET_ADDR:000,GET_DATA:0001,WRITE_BASE_0:010,WRITE_BASE_1:011,READ_BASE_1:101,READ_BASE_0:100,WRITE_UART:110,READ_UART:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(sram_n_6),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "GET_ADDR:000,GET_DATA:0001,WRITE_BASE_0:010,WRITE_BASE_1:011,READ_BASE_1:101,READ_BASE_0:100,WRITE_UART:110,READ_UART:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(sram_n_5),
        .Q(state[2]));
  OBUF \base_ram_addr_OBUF[0]_inst 
       (.I(base_ram_addr_OBUF[0]),
        .O(base_ram_addr[0]));
  OBUF \base_ram_addr_OBUF[10]_inst 
       (.I(base_ram_addr_OBUF[10]),
        .O(base_ram_addr[10]));
  OBUF \base_ram_addr_OBUF[11]_inst 
       (.I(base_ram_addr_OBUF[11]),
        .O(base_ram_addr[11]));
  OBUF \base_ram_addr_OBUF[12]_inst 
       (.I(base_ram_addr_OBUF[12]),
        .O(base_ram_addr[12]));
  OBUF \base_ram_addr_OBUF[13]_inst 
       (.I(base_ram_addr_OBUF[13]),
        .O(base_ram_addr[13]));
  OBUF \base_ram_addr_OBUF[14]_inst 
       (.I(base_ram_addr_OBUF[14]),
        .O(base_ram_addr[14]));
  OBUF \base_ram_addr_OBUF[15]_inst 
       (.I(base_ram_addr_OBUF[15]),
        .O(base_ram_addr[15]));
  OBUF \base_ram_addr_OBUF[16]_inst 
       (.I(base_ram_addr_OBUF[16]),
        .O(base_ram_addr[16]));
  OBUF \base_ram_addr_OBUF[17]_inst 
       (.I(base_ram_addr_OBUF[17]),
        .O(base_ram_addr[17]));
  OBUF \base_ram_addr_OBUF[18]_inst 
       (.I(base_ram_addr_OBUF[18]),
        .O(base_ram_addr[18]));
  OBUF \base_ram_addr_OBUF[19]_inst 
       (.I(base_ram_addr_OBUF[19]),
        .O(base_ram_addr[19]));
  OBUF \base_ram_addr_OBUF[1]_inst 
       (.I(base_ram_addr_OBUF[1]),
        .O(base_ram_addr[1]));
  OBUF \base_ram_addr_OBUF[2]_inst 
       (.I(base_ram_addr_OBUF[2]),
        .O(base_ram_addr[2]));
  OBUF \base_ram_addr_OBUF[3]_inst 
       (.I(base_ram_addr_OBUF[3]),
        .O(base_ram_addr[3]));
  OBUF \base_ram_addr_OBUF[4]_inst 
       (.I(base_ram_addr_OBUF[4]),
        .O(base_ram_addr[4]));
  OBUF \base_ram_addr_OBUF[5]_inst 
       (.I(base_ram_addr_OBUF[5]),
        .O(base_ram_addr[5]));
  OBUF \base_ram_addr_OBUF[6]_inst 
       (.I(base_ram_addr_OBUF[6]),
        .O(base_ram_addr[6]));
  OBUF \base_ram_addr_OBUF[7]_inst 
       (.I(base_ram_addr_OBUF[7]),
        .O(base_ram_addr[7]));
  OBUF \base_ram_addr_OBUF[8]_inst 
       (.I(base_ram_addr_OBUF[8]),
        .O(base_ram_addr[8]));
  OBUF \base_ram_addr_OBUF[9]_inst 
       (.I(base_ram_addr_OBUF[9]),
        .O(base_ram_addr[9]));
  OBUF \base_ram_be_n_OBUF[0]_inst 
       (.I(1'b0),
        .O(base_ram_be_n[0]));
  OBUF \base_ram_be_n_OBUF[1]_inst 
       (.I(1'b0),
        .O(base_ram_be_n[1]));
  OBUF \base_ram_be_n_OBUF[2]_inst 
       (.I(1'b0),
        .O(base_ram_be_n[2]));
  OBUF \base_ram_be_n_OBUF[3]_inst 
       (.I(1'b0),
        .O(base_ram_be_n[3]));
  OBUF base_ram_ce_n_OBUF_inst
       (.I(base_ram_ce_n_OBUF),
        .O(base_ram_ce_n));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_UNIQ_BASE_ \base_ram_data_IOBUF[0]_inst 
       (.I(base_ram_data_OBUF[0]),
        .IO(base_ram_data[0]),
        .O(base_ram_data_IBUF[0]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD314 \base_ram_data_IOBUF[10]_inst 
       (.I(base_ram_data_OBUF[10]),
        .IO(base_ram_data[10]),
        .O(base_ram_data_IBUF[10]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD315 \base_ram_data_IOBUF[11]_inst 
       (.I(base_ram_data_OBUF[11]),
        .IO(base_ram_data[11]),
        .O(base_ram_data_IBUF[11]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD316 \base_ram_data_IOBUF[12]_inst 
       (.I(base_ram_data_OBUF[12]),
        .IO(base_ram_data[12]),
        .O(base_ram_data_IBUF[12]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD317 \base_ram_data_IOBUF[13]_inst 
       (.I(base_ram_data_OBUF[13]),
        .IO(base_ram_data[13]),
        .O(base_ram_data_IBUF[13]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD318 \base_ram_data_IOBUF[14]_inst 
       (.I(base_ram_data_OBUF[14]),
        .IO(base_ram_data[14]),
        .O(base_ram_data_IBUF[14]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD319 \base_ram_data_IOBUF[15]_inst 
       (.I(base_ram_data_OBUF[15]),
        .IO(base_ram_data[15]),
        .O(base_ram_data_IBUF[15]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD320 \base_ram_data_IOBUF[16]_inst 
       (.I(base_ram_data_OBUF[16]),
        .IO(base_ram_data[16]),
        .O(base_ram_data_IBUF[16]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD321 \base_ram_data_IOBUF[17]_inst 
       (.I(base_ram_data_OBUF[17]),
        .IO(base_ram_data[17]),
        .O(base_ram_data_IBUF[17]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD322 \base_ram_data_IOBUF[18]_inst 
       (.I(base_ram_data_OBUF[18]),
        .IO(base_ram_data[18]),
        .O(base_ram_data_IBUF[18]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD323 \base_ram_data_IOBUF[19]_inst 
       (.I(base_ram_data_OBUF[19]),
        .IO(base_ram_data[19]),
        .O(base_ram_data_IBUF[19]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD324 \base_ram_data_IOBUF[1]_inst 
       (.I(base_ram_data_OBUF[1]),
        .IO(base_ram_data[1]),
        .O(base_ram_data_IBUF[1]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD325 \base_ram_data_IOBUF[20]_inst 
       (.I(base_ram_data_OBUF[20]),
        .IO(base_ram_data[20]),
        .O(base_ram_data_IBUF[20]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD326 \base_ram_data_IOBUF[21]_inst 
       (.I(base_ram_data_OBUF[21]),
        .IO(base_ram_data[21]),
        .O(base_ram_data_IBUF[21]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD327 \base_ram_data_IOBUF[22]_inst 
       (.I(base_ram_data_OBUF[22]),
        .IO(base_ram_data[22]),
        .O(base_ram_data_IBUF[22]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD328 \base_ram_data_IOBUF[23]_inst 
       (.I(base_ram_data_OBUF[23]),
        .IO(base_ram_data[23]),
        .O(base_ram_data_IBUF[23]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD329 \base_ram_data_IOBUF[24]_inst 
       (.I(base_ram_data_OBUF[24]),
        .IO(base_ram_data[24]),
        .O(base_ram_data_IBUF[24]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD330 \base_ram_data_IOBUF[25]_inst 
       (.I(base_ram_data_OBUF[25]),
        .IO(base_ram_data[25]),
        .O(base_ram_data_IBUF[25]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD331 \base_ram_data_IOBUF[26]_inst 
       (.I(base_ram_data_OBUF[26]),
        .IO(base_ram_data[26]),
        .O(base_ram_data_IBUF[26]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD332 \base_ram_data_IOBUF[27]_inst 
       (.I(base_ram_data_OBUF[27]),
        .IO(base_ram_data[27]),
        .O(base_ram_data_IBUF[27]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD333 \base_ram_data_IOBUF[28]_inst 
       (.I(base_ram_data_OBUF[28]),
        .IO(base_ram_data[28]),
        .O(base_ram_data_IBUF[28]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD334 \base_ram_data_IOBUF[29]_inst 
       (.I(base_ram_data_OBUF[29]),
        .IO(base_ram_data[29]),
        .O(base_ram_data_IBUF[29]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD335 \base_ram_data_IOBUF[2]_inst 
       (.I(base_ram_data_OBUF[2]),
        .IO(base_ram_data[2]),
        .O(base_ram_data_IBUF[2]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD336 \base_ram_data_IOBUF[30]_inst 
       (.I(base_ram_data_OBUF[30]),
        .IO(base_ram_data[30]),
        .O(base_ram_data_IBUF[30]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD337 \base_ram_data_IOBUF[31]_inst 
       (.I(base_ram_data_OBUF[31]),
        .IO(base_ram_data[31]),
        .O(base_ram_data_IBUF[31]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD338 \base_ram_data_IOBUF[3]_inst 
       (.I(base_ram_data_OBUF[3]),
        .IO(base_ram_data[3]),
        .O(base_ram_data_IBUF[3]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD339 \base_ram_data_IOBUF[4]_inst 
       (.I(base_ram_data_OBUF[4]),
        .IO(base_ram_data[4]),
        .O(base_ram_data_IBUF[4]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD340 \base_ram_data_IOBUF[5]_inst 
       (.I(base_ram_data_OBUF[5]),
        .IO(base_ram_data[5]),
        .O(base_ram_data_IBUF[5]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD341 \base_ram_data_IOBUF[6]_inst 
       (.I(base_ram_data_OBUF[6]),
        .IO(base_ram_data[6]),
        .O(base_ram_data_IBUF[6]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD342 \base_ram_data_IOBUF[7]_inst 
       (.I(base_ram_data_OBUF[7]),
        .IO(base_ram_data[7]),
        .O(base_ram_data_IBUF[7]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD343 \base_ram_data_IOBUF[8]_inst 
       (.I(base_ram_data_OBUF[8]),
        .IO(base_ram_data[8]),
        .O(base_ram_data_IBUF[8]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD344 \base_ram_data_IOBUF[9]_inst 
       (.I(base_ram_data_OBUF[9]),
        .IO(base_ram_data[9]),
        .O(base_ram_data_IBUF[9]),
        .T(\ext_ram_data_TRI[0] ));
  OBUF base_ram_oe_n_OBUF_inst
       (.I(base_ram_oe_n_OBUF),
        .O(base_ram_oe_n));
  OBUF base_ram_we_n_OBUF_inst
       (.I(base_ram_we_n_OBUF),
        .O(base_ram_we_n));
  BUFG clk_11M0592_IBUF_BUFG_inst
       (.I(clk_11M0592_IBUF),
        .O(clk_11M0592_IBUF_BUFG));
  IBUF clk_11M0592_IBUF_inst
       (.I(clk_11M0592),
        .O(clk_11M0592_IBUF));
  LUT6 #(
    .INIT(64'h0000000000FDFFFF)) 
    \cnt[0]_i_1 
       (.I0(sram_addr1[4]),
        .I1(sram_addr1[5]),
        .I2(sram_addr1[3]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(sram_addr1[2]),
        .O(\cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \cnt[1]_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[2]),
        .I2(state[2]),
        .I3(state[1]),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h004F5F005F005D00)) 
    \cnt[2]_i_1 
       (.I0(state[2]),
        .I1(sram_addr1[5]),
        .I2(state[1]),
        .I3(sram_addr1[4]),
        .I4(sram_addr1[2]),
        .I5(sram_addr1[3]),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0777777770000000)) 
    \cnt[3]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(sram_addr1[3]),
        .I3(sram_addr1[2]),
        .I4(sram_addr1[4]),
        .I5(sram_addr1[5]),
        .O(\cnt[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(cnt),
        .CLR(reset_btn_IBUF),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(sram_addr1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(cnt),
        .CLR(reset_btn_IBUF),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(sram_addr1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(cnt),
        .CLR(reset_btn_IBUF),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(sram_addr1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(cnt),
        .CLR(reset_btn_IBUF),
        .D(\cnt[3]_i_2_n_0 ),
        .Q(sram_addr1[5]));
  FDCE #(
    .INIT(1'b0)) 
    controler_oe_reg
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(sram_n_17),
        .Q(controler_oe_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    controler_we_reg
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(sram_n_16),
        .Q(controler_we_reg_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    \data_from_sram[0]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[0]),
        .I2(base_ram_data_IBUF[0]),
        .O(data_from_sram_wire[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[10]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[10]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[10]),
        .O(data_from_sram_wire[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[11]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[11]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[11]),
        .O(data_from_sram_wire[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[12]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[12]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[12]),
        .O(data_from_sram_wire[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[13]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[13]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[13]),
        .O(data_from_sram_wire[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[14]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[14]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[14]),
        .O(data_from_sram_wire[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[15]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[15]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[15]),
        .O(data_from_sram_wire[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[16]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[16]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[16]),
        .O(data_from_sram_wire[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[17]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[17]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[17]),
        .O(data_from_sram_wire[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[18]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[18]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[18]),
        .O(data_from_sram_wire[18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[19]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[19]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[19]),
        .O(data_from_sram_wire[19]));
  LUT3 #(
    .INIT(8'hE4)) 
    \data_from_sram[1]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[1]),
        .I2(base_ram_data_IBUF[1]),
        .O(data_from_sram_wire[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[20]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[20]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[20]),
        .O(data_from_sram_wire[20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[21]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[21]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[21]),
        .O(data_from_sram_wire[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[22]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[22]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[22]),
        .O(data_from_sram_wire[22]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[23]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[23]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[23]),
        .O(data_from_sram_wire[23]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[24]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[24]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[24]),
        .O(data_from_sram_wire[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[25]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[25]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[25]),
        .O(data_from_sram_wire[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[26]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[26]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[26]),
        .O(data_from_sram_wire[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[27]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[27]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[27]),
        .O(data_from_sram_wire[27]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[28]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[28]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[28]),
        .O(data_from_sram_wire[28]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[29]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[29]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[29]),
        .O(data_from_sram_wire[29]));
  LUT3 #(
    .INIT(8'hE4)) 
    \data_from_sram[2]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[2]),
        .I2(base_ram_data_IBUF[2]),
        .O(data_from_sram_wire[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[30]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[30]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[30]),
        .O(data_from_sram_wire[30]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[31]_i_2 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[31]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[31]),
        .O(data_from_sram_wire[31]));
  LUT3 #(
    .INIT(8'hE4)) 
    \data_from_sram[3]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[3]),
        .I2(base_ram_data_IBUF[3]),
        .O(data_from_sram_wire[3]));
  LUT3 #(
    .INIT(8'hE4)) 
    \data_from_sram[4]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[4]),
        .I2(base_ram_data_IBUF[4]),
        .O(data_from_sram_wire[4]));
  LUT3 #(
    .INIT(8'hE4)) 
    \data_from_sram[5]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[5]),
        .I2(base_ram_data_IBUF[5]),
        .O(data_from_sram_wire[5]));
  LUT3 #(
    .INIT(8'hE4)) 
    \data_from_sram[6]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[6]),
        .I2(base_ram_data_IBUF[6]),
        .O(data_from_sram_wire[6]));
  LUT3 #(
    .INIT(8'hE4)) 
    \data_from_sram[7]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[7]),
        .I2(base_ram_data_IBUF[7]),
        .O(data_from_sram_wire[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[8]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[8]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[8]),
        .O(data_from_sram_wire[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_from_sram[9]_i_1 
       (.I0(sram_n_10),
        .I1(ext_ram_data_IBUF[9]),
        .I2(base_ram_ce_n_OBUF),
        .I3(base_ram_data_IBUF[9]),
        .O(data_from_sram_wire[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[0]),
        .Q(data_from_sram__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[10] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[10]),
        .Q(data_from_sram__0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[11] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[11]),
        .Q(data_from_sram__0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[12] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[12]),
        .Q(data_from_sram__0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[13] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[13]),
        .Q(data_from_sram__0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[14] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[14]),
        .Q(data_from_sram__0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[15] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[15]),
        .Q(data_from_sram__0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[16] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[16]),
        .Q(data_from_sram__0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[17] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[17]),
        .Q(data_from_sram__0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[18] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[18]),
        .Q(data_from_sram__0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[19] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[19]),
        .Q(data_from_sram__0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[1]),
        .Q(data_from_sram__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[20] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[20]),
        .Q(data_from_sram__0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[21] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[21]),
        .Q(data_from_sram__0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[22] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[22]),
        .Q(data_from_sram__0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[23] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[23]),
        .Q(data_from_sram__0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[24] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[24]),
        .Q(data_from_sram__0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[25] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[25]),
        .Q(data_from_sram__0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[26] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[26]),
        .Q(data_from_sram__0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[27] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[27]),
        .Q(data_from_sram__0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[28] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[28]),
        .Q(data_from_sram__0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[29] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[29]),
        .Q(data_from_sram__0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[2]),
        .Q(data_from_sram__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[30] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[30]),
        .Q(data_from_sram__0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[31] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[31]),
        .Q(data_from_sram__0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[3]),
        .Q(data_from_sram__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[4]),
        .Q(data_from_sram__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[5]),
        .Q(data_from_sram__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[6]),
        .Q(data_from_sram__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[7]),
        .Q(data_from_sram__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[8]),
        .Q(data_from_sram__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_from_sram_reg[9] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_14),
        .D(data_from_sram_wire[9]),
        .Q(data_from_sram__0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[0]_i_1 
       (.I0(\data_to_sram[0]_i_2_n_0 ),
        .I1(\data_to_sram[0]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[0]),
        .O(data_to_sram0_in[0]));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[0]_i_2 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[0]),
        .O(\data_to_sram[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \data_to_sram[0]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[0]),
        .O(\data_to_sram[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[10]_i_1 
       (.I0(\data_to_sram[10]_i_2_n_0 ),
        .I1(\data_to_sram[10]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[10]),
        .O(data_to_sram0_in[10]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[10]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[10]),
        .O(\data_to_sram[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[10]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[10]),
        .O(\data_to_sram[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[11]_i_1 
       (.I0(\data_to_sram[11]_i_2_n_0 ),
        .I1(\data_to_sram[11]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[11]),
        .O(data_to_sram0_in[11]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[11]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[11]),
        .O(\data_to_sram[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[11]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[11]),
        .O(\data_to_sram[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[12]_i_1 
       (.I0(\data_to_sram[12]_i_2_n_0 ),
        .I1(\data_to_sram[12]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[12]),
        .O(data_to_sram0_in[12]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[12]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[12]),
        .O(\data_to_sram[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[12]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[12]),
        .O(\data_to_sram[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[13]_i_1 
       (.I0(\data_to_sram[13]_i_2_n_0 ),
        .I1(\data_to_sram[13]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[13]),
        .O(data_to_sram0_in[13]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[13]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[13]),
        .O(\data_to_sram[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[13]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[13]),
        .O(\data_to_sram[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[14]_i_1 
       (.I0(\data_to_sram[14]_i_2_n_0 ),
        .I1(\data_to_sram[14]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[14]),
        .O(data_to_sram0_in[14]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[14]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[14]),
        .O(\data_to_sram[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[14]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[14]),
        .O(\data_to_sram[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[15]_i_1 
       (.I0(\data_to_sram[15]_i_2_n_0 ),
        .I1(\data_to_sram[15]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[15]),
        .O(data_to_sram0_in[15]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[15]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[15]),
        .O(\data_to_sram[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[15]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[15]),
        .O(\data_to_sram[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[16]_i_1 
       (.I0(\data_to_sram[16]_i_2_n_0 ),
        .I1(\data_to_sram[16]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[16]),
        .O(data_to_sram0_in[16]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[16]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[16]),
        .O(\data_to_sram[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[16]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[16]),
        .O(\data_to_sram[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[17]_i_1 
       (.I0(\data_to_sram[17]_i_2_n_0 ),
        .I1(\data_to_sram[17]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[17]),
        .O(data_to_sram0_in[17]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[17]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[17]),
        .O(\data_to_sram[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[17]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[17]),
        .O(\data_to_sram[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[18]_i_1 
       (.I0(\data_to_sram[18]_i_2_n_0 ),
        .I1(\data_to_sram[18]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[18]),
        .O(data_to_sram0_in[18]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[18]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[18]),
        .O(\data_to_sram[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[18]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[18]),
        .O(\data_to_sram[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[19]_i_1 
       (.I0(\data_to_sram[19]_i_2_n_0 ),
        .I1(\data_to_sram[19]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[19]),
        .O(data_to_sram0_in[19]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[19]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[19]),
        .O(\data_to_sram[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[19]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[19]),
        .O(\data_to_sram[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[1]_i_1 
       (.I0(\data_to_sram[1]_i_2_n_0 ),
        .I1(\data_to_sram[1]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[1]),
        .O(data_to_sram0_in[1]));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[1]_i_2 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[1]),
        .O(\data_to_sram[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \data_to_sram[1]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[1]),
        .O(\data_to_sram[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[20]_i_1 
       (.I0(\data_to_sram[20]_i_2_n_0 ),
        .I1(\data_to_sram[20]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[20]),
        .O(data_to_sram0_in[20]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[20]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[20]),
        .O(\data_to_sram[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[20]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[20]),
        .O(\data_to_sram[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[21]_i_1 
       (.I0(\data_to_sram[21]_i_2_n_0 ),
        .I1(\data_to_sram[21]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[21]),
        .O(data_to_sram0_in[21]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[21]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[21]),
        .O(\data_to_sram[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[21]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[21]),
        .O(\data_to_sram[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[22]_i_1 
       (.I0(\data_to_sram[22]_i_2_n_0 ),
        .I1(\data_to_sram[22]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[22]),
        .O(data_to_sram0_in[22]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[22]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[22]),
        .O(\data_to_sram[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[22]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[22]),
        .O(\data_to_sram[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[23]_i_1 
       (.I0(\data_to_sram[23]_i_2_n_0 ),
        .I1(\data_to_sram[23]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[23]),
        .O(data_to_sram0_in[23]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[23]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[23]),
        .O(\data_to_sram[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[23]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[23]),
        .O(\data_to_sram[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[24]_i_1 
       (.I0(\data_to_sram[24]_i_2_n_0 ),
        .I1(\data_to_sram[24]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[24]),
        .O(data_to_sram0_in[24]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[24]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[24]),
        .O(\data_to_sram[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[24]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[24]),
        .O(\data_to_sram[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[25]_i_1 
       (.I0(\data_to_sram[25]_i_2_n_0 ),
        .I1(\data_to_sram[25]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[25]),
        .O(data_to_sram0_in[25]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[25]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[25]),
        .O(\data_to_sram[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[25]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[25]),
        .O(\data_to_sram[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[26]_i_1 
       (.I0(\data_to_sram[26]_i_2_n_0 ),
        .I1(\data_to_sram[26]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[26]),
        .O(data_to_sram0_in[26]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[26]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[26]),
        .O(\data_to_sram[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[26]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[26]),
        .O(\data_to_sram[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[27]_i_1 
       (.I0(\data_to_sram[27]_i_2_n_0 ),
        .I1(\data_to_sram[27]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[27]),
        .O(data_to_sram0_in[27]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[27]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[27]),
        .O(\data_to_sram[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[27]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[27]),
        .O(\data_to_sram[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[28]_i_1 
       (.I0(\data_to_sram[28]_i_2_n_0 ),
        .I1(\data_to_sram[28]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[28]),
        .O(data_to_sram0_in[28]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[28]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[28]),
        .O(\data_to_sram[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[28]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[28]),
        .O(\data_to_sram[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[29]_i_1 
       (.I0(\data_to_sram[29]_i_2_n_0 ),
        .I1(\data_to_sram[29]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[29]),
        .O(data_to_sram0_in[29]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[29]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[29]),
        .O(\data_to_sram[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[29]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[29]),
        .O(\data_to_sram[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[2]_i_1 
       (.I0(\data_to_sram[2]_i_2_n_0 ),
        .I1(\data_to_sram[2]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[2]),
        .O(data_to_sram0_in[2]));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[2]_i_2 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[2]),
        .O(\data_to_sram[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \data_to_sram[2]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[2]),
        .O(\data_to_sram[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[30]_i_1 
       (.I0(\data_to_sram[30]_i_2_n_0 ),
        .I1(\data_to_sram[30]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[30]),
        .O(data_to_sram0_in[30]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[30]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[30]),
        .O(\data_to_sram[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[30]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[30]),
        .O(\data_to_sram[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[31]_i_2 
       (.I0(\data_to_sram[31]_i_3_n_0 ),
        .I1(\data_to_sram[31]_i_4_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[31]),
        .O(data_to_sram0_in[31]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[31]_i_3 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[31]),
        .O(\data_to_sram[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[31]_i_4 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[31]),
        .O(\data_to_sram[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[3]_i_1 
       (.I0(\data_to_sram[3]_i_2_n_0 ),
        .I1(\data_to_sram[3]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[3]),
        .O(data_to_sram0_in[3]));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[3]_i_2 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[3]),
        .O(\data_to_sram[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \data_to_sram[3]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[3]),
        .O(\data_to_sram[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[4]_i_1 
       (.I0(\data_to_sram[4]_i_2_n_0 ),
        .I1(\data_to_sram[4]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[4]),
        .O(data_to_sram0_in[4]));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[4]_i_2 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[4]),
        .O(\data_to_sram[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \data_to_sram[4]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[4]),
        .O(\data_to_sram[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[5]_i_1 
       (.I0(\data_to_sram[5]_i_2_n_0 ),
        .I1(\data_to_sram[5]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[5]),
        .O(data_to_sram0_in[5]));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[5]_i_2 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[5]),
        .O(\data_to_sram[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \data_to_sram[5]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[5]),
        .O(\data_to_sram[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[6]_i_1 
       (.I0(\data_to_sram[6]_i_2_n_0 ),
        .I1(\data_to_sram[6]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[6]),
        .O(data_to_sram0_in[6]));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[6]_i_2 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[6]),
        .O(\data_to_sram[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \data_to_sram[6]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[6]),
        .O(\data_to_sram[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[7]_i_1 
       (.I0(\data_to_sram[7]_i_2_n_0 ),
        .I1(\data_to_sram[7]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[7]),
        .O(data_to_sram0_in[7]));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[7]_i_2 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[7]),
        .O(\data_to_sram[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \data_to_sram[7]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[7]),
        .O(\data_to_sram[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[8]_i_1 
       (.I0(\data_to_sram[8]_i_2_n_0 ),
        .I1(\data_to_sram[8]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[8]),
        .O(data_to_sram0_in[8]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[8]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[8]),
        .O(\data_to_sram[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[8]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[8]),
        .O(\data_to_sram[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \data_to_sram[9]_i_1 
       (.I0(\data_to_sram[9]_i_2_n_0 ),
        .I1(\data_to_sram[9]_i_3_n_0 ),
        .I2(state[0]),
        .I3(data_from_sram__0[9]),
        .O(data_to_sram0_in[9]));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_sram[9]_i_2 
       (.I0(\sram_addr_reg_n_0_[28] ),
        .I1(\sram_addr_reg_n_0_[22] ),
        .I2(state[1]),
        .I3(base_ram_data_IBUF[9]),
        .O(\data_to_sram[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \data_to_sram[9]_i_3 
       (.I0(\sram_addr_reg_n_0_[22] ),
        .I1(\sram_addr_reg_n_0_[28] ),
        .I2(state[1]),
        .I3(ext_ram_data_IBUF[9]),
        .O(\data_to_sram[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[0]),
        .Q(data_to_sram__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[10] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[10]),
        .Q(data_to_sram__0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[11] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[11]),
        .Q(data_to_sram__0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[12] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[12]),
        .Q(data_to_sram__0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[13] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[13]),
        .Q(data_to_sram__0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[14] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[14]),
        .Q(data_to_sram__0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[15] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[15]),
        .Q(data_to_sram__0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[16] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[16]),
        .Q(data_to_sram__0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[17] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[17]),
        .Q(data_to_sram__0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[18] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[18]),
        .Q(data_to_sram__0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[19] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[19]),
        .Q(data_to_sram__0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[1]),
        .Q(data_to_sram__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[20] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[20]),
        .Q(data_to_sram__0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[21] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[21]),
        .Q(data_to_sram__0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[22] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[22]),
        .Q(data_to_sram__0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[23] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[23]),
        .Q(data_to_sram__0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[24] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[24]),
        .Q(data_to_sram__0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[25] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[25]),
        .Q(data_to_sram__0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[26] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[26]),
        .Q(data_to_sram__0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[27] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[27]),
        .Q(data_to_sram__0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[28] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[28]),
        .Q(data_to_sram__0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[29] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[29]),
        .Q(data_to_sram__0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[2]),
        .Q(data_to_sram__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[30] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[30]),
        .Q(data_to_sram__0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[31] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[31]),
        .Q(data_to_sram__0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[3]),
        .Q(data_to_sram__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[4]),
        .Q(data_to_sram__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[5]),
        .Q(data_to_sram__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[6]),
        .Q(data_to_sram__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[7]),
        .Q(data_to_sram__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[8]),
        .Q(data_to_sram__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[9] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_13),
        .D(data_to_sram0_in[9]),
        .Q(data_to_sram__0[9]),
        .R(1'b0));
  IBUF \dip_sw_IBUF[0]_inst 
       (.I(dip_sw[0]),
        .O(dip_sw_IBUF[0]));
  IBUF \dip_sw_IBUF[10]_inst 
       (.I(dip_sw[10]),
        .O(dip_sw_IBUF[10]));
  IBUF \dip_sw_IBUF[11]_inst 
       (.I(dip_sw[11]),
        .O(dip_sw_IBUF[11]));
  IBUF \dip_sw_IBUF[12]_inst 
       (.I(dip_sw[12]),
        .O(dip_sw_IBUF[12]));
  IBUF \dip_sw_IBUF[13]_inst 
       (.I(dip_sw[13]),
        .O(dip_sw_IBUF[13]));
  IBUF \dip_sw_IBUF[14]_inst 
       (.I(dip_sw[14]),
        .O(dip_sw_IBUF[14]));
  IBUF \dip_sw_IBUF[15]_inst 
       (.I(dip_sw[15]),
        .O(dip_sw_IBUF[15]));
  IBUF \dip_sw_IBUF[16]_inst 
       (.I(dip_sw[16]),
        .O(dip_sw_IBUF[16]));
  IBUF \dip_sw_IBUF[17]_inst 
       (.I(dip_sw[17]),
        .O(dip_sw_IBUF[17]));
  IBUF \dip_sw_IBUF[18]_inst 
       (.I(dip_sw[18]),
        .O(dip_sw_IBUF[18]));
  IBUF \dip_sw_IBUF[19]_inst 
       (.I(dip_sw[19]),
        .O(dip_sw_IBUF[19]));
  IBUF \dip_sw_IBUF[1]_inst 
       (.I(dip_sw[1]),
        .O(dip_sw_IBUF[1]));
  IBUF \dip_sw_IBUF[2]_inst 
       (.I(dip_sw[2]),
        .O(dip_sw_IBUF[2]));
  IBUF \dip_sw_IBUF[3]_inst 
       (.I(dip_sw[3]),
        .O(dip_sw_IBUF[3]));
  IBUF \dip_sw_IBUF[4]_inst 
       (.I(dip_sw[4]),
        .O(dip_sw_IBUF[4]));
  IBUF \dip_sw_IBUF[5]_inst 
       (.I(dip_sw[5]),
        .O(dip_sw_IBUF[5]));
  IBUF \dip_sw_IBUF[6]_inst 
       (.I(dip_sw[6]),
        .O(dip_sw_IBUF[6]));
  IBUF \dip_sw_IBUF[7]_inst 
       (.I(dip_sw[7]),
        .O(dip_sw_IBUF[7]));
  IBUF \dip_sw_IBUF[8]_inst 
       (.I(dip_sw[8]),
        .O(dip_sw_IBUF[8]));
  IBUF \dip_sw_IBUF[9]_inst 
       (.I(dip_sw[9]),
        .O(dip_sw_IBUF[9]));
  OBUFT dm9k_cmd_OBUF_inst
       (.I(1'b0),
        .O(dm9k_cmd),
        .T(1'b1));
  OBUFT dm9k_cs_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_cs_n),
        .T(1'b1));
  OBUFT dm9k_ior_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_ior_n),
        .T(1'b1));
  OBUFT dm9k_iow_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_iow_n),
        .T(1'b1));
  OBUFT dm9k_pwrst_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_pwrst_n),
        .T(1'b1));
  OBUF \dpy0_OBUF[0]_inst 
       (.I(1'b0),
        .O(dpy0[0]));
  OBUF \dpy0_OBUF[1]_inst 
       (.I(dpy0_OBUF[1]),
        .O(dpy0[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \dpy0_OBUF[1]_inst_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(dpy0_OBUF[1]));
  OBUF \dpy0_OBUF[2]_inst 
       (.I(dpy0_OBUF[2]),
        .O(dpy0[2]));
  LUT3 #(
    .INIT(8'hF9)) 
    \dpy0_OBUF[2]_inst_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(dpy0_OBUF[2]));
  OBUF \dpy0_OBUF[3]_inst 
       (.I(dpy0_OBUF[3]),
        .O(dpy0[3]));
  LUT3 #(
    .INIT(8'h9D)) 
    \dpy0_OBUF[3]_inst_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(dpy0_OBUF[3]));
  OBUF \dpy0_OBUF[4]_inst 
       (.I(dpy0_OBUF[4]),
        .O(dpy0[4]));
  LUT3 #(
    .INIT(8'h9F)) 
    \dpy0_OBUF[4]_inst_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(dpy0_OBUF[4]));
  OBUF \dpy0_OBUF[5]_inst 
       (.I(dpy0_OBUF[5]),
        .O(dpy0[5]));
  LUT3 #(
    .INIT(8'hFD)) 
    \dpy0_OBUF[5]_inst_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(dpy0_OBUF[5]));
  OBUF \dpy0_OBUF[6]_inst 
       (.I(dpy0_OBUF[6]),
        .O(dpy0[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \dpy0_OBUF[6]_inst_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .O(dpy0_OBUF[6]));
  OBUF \dpy0_OBUF[7]_inst 
       (.I(dpy0_OBUF[7]),
        .O(dpy0[7]));
  LUT3 #(
    .INIT(8'h3E)) 
    \dpy0_OBUF[7]_inst_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .O(dpy0_OBUF[7]));
  OBUF \dpy1_OBUF[0]_inst 
       (.I(1'b0),
        .O(dpy1[0]));
  OBUF \dpy1_OBUF[1]_inst 
       (.I(dpy1_OBUF[1]),
        .O(dpy1[1]));
  LUT4 #(
    .INIT(16'h4FFD)) 
    \dpy1_OBUF[1]_inst_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[2]),
        .I2(sram_addr1[5]),
        .I3(sram_addr1[4]),
        .O(dpy1_OBUF[1]));
  OBUF \dpy1_OBUF[2]_inst 
       (.I(dpy1_OBUF[2]),
        .O(dpy1[2]));
  LUT4 #(
    .INIT(16'h3DCB)) 
    \dpy1_OBUF[2]_inst_i_1 
       (.I0(sram_addr1[5]),
        .I1(sram_addr1[4]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[3]),
        .O(dpy1_OBUF[2]));
  OBUF \dpy1_OBUF[3]_inst 
       (.I(dpy1_OBUF[3]),
        .O(dpy1[3]));
  LUT4 #(
    .INIT(16'hFD45)) 
    \dpy1_OBUF[3]_inst_i_1 
       (.I0(sram_addr1[2]),
        .I1(sram_addr1[3]),
        .I2(sram_addr1[4]),
        .I3(sram_addr1[5]),
        .O(dpy1_OBUF[3]));
  OBUF \dpy1_OBUF[4]_inst 
       (.I(dpy1_OBUF[4]),
        .O(dpy1[4]));
  LUT4 #(
    .INIT(16'h35D7)) 
    \dpy1_OBUF[4]_inst_i_1 
       (.I0(sram_addr1[4]),
        .I1(sram_addr1[3]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[5]),
        .O(dpy1_OBUF[4]));
  OBUF \dpy1_OBUF[5]_inst 
       (.I(dpy1_OBUF[5]),
        .O(dpy1[5]));
  LUT4 #(
    .INIT(16'hBE7B)) 
    \dpy1_OBUF[5]_inst_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[2]),
        .I2(sram_addr1[5]),
        .I3(sram_addr1[4]),
        .O(dpy1_OBUF[5]));
  OBUF \dpy1_OBUF[6]_inst 
       (.I(dpy1_OBUF[6]),
        .O(dpy1[6]));
  LUT4 #(
    .INIT(16'hF47D)) 
    \dpy1_OBUF[6]_inst_i_1 
       (.I0(sram_addr1[2]),
        .I1(sram_addr1[4]),
        .I2(sram_addr1[5]),
        .I3(sram_addr1[3]),
        .O(dpy1_OBUF[6]));
  OBUF \dpy1_OBUF[7]_inst 
       (.I(dpy1_OBUF[7]),
        .O(dpy1[7]));
  LUT4 #(
    .INIT(16'hDFBC)) 
    \dpy1_OBUF[7]_inst_i_1 
       (.I0(sram_addr1[2]),
        .I1(sram_addr1[5]),
        .I2(sram_addr1[4]),
        .I3(sram_addr1[3]),
        .O(dpy1_OBUF[7]));
  OBUF \ext_ram_addr_OBUF[0]_inst 
       (.I(ext_ram_addr_OBUF[0]),
        .O(ext_ram_addr[0]));
  OBUF \ext_ram_addr_OBUF[10]_inst 
       (.I(ext_ram_addr_OBUF[10]),
        .O(ext_ram_addr[10]));
  OBUF \ext_ram_addr_OBUF[11]_inst 
       (.I(ext_ram_addr_OBUF[11]),
        .O(ext_ram_addr[11]));
  OBUF \ext_ram_addr_OBUF[12]_inst 
       (.I(ext_ram_addr_OBUF[12]),
        .O(ext_ram_addr[12]));
  OBUF \ext_ram_addr_OBUF[13]_inst 
       (.I(ext_ram_addr_OBUF[13]),
        .O(ext_ram_addr[13]));
  OBUF \ext_ram_addr_OBUF[14]_inst 
       (.I(ext_ram_addr_OBUF[14]),
        .O(ext_ram_addr[14]));
  OBUF \ext_ram_addr_OBUF[15]_inst 
       (.I(ext_ram_addr_OBUF[15]),
        .O(ext_ram_addr[15]));
  OBUF \ext_ram_addr_OBUF[16]_inst 
       (.I(ext_ram_addr_OBUF[16]),
        .O(ext_ram_addr[16]));
  OBUF \ext_ram_addr_OBUF[17]_inst 
       (.I(ext_ram_addr_OBUF[17]),
        .O(ext_ram_addr[17]));
  OBUF \ext_ram_addr_OBUF[18]_inst 
       (.I(ext_ram_addr_OBUF[18]),
        .O(ext_ram_addr[18]));
  OBUF \ext_ram_addr_OBUF[19]_inst 
       (.I(ext_ram_addr_OBUF[19]),
        .O(ext_ram_addr[19]));
  OBUF \ext_ram_addr_OBUF[1]_inst 
       (.I(ext_ram_addr_OBUF[1]),
        .O(ext_ram_addr[1]));
  OBUF \ext_ram_addr_OBUF[2]_inst 
       (.I(ext_ram_addr_OBUF[2]),
        .O(ext_ram_addr[2]));
  OBUF \ext_ram_addr_OBUF[3]_inst 
       (.I(ext_ram_addr_OBUF[3]),
        .O(ext_ram_addr[3]));
  OBUF \ext_ram_addr_OBUF[4]_inst 
       (.I(ext_ram_addr_OBUF[4]),
        .O(ext_ram_addr[4]));
  OBUF \ext_ram_addr_OBUF[5]_inst 
       (.I(ext_ram_addr_OBUF[5]),
        .O(ext_ram_addr[5]));
  OBUF \ext_ram_addr_OBUF[6]_inst 
       (.I(ext_ram_addr_OBUF[6]),
        .O(ext_ram_addr[6]));
  OBUF \ext_ram_addr_OBUF[7]_inst 
       (.I(ext_ram_addr_OBUF[7]),
        .O(ext_ram_addr[7]));
  OBUF \ext_ram_addr_OBUF[8]_inst 
       (.I(ext_ram_addr_OBUF[8]),
        .O(ext_ram_addr[8]));
  OBUF \ext_ram_addr_OBUF[9]_inst 
       (.I(ext_ram_addr_OBUF[9]),
        .O(ext_ram_addr[9]));
  OBUF \ext_ram_be_n_OBUF[0]_inst 
       (.I(1'b0),
        .O(ext_ram_be_n[0]));
  OBUF \ext_ram_be_n_OBUF[1]_inst 
       (.I(1'b0),
        .O(ext_ram_be_n[1]));
  OBUF \ext_ram_be_n_OBUF[2]_inst 
       (.I(1'b0),
        .O(ext_ram_be_n[2]));
  OBUF \ext_ram_be_n_OBUF[3]_inst 
       (.I(1'b0),
        .O(ext_ram_be_n[3]));
  OBUF ext_ram_ce_n_OBUF_inst
       (.I(1'b1),
        .O(ext_ram_ce_n));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD345 \ext_ram_data_IOBUF[0]_inst 
       (.I(ext_ram_data_OBUF[0]),
        .IO(ext_ram_data[0]),
        .O(ext_ram_data_IBUF[0]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD346 \ext_ram_data_IOBUF[10]_inst 
       (.I(ext_ram_data_OBUF[10]),
        .IO(ext_ram_data[10]),
        .O(ext_ram_data_IBUF[10]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD347 \ext_ram_data_IOBUF[11]_inst 
       (.I(ext_ram_data_OBUF[11]),
        .IO(ext_ram_data[11]),
        .O(ext_ram_data_IBUF[11]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD348 \ext_ram_data_IOBUF[12]_inst 
       (.I(ext_ram_data_OBUF[12]),
        .IO(ext_ram_data[12]),
        .O(ext_ram_data_IBUF[12]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD349 \ext_ram_data_IOBUF[13]_inst 
       (.I(ext_ram_data_OBUF[13]),
        .IO(ext_ram_data[13]),
        .O(ext_ram_data_IBUF[13]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD350 \ext_ram_data_IOBUF[14]_inst 
       (.I(ext_ram_data_OBUF[14]),
        .IO(ext_ram_data[14]),
        .O(ext_ram_data_IBUF[14]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD351 \ext_ram_data_IOBUF[15]_inst 
       (.I(ext_ram_data_OBUF[15]),
        .IO(ext_ram_data[15]),
        .O(ext_ram_data_IBUF[15]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD352 \ext_ram_data_IOBUF[16]_inst 
       (.I(ext_ram_data_OBUF[16]),
        .IO(ext_ram_data[16]),
        .O(ext_ram_data_IBUF[16]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD353 \ext_ram_data_IOBUF[17]_inst 
       (.I(ext_ram_data_OBUF[17]),
        .IO(ext_ram_data[17]),
        .O(ext_ram_data_IBUF[17]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD354 \ext_ram_data_IOBUF[18]_inst 
       (.I(ext_ram_data_OBUF[18]),
        .IO(ext_ram_data[18]),
        .O(ext_ram_data_IBUF[18]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD355 \ext_ram_data_IOBUF[19]_inst 
       (.I(ext_ram_data_OBUF[19]),
        .IO(ext_ram_data[19]),
        .O(ext_ram_data_IBUF[19]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD356 \ext_ram_data_IOBUF[1]_inst 
       (.I(ext_ram_data_OBUF[1]),
        .IO(ext_ram_data[1]),
        .O(ext_ram_data_IBUF[1]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD357 \ext_ram_data_IOBUF[20]_inst 
       (.I(ext_ram_data_OBUF[20]),
        .IO(ext_ram_data[20]),
        .O(ext_ram_data_IBUF[20]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD358 \ext_ram_data_IOBUF[21]_inst 
       (.I(ext_ram_data_OBUF[21]),
        .IO(ext_ram_data[21]),
        .O(ext_ram_data_IBUF[21]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD359 \ext_ram_data_IOBUF[22]_inst 
       (.I(ext_ram_data_OBUF[22]),
        .IO(ext_ram_data[22]),
        .O(ext_ram_data_IBUF[22]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD360 \ext_ram_data_IOBUF[23]_inst 
       (.I(ext_ram_data_OBUF[23]),
        .IO(ext_ram_data[23]),
        .O(ext_ram_data_IBUF[23]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD361 \ext_ram_data_IOBUF[24]_inst 
       (.I(ext_ram_data_OBUF[24]),
        .IO(ext_ram_data[24]),
        .O(ext_ram_data_IBUF[24]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD362 \ext_ram_data_IOBUF[25]_inst 
       (.I(ext_ram_data_OBUF[25]),
        .IO(ext_ram_data[25]),
        .O(ext_ram_data_IBUF[25]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD363 \ext_ram_data_IOBUF[26]_inst 
       (.I(ext_ram_data_OBUF[26]),
        .IO(ext_ram_data[26]),
        .O(ext_ram_data_IBUF[26]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD364 \ext_ram_data_IOBUF[27]_inst 
       (.I(ext_ram_data_OBUF[27]),
        .IO(ext_ram_data[27]),
        .O(ext_ram_data_IBUF[27]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD365 \ext_ram_data_IOBUF[28]_inst 
       (.I(ext_ram_data_OBUF[28]),
        .IO(ext_ram_data[28]),
        .O(ext_ram_data_IBUF[28]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD366 \ext_ram_data_IOBUF[29]_inst 
       (.I(ext_ram_data_OBUF[29]),
        .IO(ext_ram_data[29]),
        .O(ext_ram_data_IBUF[29]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD367 \ext_ram_data_IOBUF[2]_inst 
       (.I(ext_ram_data_OBUF[2]),
        .IO(ext_ram_data[2]),
        .O(ext_ram_data_IBUF[2]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD368 \ext_ram_data_IOBUF[30]_inst 
       (.I(ext_ram_data_OBUF[30]),
        .IO(ext_ram_data[30]),
        .O(ext_ram_data_IBUF[30]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD369 \ext_ram_data_IOBUF[31]_inst 
       (.I(ext_ram_data_OBUF[31]),
        .IO(ext_ram_data[31]),
        .O(ext_ram_data_IBUF[31]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD370 \ext_ram_data_IOBUF[3]_inst 
       (.I(ext_ram_data_OBUF[3]),
        .IO(ext_ram_data[3]),
        .O(ext_ram_data_IBUF[3]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD371 \ext_ram_data_IOBUF[4]_inst 
       (.I(ext_ram_data_OBUF[4]),
        .IO(ext_ram_data[4]),
        .O(ext_ram_data_IBUF[4]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD372 \ext_ram_data_IOBUF[5]_inst 
       (.I(ext_ram_data_OBUF[5]),
        .IO(ext_ram_data[5]),
        .O(ext_ram_data_IBUF[5]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD373 \ext_ram_data_IOBUF[6]_inst 
       (.I(ext_ram_data_OBUF[6]),
        .IO(ext_ram_data[6]),
        .O(ext_ram_data_IBUF[6]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD374 \ext_ram_data_IOBUF[7]_inst 
       (.I(ext_ram_data_OBUF[7]),
        .IO(ext_ram_data[7]),
        .O(ext_ram_data_IBUF[7]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD375 \ext_ram_data_IOBUF[8]_inst 
       (.I(ext_ram_data_OBUF[8]),
        .IO(ext_ram_data[8]),
        .O(ext_ram_data_IBUF[8]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD376 \ext_ram_data_IOBUF[9]_inst 
       (.I(ext_ram_data_OBUF[9]),
        .IO(ext_ram_data[9]),
        .O(ext_ram_data_IBUF[9]),
        .T(\ext_ram_data_TRI[0] ));
  OBUF ext_ram_oe_n_OBUF_inst
       (.I(1'b1),
        .O(ext_ram_oe_n));
  OBUF ext_ram_we_n_OBUF_inst
       (.I(1'b1),
        .O(ext_ram_we_n));
  OBUFT \flash_a_OBUF[0]_inst 
       (.I(1'b0),
        .O(flash_a[0]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[10]_inst 
       (.I(1'b0),
        .O(flash_a[10]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[11]_inst 
       (.I(1'b0),
        .O(flash_a[11]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[12]_inst 
       (.I(1'b0),
        .O(flash_a[12]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[13]_inst 
       (.I(1'b0),
        .O(flash_a[13]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[14]_inst 
       (.I(1'b0),
        .O(flash_a[14]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[15]_inst 
       (.I(1'b0),
        .O(flash_a[15]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[16]_inst 
       (.I(1'b0),
        .O(flash_a[16]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[17]_inst 
       (.I(1'b0),
        .O(flash_a[17]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[18]_inst 
       (.I(1'b0),
        .O(flash_a[18]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[19]_inst 
       (.I(1'b0),
        .O(flash_a[19]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[1]_inst 
       (.I(1'b0),
        .O(flash_a[1]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[20]_inst 
       (.I(1'b0),
        .O(flash_a[20]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[21]_inst 
       (.I(1'b0),
        .O(flash_a[21]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[22]_inst 
       (.I(1'b0),
        .O(flash_a[22]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[2]_inst 
       (.I(1'b0),
        .O(flash_a[2]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[3]_inst 
       (.I(1'b0),
        .O(flash_a[3]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[4]_inst 
       (.I(1'b0),
        .O(flash_a[4]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[5]_inst 
       (.I(1'b0),
        .O(flash_a[5]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[6]_inst 
       (.I(1'b0),
        .O(flash_a[6]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[7]_inst 
       (.I(1'b0),
        .O(flash_a[7]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[8]_inst 
       (.I(1'b0),
        .O(flash_a[8]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[9]_inst 
       (.I(1'b0),
        .O(flash_a[9]),
        .T(1'b1));
  OBUFT flash_byte_n_OBUF_inst
       (.I(1'b0),
        .O(flash_byte_n),
        .T(1'b1));
  OBUFT flash_ce_n_OBUF_inst
       (.I(1'b0),
        .O(flash_ce_n),
        .T(1'b1));
  OBUFT flash_oe_n_OBUF_inst
       (.I(1'b0),
        .O(flash_oe_n),
        .T(1'b1));
  OBUFT flash_rp_n_OBUF_inst
       (.I(1'b0),
        .O(flash_rp_n),
        .T(1'b1));
  OBUFT flash_vpen_OBUF_inst
       (.I(1'b0),
        .O(flash_vpen),
        .T(1'b1));
  OBUFT flash_we_n_OBUF_inst
       (.I(1'b0),
        .O(flash_we_n),
        .T(1'b1));
  LUT3 #(
    .INIT(8'h01)) 
    \init_addr[21]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(init_addr));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[10] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[8]),
        .Q(\init_addr_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[11] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[9]),
        .Q(\init_addr_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[12] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[10]),
        .Q(\init_addr_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[13] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[11]),
        .Q(\init_addr_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[14] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[12]),
        .Q(\init_addr_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[15] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[13]),
        .Q(\init_addr_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[16] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[14]),
        .Q(\init_addr_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[17] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[15]),
        .Q(\init_addr_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[18] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[16]),
        .Q(\init_addr_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[19] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[17]),
        .Q(\init_addr_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[20] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[18]),
        .Q(\init_addr_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[21] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[19]),
        .Q(\init_addr_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[0]),
        .Q(\init_addr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[1]),
        .Q(\init_addr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[2]),
        .Q(\init_addr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[3]),
        .Q(\init_addr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[4]),
        .Q(\init_addr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[5]),
        .Q(\init_addr_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[6]),
        .Q(\init_addr_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[9] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[7]),
        .Q(\init_addr_reg_n_0_[9] ));
  OBUF \leds_OBUF[0]_inst 
       (.I(leds_OBUF[0]),
        .O(leds[0]));
  OBUF \leds_OBUF[10]_inst 
       (.I(leds_OBUF[10]),
        .O(leds[10]));
  OBUF \leds_OBUF[11]_inst 
       (.I(leds_OBUF[11]),
        .O(leds[11]));
  OBUF \leds_OBUF[12]_inst 
       (.I(leds_OBUF[12]),
        .O(leds[12]));
  OBUF \leds_OBUF[13]_inst 
       (.I(leds_OBUF[13]),
        .O(leds[13]));
  OBUF \leds_OBUF[14]_inst 
       (.I(leds_OBUF[14]),
        .O(leds[14]));
  OBUF \leds_OBUF[15]_inst 
       (.I(leds_OBUF[15]),
        .O(leds[15]));
  OBUF \leds_OBUF[1]_inst 
       (.I(leds_OBUF[1]),
        .O(leds[1]));
  OBUF \leds_OBUF[2]_inst 
       (.I(leds_OBUF[2]),
        .O(leds[2]));
  OBUF \leds_OBUF[3]_inst 
       (.I(leds_OBUF[3]),
        .O(leds[3]));
  OBUF \leds_OBUF[4]_inst 
       (.I(leds_OBUF[4]),
        .O(leds[4]));
  OBUF \leds_OBUF[5]_inst 
       (.I(leds_OBUF[5]),
        .O(leds[5]));
  OBUF \leds_OBUF[6]_inst 
       (.I(leds_OBUF[6]),
        .O(leds[6]));
  OBUF \leds_OBUF[7]_inst 
       (.I(leds_OBUF[7]),
        .O(leds[7]));
  OBUF \leds_OBUF[8]_inst 
       (.I(leds_OBUF[8]),
        .O(leds[8]));
  OBUF \leds_OBUF[9]_inst 
       (.I(leds_OBUF[9]),
        .O(leds[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[0] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[0]),
        .Q(leds_OBUF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[10] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[10]),
        .Q(leds_OBUF[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[11] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[11]),
        .Q(leds_OBUF[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[12] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[12]),
        .Q(leds_OBUF[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[13] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[13]),
        .Q(leds_OBUF[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[14] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[14]),
        .Q(leds_OBUF[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[15] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[15]),
        .Q(leds_OBUF[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[1] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[1]),
        .Q(leds_OBUF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[2]),
        .Q(leds_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[3]),
        .Q(leds_OBUF[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[4]),
        .Q(leds_OBUF[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[5]),
        .Q(leds_OBUF[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[6]),
        .Q(leds_OBUF[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[7]),
        .Q(leds_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[8]),
        .Q(leds_OBUF[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[9] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_from_sram_wire[9]),
        .Q(leds_OBUF[9]));
  IBUF reset_btn_IBUF_inst
       (.I(reset_btn),
        .O(reset_btn_IBUF));
  OBUFT sl811_a0_OBUF_inst
       (.I(1'b0),
        .O(sl811_a0),
        .T(1'b1));
  OBUFT sl811_cs_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_cs_n),
        .T(1'b1));
  OBUFT sl811_dack_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_dack_n),
        .T(1'b1));
  OBUFT sl811_rd_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_rd_n),
        .T(1'b1));
  OBUFT sl811_rst_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_rst_n),
        .T(1'b1));
  OBUFT sl811_wr_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_wr_n),
        .T(1'b1));
  sram sram
       (.D(p_0_in),
        .E(cnt),
        .\FSM_sequential_state_reg[0] (sram_n_15),
        .\FSM_sequential_state_reg[1] (sram_n_14),
        .\FSM_sequential_state_reg[1]_0 (sram_n_17),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state[1]_i_2_n_0 ),
        .\FSM_sequential_state_reg[2] (sram_n_5),
        .\FSM_sequential_state_reg[2]_0 (sram_n_6),
        .\FSM_sequential_state_reg[2]_1 (sram_n_7),
        .\FSM_sequential_state_reg[2]_2 (sram_n_13),
        .\FSM_sequential_state_reg[2]_3 (\FSM_sequential_state[2]_i_2_n_0 ),
        .\FSM_sequential_state_reg[2]_4 (\FSM_sequential_state[2]_i_3_n_0 ),
        .Q(base_ram_data_OBUF),
        .\base_ram_addr_reg[19]_0 (base_ram_addr_OBUF),
        .base_ram_ce_n_OBUF(base_ram_ce_n_OBUF),
        .\base_ram_data_out_reg[31]_0 (data_to_sram__0),
        .base_ram_oe_n_OBUF(base_ram_oe_n_OBUF),
        .base_ram_oe_n_reg_0(\sram_addr_reg_n_0_[22] ),
        .base_ram_we_n_OBUF(base_ram_we_n_OBUF),
        .clk_11M0592_IBUF_BUFG(clk_11M0592_IBUF_BUFG),
        .controler_oe_reg(controler_oe_reg_n_0),
        .controler_we_reg(controler_we_reg_n_0),
        .done_reg_0(sram_n_8),
        .done_reg_1(reg_leds),
        .done_reg_2(sram_n_16),
        .done_reg_3(sram_n_18),
        .\ext_ram_addr_reg[19]_0 (ext_ram_addr_OBUF),
        .\ext_ram_data_TRI[0] (\ext_ram_data_TRI[0] ),
        .\ext_ram_data_out_reg[31]_0 (ext_ram_data_OBUF),
        .reset_btn_IBUF(reset_btn_IBUF),
        .sram_addr0_in(sram_addr0_in),
        .\sram_addr_reg[28] (sram_n_10),
        .\sram_addr_reg[28]_0 (\sram_addr[28]_i_3_n_0 ),
        .\sram_addr_reg[28]_1 (\sram_addr[22]_i_4_n_0 ),
        .\sram_addr_reg[28]_2 (\sram_addr_reg_n_0_[28] ),
        .\sram_addr_reg[2] (\sram_addr[22]_i_5_n_0 ),
        .\sram_addr_reg[2]_0 (\sram_addr[22]_i_6_n_0 ),
        .state(state),
        .uart_dataready_IBUF(uart_dataready_IBUF),
        .uart_rdn_OBUF(uart_rdn_OBUF),
        .uart_tbre_IBUF(uart_tbre_IBUF),
        .uart_tsre_IBUF(uart_tsre_IBUF),
        .uart_wrn_OBUF(uart_wrn_OBUF));
  LUT6 #(
    .INIT(64'h6666664666626666)) 
    \sram_addr[22]_i_4 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(sram_addr1[3]),
        .I3(sram_addr1[5]),
        .I4(sram_addr1[4]),
        .I5(sram_addr1[2]),
        .O(\sram_addr[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sram_addr[22]_i_5 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\sram_addr[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBF0000)) 
    \sram_addr[22]_i_6 
       (.I0(sram_addr1[5]),
        .I1(sram_addr1[3]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[4]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\sram_addr[22]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \sram_addr[28]_i_2 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .O(sram_addr0_in));
  LUT3 #(
    .INIT(8'h07)) 
    \sram_addr[28]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(\sram_addr[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sram_addr[4]_i_2 
       (.I0(\init_addr_reg_n_0_[4] ),
        .I1(sram_addr1[4]),
        .O(\sram_addr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sram_addr[4]_i_3 
       (.I0(\init_addr_reg_n_0_[3] ),
        .I1(sram_addr1[3]),
        .O(\sram_addr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sram_addr[4]_i_4 
       (.I0(\init_addr_reg_n_0_[2] ),
        .I1(sram_addr1[2]),
        .O(\sram_addr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sram_addr[8]_i_2 
       (.I0(\init_addr_reg_n_0_[5] ),
        .I1(sram_addr1[5]),
        .O(\sram_addr[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[10] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[10]),
        .Q(p_0_in[8]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[11] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[11]),
        .Q(p_0_in[9]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[12] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[12]),
        .Q(p_0_in[10]),
        .R(sram_n_18));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \sram_addr_reg[12]_i_1 
       (.CI(\sram_addr_reg[8]_i_1_n_0 ),
        .CO({\sram_addr_reg[12]_i_1_n_0 ,\NLW_sram_addr_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in8[12:9]),
        .S({\init_addr_reg_n_0_[12] ,\init_addr_reg_n_0_[11] ,\init_addr_reg_n_0_[10] ,\init_addr_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[13] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[13]),
        .Q(p_0_in[11]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[14] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[14]),
        .Q(p_0_in[12]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[15] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[15]),
        .Q(p_0_in[13]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[16] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[16]),
        .Q(p_0_in[14]),
        .R(sram_n_18));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \sram_addr_reg[16]_i_1 
       (.CI(\sram_addr_reg[12]_i_1_n_0 ),
        .CO({\sram_addr_reg[16]_i_1_n_0 ,\NLW_sram_addr_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in8[16:13]),
        .S({\init_addr_reg_n_0_[16] ,\init_addr_reg_n_0_[15] ,\init_addr_reg_n_0_[14] ,\init_addr_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[17] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[17]),
        .Q(p_0_in[15]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[18] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[18]),
        .Q(p_0_in[16]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[19] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[19]),
        .Q(p_0_in[17]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[20] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[20]),
        .Q(p_0_in[18]),
        .R(sram_n_18));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \sram_addr_reg[20]_i_1 
       (.CI(\sram_addr_reg[16]_i_1_n_0 ),
        .CO({\sram_addr_reg[20]_i_1_n_0 ,\NLW_sram_addr_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in8[20:17]),
        .S({\init_addr_reg_n_0_[20] ,\init_addr_reg_n_0_[19] ,\init_addr_reg_n_0_[18] ,\init_addr_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[21] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[21]),
        .Q(p_0_in[19]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[22] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[22]),
        .Q(\sram_addr_reg_n_0_[22] ),
        .R(sram_n_18));
  CARRY4 \sram_addr_reg[22]_i_3 
       (.CI(\sram_addr_reg[20]_i_1_n_0 ),
        .CO({\NLW_sram_addr_reg[22]_i_3_CO_UNCONNECTED [3:2],in8[22],\NLW_sram_addr_reg[22]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sram_addr_reg[22]_i_3_O_UNCONNECTED [3:1],in8[21]}),
        .S({1'b0,1'b0,1'b1,\init_addr_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[28] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(1'b1),
        .D(sram_n_8),
        .Q(\sram_addr_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[2] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[2]),
        .Q(p_0_in[0]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[3] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[3]),
        .Q(p_0_in[1]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[4] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[4]),
        .Q(p_0_in[2]),
        .R(sram_n_18));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \sram_addr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sram_addr_reg[4]_i_1_n_0 ,\NLW_sram_addr_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\init_addr_reg_n_0_[4] ,\init_addr_reg_n_0_[3] ,\init_addr_reg_n_0_[2] ,1'b0}),
        .O({in8[4:2],\NLW_sram_addr_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\sram_addr[4]_i_2_n_0 ,\sram_addr[4]_i_3_n_0 ,\sram_addr[4]_i_4_n_0 ,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[5] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[5]),
        .Q(p_0_in[3]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[6] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[6]),
        .Q(p_0_in[4]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[7] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[7]),
        .Q(p_0_in[5]),
        .R(sram_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[8] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[8]),
        .Q(p_0_in[6]),
        .R(sram_n_18));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \sram_addr_reg[8]_i_1 
       (.CI(\sram_addr_reg[4]_i_1_n_0 ),
        .CO({\sram_addr_reg[8]_i_1_n_0 ,\NLW_sram_addr_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\init_addr_reg_n_0_[5] }),
        .O(in8[8:5]),
        .S({\init_addr_reg_n_0_[8] ,\init_addr_reg_n_0_[7] ,\init_addr_reg_n_0_[6] ,\sram_addr[8]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[9] 
       (.C(clk_11M0592_IBUF_BUFG),
        .CE(sram_n_15),
        .D(in8[9]),
        .Q(p_0_in[7]),
        .R(sram_n_18));
  OBUFT txd_OBUF_inst
       (.I(1'b0),
        .O(txd),
        .T(1'b1));
  IBUF uart_dataready_IBUF_inst
       (.I(uart_dataready),
        .O(uart_dataready_IBUF));
  OBUF uart_rdn_OBUF_inst
       (.I(uart_rdn_OBUF),
        .O(uart_rdn));
  IBUF uart_tbre_IBUF_inst
       (.I(uart_tbre),
        .O(uart_tbre_IBUF));
  IBUF uart_tsre_IBUF_inst
       (.I(uart_tsre),
        .O(uart_tsre_IBUF));
  OBUF uart_wrn_OBUF_inst
       (.I(uart_wrn_OBUF),
        .O(uart_wrn));
  OBUFT \video_blue_OBUF[0]_inst 
       (.I(1'b0),
        .O(video_blue[0]),
        .T(1'b1));
  OBUFT \video_blue_OBUF[1]_inst 
       (.I(1'b0),
        .O(video_blue[1]),
        .T(1'b1));
  OBUFT video_clk_OBUF_inst
       (.I(1'b0),
        .O(video_clk),
        .T(1'b1));
  OBUFT video_de_OBUF_inst
       (.I(1'b0),
        .O(video_de),
        .T(1'b1));
  OBUFT \video_green_OBUF[0]_inst 
       (.I(1'b0),
        .O(video_green[0]),
        .T(1'b1));
  OBUFT \video_green_OBUF[1]_inst 
       (.I(1'b0),
        .O(video_green[1]),
        .T(1'b1));
  OBUFT \video_green_OBUF[2]_inst 
       (.I(1'b0),
        .O(video_green[2]),
        .T(1'b1));
  OBUFT video_hsync_OBUF_inst
       (.I(1'b0),
        .O(video_hsync),
        .T(1'b1));
  OBUFT \video_red_OBUF[0]_inst 
       (.I(1'b0),
        .O(video_red[0]),
        .T(1'b1));
  OBUFT \video_red_OBUF[1]_inst 
       (.I(1'b0),
        .O(video_red[1]),
        .T(1'b1));
  OBUFT \video_red_OBUF[2]_inst 
       (.I(1'b0),
        .O(video_red[2]),
        .T(1'b1));
  OBUFT video_vsync_OBUF_inst
       (.I(1'b0),
        .O(video_vsync),
        .T(1'b1));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
