read_verilog bad_example.v
synth
abc
clean
stat
