

================================================================
== Vitis HLS Report for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'
================================================================
* Date:           Fri Dec  9 11:05:05 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      153|  10.000 ns|  0.765 us|    2|  153|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SKIP_X_SKIP_Y  |        0|      151|        26|          2|          2|  0 ~ 64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     709|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    40|    2072|    1792|    -|
|Memory           |        0|     -|      64|      16|    -|
|Multiplexer      |        -|     -|       -|     716|    -|
|Register         |        -|     -|    1582|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|    3718|    3457|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |hadd_16ns_16ns_16_5_full_dsp_1_U68  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U69  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U70  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U71  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U72  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U73  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U74  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U82   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U83   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U84   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U85   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U86   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U87   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U75  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U76  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U77  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U78  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U79  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U80  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U81  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  40| 2072| 1792|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |                        Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w_10_U  |fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R  |        0|  32|   8|    0|    32|   16|     1|          512|
    |w_U     |fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R     |        0|  32|   8|    0|    32|   16|     1|          512|
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                                     |        0|  64|  16|    0|    64|   32|     2|         1024|
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add40_fu_405_p2             |         +|   0|  0|  13|           6|           6|
    |add40_mid1_fu_502_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln1027_4_fu_575_p2      |         +|   0|  0|  13|           6|           2|
    |add_ln1027_fu_416_p2        |         +|   0|  0|  21|          14|           1|
    |add_ln22_fu_516_p2          |         +|   0|  0|  14|           7|           1|
    |add_ln29_fu_598_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln30_fu_604_p2          |         +|   0|  0|  19|          12|           2|
    |add_ln328_fu_706_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln388_10_fu_721_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln388_9_fu_711_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln388_fu_696_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln47_fu_622_p2          |         +|   0|  0|  39|          32|           3|
    |add_ln57_fu_437_p2          |         +|   0|  0|  39|          32|           3|
    |icmp_ln1027_10_fu_477_p2    |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln1027_fu_411_p2       |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln40_fu_610_p2         |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln44_fu_616_p2         |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln50_fu_425_p2         |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln54_fu_431_p2         |      icmp|   0|  0|  20|          32|           1|
    |or_ln40_fu_640_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln50_fu_455_p2           |        or|   0|  0|   2|           1|           1|
    |j1_24_fu_461_p3             |    select|   0|  0|  32|           1|          32|
    |j2_13_fu_646_p3             |    select|   0|  0|  32|           1|          32|
    |k2_7_fu_522_p3              |    select|   0|  0|   7|           1|           1|
    |m1_17_fu_443_p3             |    select|   0|  0|  32|           1|          32|
    |m1_18_fu_469_p3             |    select|   0|  0|  32|           1|          32|
    |m2_10_fu_654_p3             |    select|   0|  0|  32|           1|          32|
    |m2_9_fu_628_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln1027_19_fu_563_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln1027_20_fu_482_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1027_21_fu_570_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1027_22_fu_508_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1027_fu_556_p3     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_fu_593_p2          |       xor|   0|  0|   2|           1|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 709|         340|         379|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |I_address0                         |  14|          3|   12|         36|
    |I_address1                         |  14|          3|   12|         36|
    |X_address0                         |  14|          3|   12|         36|
    |X_address1                         |  14|          3|   12|         36|
    |X_d0                               |  14|          3|   32|         96|
    |X_d1                               |  14|          3|   32|         96|
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |grp_fu_258_p0                      |  14|          3|   16|         48|
    |grp_fu_258_p1                      |  14|          3|   16|         48|
    |grp_fu_262_p0                      |  14|          3|   16|         48|
    |grp_fu_262_p1                      |  14|          3|   16|         48|
    |grp_fu_266_p0                      |  14|          3|   16|         48|
    |grp_fu_266_p1                      |  14|          3|   16|         48|
    |grp_fu_270_p0                      |  14|          3|   16|         48|
    |grp_fu_270_p1                      |  14|          3|   16|         48|
    |grp_fu_286_p0                      |  14|          3|   16|         48|
    |grp_fu_286_p1                      |  14|          3|   16|         48|
    |grp_fu_290_p0                      |  14|          3|   16|         48|
    |grp_fu_290_p1                      |  14|          3|   16|         48|
    |grp_fu_294_p0                      |  14|          3|   16|         48|
    |grp_fu_294_p1                      |  14|          3|   16|         48|
    |grp_fu_298_p0                      |  14|          3|   16|         48|
    |grp_fu_298_p1                      |  14|          3|   16|         48|
    |grp_fu_314_p0                      |  14|          3|   16|         48|
    |grp_fu_314_p1                      |  14|          3|   16|         48|
    |grp_fu_318_p0                      |  14|          3|   16|         48|
    |grp_fu_318_p1                      |  14|          3|   16|         48|
    |grp_fu_322_p0                      |  14|          3|   16|         48|
    |grp_fu_322_p1                      |  14|          3|   16|         48|
    |grp_fu_326_p0                      |  14|          3|   16|         48|
    |grp_fu_326_p1                      |  14|          3|   16|         48|
    |grp_fu_330_p0                      |  14|          3|   16|         48|
    |grp_fu_330_p1                      |  14|          3|   16|         48|
    |grp_fu_334_p0                      |  14|          3|   16|         48|
    |grp_fu_334_p1                      |  14|          3|   16|         48|
    |indvar_flatten_fu_94               |   9|          2|   14|         28|
    |j1_fu_86                           |   9|          2|   32|         64|
    |j2_fu_78                           |   9|          2|   32|         64|
    |k2_fu_74                           |   9|          2|    7|         14|
    |m1_fu_90                           |   9|          2|   32|         64|
    |m2_fu_82                           |   9|          2|   32|         64|
    |w_10_address0                      |  14|          3|    5|         15|
    |w_address0                         |  14|          3|    5|         15|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 716|        155|  736|       2043|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add3_i_i290_partset_reg_1274       |  32|   0|   32|          0|
    |add3_i_i294_partset_reg_1279       |  32|   0|   32|          0|
    |add40_mid1_reg_929                 |   6|   0|    6|          0|
    |add40_reg_903                      |   6|   0|    6|          0|
    |add_ln1027_4_reg_944               |   6|   0|    6|          0|
    |add_ln29_reg_954                   |  12|   0|   12|          0|
    |add_ln30_reg_960                   |  12|   0|   12|          0|
    |add_ln328_reg_996                  |  12|   0|   12|          0|
    |add_ln388_10_reg_1011              |  12|   0|   12|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln1027_10_reg_912             |   1|   0|    1|          0|
    |icmp_ln1027_reg_908                |   1|   0|    1|          0|
    |indvar_flatten_fu_94               |  14|   0|   14|          0|
    |j1_fu_86                           |  32|   0|   32|          0|
    |j2_fu_78                           |  32|   0|   32|          0|
    |k2_fu_74                           |   7|   0|    7|          0|
    |m1_fu_90                           |  32|   0|   32|          0|
    |m2_fu_82                           |  32|   0|   32|          0|
    |mul3_i_i1_reg_1153                 |  16|   0|   16|          0|
    |mul3_i_i9_reg_1133                 |  16|   0|   16|          0|
    |mul3_i_i_reg_1113                  |  16|   0|   16|          0|
    |mul6_i_i1_reg_1158                 |  16|   0|   16|          0|
    |mul6_i_i9_reg_1138                 |  16|   0|   16|          0|
    |mul6_i_i_reg_1118                  |  16|   0|   16|          0|
    |mul9_i_i1_reg_1163                 |  16|   0|   16|          0|
    |mul9_i_i9_reg_1143                 |  16|   0|   16|          0|
    |mul9_i_i_reg_1123                  |  16|   0|   16|          0|
    |mul_i_i1_reg_1148                  |  16|   0|   16|          0|
    |mul_i_i9_reg_1128                  |  16|   0|   16|          0|
    |mul_i_i_reg_1108                   |  16|   0|   16|          0|
    |p_r_11_reg_1190                    |  16|   0|   16|          0|
    |p_r_12_reg_1214                    |  16|   0|   16|          0|
    |p_r_M_imag_107_reg_1078            |  16|   0|   16|          0|
    |p_r_M_imag_109_reg_1102            |  16|   0|   16|          0|
    |p_r_M_imag_111_reg_1202            |  16|   0|   16|          0|
    |p_r_M_imag_113_reg_1184            |  16|   0|   16|          0|
    |p_r_M_imag_118_reg_1256            |  16|   0|   16|          0|
    |p_r_M_imag_120_reg_1238            |  16|   0|   16|          0|
    |p_r_M_imag_123_reg_1208            |  16|   0|   16|          0|
    |p_r_M_imag_124_reg_1220            |  16|   0|   16|          0|
    |p_r_M_imag_125_reg_1250            |  16|   0|   16|          0|
    |p_r_M_imag_126_reg_1268            |  16|   0|   16|          0|
    |p_r_M_imag_reg_1056                |  16|   0|   16|          0|
    |p_r_M_real_101_reg_1196            |  16|   0|   16|          0|
    |p_r_M_real_108_reg_1232            |  16|   0|   16|          0|
    |p_r_M_real_110_reg_1226            |  16|   0|   16|          0|
    |p_r_M_real_113_reg_1244            |  16|   0|   16|          0|
    |p_r_M_real_114_reg_1262            |  16|   0|   16|          0|
    |p_r_M_real_97_reg_1072             |  16|   0|   16|          0|
    |p_r_M_real_99_reg_1096             |  16|   0|   16|          0|
    |p_r_M_real_reg_1050                |  16|   0|   16|          0|
    |p_r_reg_1178                       |  16|   0|   16|          0|
    |select_ln1027_19_reg_934           |  32|   0|   32|          0|
    |select_ln1027_20_reg_919           |  32|   0|   32|          0|
    |select_ln1027_21_reg_939           |   6|   0|    6|          0|
    |sub3_i_i298_partset_reg_1284       |  32|   0|   32|          0|
    |sub3_i_i302_partset_reg_1289       |  32|   0|   32|          0|
    |trunc_ln1027_32_reg_924            |   1|   0|    1|          0|
    |w12_M_imag_reg_1090                |  16|   0|   16|          0|
    |w12_M_real_reg_1084                |  16|   0|   16|          0|
    |w2_M_imag_reg_1034                 |  16|   0|   16|          0|
    |w2_M_real_reg_1028                 |  16|   0|   16|          0|
    |w_10_load_reg_1022                 |  16|   0|   16|          0|
    |w_load_reg_1016                    |  16|   0|   16|          0|
    |xor_ln28_reg_949                   |   1|   0|    1|          0|
    |zext_ln328_reg_1168                |  12|   0|   64|         52|
    |zext_ln388_13_reg_1001             |  12|   0|   64|         52|
    |zext_ln388_14_reg_1062             |  12|   0|   64|         52|
    |zext_ln388_reg_986                 |  12|   0|   64|         52|
    |add_ln328_reg_996                  |  64|  32|   12|          0|
    |icmp_ln1027_reg_908                |  64|  32|    1|          0|
    |p_r_M_real_108_reg_1232            |  64|  32|   16|          0|
    |zext_ln328_reg_1168                |  64|  32|   64|         52|
    |zext_ln388_13_reg_1001             |  64|  32|   64|         52|
    |zext_ln388_14_reg_1062             |  64|  32|   64|         52|
    |zext_ln388_reg_986                 |  64|  32|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1582| 224| 1627|        416|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fft_stage.1_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fft_stage.1_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fft_stage.1_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fft_stage.1_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fft_stage.1_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fft_stage.1_Pipeline_SKIP_X_SKIP_Y|  return value|
|bound       |   in|   14|     ap_none|                               bound|        scalar|
|trunc_ln17  |   in|    7|     ap_none|                          trunc_ln17|        scalar|
|I_address0  |  out|   12|   ap_memory|                                   I|         array|
|I_ce0       |  out|    1|   ap_memory|                                   I|         array|
|I_q0        |   in|   32|   ap_memory|                                   I|         array|
|I_address1  |  out|   12|   ap_memory|                                   I|         array|
|I_ce1       |  out|    1|   ap_memory|                                   I|         array|
|I_q1        |   in|   32|   ap_memory|                                   I|         array|
|X_address0  |  out|   12|   ap_memory|                                   X|         array|
|X_ce0       |  out|    1|   ap_memory|                                   X|         array|
|X_we0       |  out|    1|   ap_memory|                                   X|         array|
|X_d0        |  out|   32|   ap_memory|                                   X|         array|
|X_address1  |  out|   12|   ap_memory|                                   X|         array|
|X_ce1       |  out|    1|   ap_memory|                                   X|         array|
|X_we1       |  out|    1|   ap_memory|                                   X|         array|
|X_d1        |  out|   32|   ap_memory|                                   X|         array|
+------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k2 = alloca i32 1"   --->   Operation 29 'alloca' 'k2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 30 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 31 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 32 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 33 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln17_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln17"   --->   Operation 37 'read' 'trunc_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bound_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound"   --->   Operation 38 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j1"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m2"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j2"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k2"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j1_23 = load i32 %j1"   --->   Operation 46 'load' 'j1_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%m1_16 = load i32 %m1"   --->   Operation 47 'load' 'm1_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten"   --->   Operation 48 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i32 %m1_16"   --->   Operation 49 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1027_31 = trunc i32 %j1_23"   --->   Operation 50 'trunc' 'trunc_ln1027_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%add40 = add i6 %trunc_ln1027_31, i6 %trunc_ln1027"   --->   Operation 51 'add' 'add40' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.86ns)   --->   "%icmp_ln1027 = icmp_eq  i14 %indvar_flatten_load, i14 %bound_read"   --->   Operation 52 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.98ns)   --->   "%add_ln1027 = add i14 %indvar_flatten_load, i14 1"   --->   Operation 53 'add' 'add_ln1027' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.end_ifconv, void %if.end199.loopexit129.exitStub"   --->   Operation 54 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%k2_load = load i7 %k2" [src/fft.cpp:22]   --->   Operation 55 'load' 'k2_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.11ns)   --->   "%icmp_ln50 = icmp_eq  i32 %j1_23, i32 0" [src/fft.cpp:50]   --->   Operation 56 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.11ns)   --->   "%icmp_ln54 = icmp_eq  i32 %j1_23, i32 1" [src/fft.cpp:54]   --->   Operation 57 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.20ns)   --->   "%add_ln57 = add i32 %m1_16, i32 4" [src/fft.cpp:57]   --->   Operation 58 'add' 'add_ln57' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node m1_18)   --->   "%m1_17 = select i1 %icmp_ln54, i32 %add_ln57, i32 %m1_16" [src/fft.cpp:54]   --->   Operation 59 'select' 'm1_17' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node j1_24)   --->   "%zext_ln50 = zext i1 %icmp_ln50" [src/fft.cpp:50]   --->   Operation 60 'zext' 'zext_ln50' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node j1_24)   --->   "%or_ln50 = or i1 %icmp_ln50, i1 %icmp_ln54" [src/fft.cpp:50]   --->   Operation 61 'or' 'or_ln50' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.52ns) (out node of the LUT)   --->   "%j1_24 = select i1 %or_ln50, i32 %zext_ln50, i32 %j1_23" [src/fft.cpp:50]   --->   Operation 62 'select' 'j1_24' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.52ns) (out node of the LUT)   --->   "%m1_18 = select i1 %icmp_ln50, i32 %m1_16, i32 %m1_17" [src/fft.cpp:50]   --->   Operation 63 'select' 'm1_18' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.86ns)   --->   "%icmp_ln1027_10 = icmp_eq  i7 %k2_load, i7 %trunc_ln17_read"   --->   Operation 64 'icmp' 'icmp_ln1027_10' <Predicate = (!icmp_ln1027)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.52ns)   --->   "%select_ln1027_20 = select i1 %icmp_ln1027_10, i32 %j1_24, i32 %j1_23"   --->   Operation 65 'select' 'select_ln1027_20' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1027_32 = trunc i32 %select_ln1027_20"   --->   Operation 66 'trunc' 'trunc_ln1027_32' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1027_33 = trunc i32 %m1_18"   --->   Operation 67 'trunc' 'trunc_ln1027_33' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1027_34 = trunc i32 %j1_24"   --->   Operation 68 'trunc' 'trunc_ln1027_34' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.88ns)   --->   "%add40_mid1 = add i6 %trunc_ln1027_34, i6 %trunc_ln1027_33"   --->   Operation 69 'add' 'add40_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.52ns)   --->   "%select_ln1027_22 = select i1 %icmp_ln1027_10, i32 %m1_18, i32 %m1_16"   --->   Operation 70 'select' 'select_ln1027_22' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %k2_load, i7 1" [src/fft.cpp:22]   --->   Operation 71 'add' 'add_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%k2_7 = select i1 %icmp_ln1027_10, i7 1, i7 %add_ln22" [src/fft.cpp:22]   --->   Operation 72 'select' 'k2_7' <Predicate = (!icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln22 = store i14 %add_ln1027, i14 %indvar_flatten" [src/fft.cpp:22]   --->   Operation 73 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 74 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_22, i32 %m1" [src/fft.cpp:22]   --->   Operation 74 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_20, i32 %j1" [src/fft.cpp:22]   --->   Operation 75 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln22 = store i7 %k2_7, i7 %k2" [src/fft.cpp:22]   --->   Operation 76 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%j2_load = load i32 %j2"   --->   Operation 77 'load' 'j2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_10)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%m2_load = load i32 %m2"   --->   Operation 78 'load' 'm2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.52ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_10, i32 0, i32 %m2_load"   --->   Operation 79 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.52ns)   --->   "%select_ln1027_19 = select i1 %icmp_ln1027_10, i32 0, i32 %j2_load"   --->   Operation 80 'select' 'select_ln1027_19' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.44ns)   --->   "%select_ln1027_21 = select i1 %icmp_ln1027_10, i6 %add40_mid1, i6 %add40"   --->   Operation 81 'select' 'select_ln1027_21' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.88ns)   --->   "%add_ln1027_4 = add i6 %select_ln1027_21, i6 2"   --->   Operation 82 'add' 'add_ln1027_4' <Predicate = (!icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1027_35 = trunc i32 %select_ln1027"   --->   Operation 83 'trunc' 'trunc_ln1027_35' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1027_36 = trunc i32 %select_ln1027_19"   --->   Operation 84 'trunc' 'trunc_ln1027_36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1027_37 = trunc i32 %select_ln1027_19"   --->   Operation 85 'trunc' 'trunc_ln1027_37' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.33ns)   --->   "%xor_ln28 = xor i1 %trunc_ln1027_37, i1 %trunc_ln1027_32" [src/fft.cpp:28]   --->   Operation 86 'xor' 'xor_ln28' <Predicate = (!icmp_ln1027)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.96ns)   --->   "%add_ln29 = add i12 %trunc_ln1027_36, i12 %trunc_ln1027_35" [src/fft.cpp:29]   --->   Operation 87 'add' 'add_ln29' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.96ns)   --->   "%add_ln30 = add i12 %add_ln29, i12 2" [src/fft.cpp:30]   --->   Operation 88 'add' 'add_ln30' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.11ns)   --->   "%icmp_ln40 = icmp_eq  i32 %select_ln1027_19, i32 0" [src/fft.cpp:40]   --->   Operation 89 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.11ns)   --->   "%icmp_ln44 = icmp_eq  i32 %select_ln1027_19, i32 1" [src/fft.cpp:44]   --->   Operation 90 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.20ns)   --->   "%add_ln47 = add i32 %select_ln1027, i32 4" [src/fft.cpp:47]   --->   Operation 91 'add' 'add_ln47' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node m2_10)   --->   "%m2_9 = select i1 %icmp_ln44, i32 %add_ln47, i32 %select_ln1027" [src/fft.cpp:44]   --->   Operation 92 'select' 'm2_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node j2_13)   --->   "%zext_ln40 = zext i1 %icmp_ln40" [src/fft.cpp:40]   --->   Operation 93 'zext' 'zext_ln40' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node j2_13)   --->   "%or_ln40 = or i1 %icmp_ln40, i1 %icmp_ln44" [src/fft.cpp:40]   --->   Operation 94 'or' 'or_ln40' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.52ns) (out node of the LUT)   --->   "%j2_13 = select i1 %or_ln40, i32 %zext_ln40, i32 %select_ln1027_19" [src/fft.cpp:40]   --->   Operation 95 'select' 'j2_13' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.52ns) (out node of the LUT)   --->   "%m2_10 = select i1 %icmp_ln40, i32 %select_ln1027, i32 %m2_9" [src/fft.cpp:40]   --->   Operation 96 'select' 'm2_10' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %m2_10, i32 %m2" [src/fft.cpp:22]   --->   Operation 97 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_3 : Operation 98 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %j2_13, i32 %j2" [src/fft.cpp:22]   --->   Operation 98 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln1027_4, i6 0"   --->   Operation 99 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln1027_21, i6 0"   --->   Operation 100 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %select_ln1027_20"   --->   Operation 101 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i16 %w, i64 0, i64 %zext_ln1027"   --->   Operation 102 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (0.79ns)   --->   "%w_load = load i5 %w_addr"   --->   Operation 103 'load' 'w_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%w_10_addr = getelementptr i16 %w_10, i64 0, i64 %zext_ln1027"   --->   Operation 104 'getelementptr' 'w_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (0.79ns)   --->   "%w_10_load = load i5 %w_10_addr"   --->   Operation 105 'load' 'w_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %select_ln1027_19" [src/fft.cpp:27]   --->   Operation 106 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%w_addr_1 = getelementptr i16 %w, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 107 'getelementptr' 'w_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%w_10_addr_1 = getelementptr i16 %w_10, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 108 'getelementptr' 'w_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_addr_1" [src/fft.cpp:27]   --->   Operation 109 'load' 'w2_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 110 [2/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_10_addr_1" [src/fft.cpp:27]   --->   Operation 110 'load' 'w2_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 111 [1/1] (0.96ns)   --->   "%add_ln388 = add i12 %tmp, i12 %add_ln29"   --->   Operation 111 'add' 'add_ln388' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i12 %add_ln388"   --->   Operation 112 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln388"   --->   Operation 113 'getelementptr' 'I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.96ns)   --->   "%add_ln328 = add i12 %tmp_s, i12 %add_ln29"   --->   Operation 114 'add' 'add_ln328' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 115 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 116 [1/1] (0.96ns)   --->   "%add_ln388_9 = add i12 %tmp_s, i12 %add_ln30"   --->   Operation 116 'add' 'add_ln388_9' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln388_13 = zext i12 %add_ln388_9"   --->   Operation 117 'zext' 'zext_ln388_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%I_addr_27 = getelementptr i32 %I, i64 0, i64 %zext_ln388_13"   --->   Operation 118 'getelementptr' 'I_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.96ns)   --->   "%add_ln388_10 = add i12 %tmp, i12 %add_ln30"   --->   Operation 119 'add' 'add_ln388_10' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [2/2] (1.35ns)   --->   "%I_load_26 = load i12 %I_addr_27"   --->   Operation 120 'load' 'I_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 121 [1/2] (0.79ns)   --->   "%w_load = load i5 %w_addr"   --->   Operation 121 'load' 'w_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 122 [1/2] (0.79ns)   --->   "%w_10_load = load i5 %w_10_addr"   --->   Operation 122 'load' 'w_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 123 [1/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_addr_1" [src/fft.cpp:27]   --->   Operation 123 'load' 'w2_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 124 [1/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_10_addr_1" [src/fft.cpp:27]   --->   Operation 124 'load' 'w2_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i1 %xor_ln28" [src/fft.cpp:28]   --->   Operation 125 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%w_addr_2 = getelementptr i16 %w, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 126 'getelementptr' 'w_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%w_10_addr_2 = getelementptr i16 %w_10, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 127 'getelementptr' 'w_10_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_addr_2" [src/fft.cpp:28]   --->   Operation 128 'load' 'w12_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 129 [2/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_10_addr_2" [src/fft.cpp:28]   --->   Operation 129 'load' 'w12_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 130 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 130 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %I_load"   --->   Operation 131 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 132 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln388_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load, i32 16, i32 31"   --->   Operation 133 'partselect' 'trunc_ln388_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_s"   --->   Operation 134 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln388_14 = zext i12 %add_ln388_10"   --->   Operation 135 'zext' 'zext_ln388_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%I_addr_28 = getelementptr i32 %I, i64 0, i64 %zext_ln388_14"   --->   Operation 136 'getelementptr' 'I_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (1.35ns)   --->   "%I_load_26 = load i12 %I_addr_27"   --->   Operation 137 'load' 'I_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln388_15 = trunc i32 %I_load_26"   --->   Operation 138 'trunc' 'trunc_ln388_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_r_M_real_97 = bitcast i16 %trunc_ln388_15"   --->   Operation 139 'bitcast' 'p_r_M_real_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln388_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_26, i32 16, i32 31"   --->   Operation 140 'partselect' 'trunc_ln388_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%p_r_M_imag_107 = bitcast i16 %trunc_ln388_6"   --->   Operation 141 'bitcast' 'p_r_M_imag_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (1.35ns)   --->   "%I_load_27 = load i12 %I_addr_28"   --->   Operation 142 'load' 'I_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 143 [1/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_addr_2" [src/fft.cpp:28]   --->   Operation 143 'load' 'w12_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 144 [1/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_10_addr_2" [src/fft.cpp:28]   --->   Operation 144 'load' 'w12_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 145 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_load"   --->   Operation 145 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_10_load"   --->   Operation 146 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_10_load"   --->   Operation 147 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_load"   --->   Operation 148 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [4/4] (2.62ns)   --->   "%mul_i_i9 = hmul i16 %p_r_M_real_97, i16 %w2_M_real"   --->   Operation 149 'hmul' 'mul_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [4/4] (2.62ns)   --->   "%mul3_i_i9 = hmul i16 %p_r_M_imag_107, i16 %w2_M_imag"   --->   Operation 150 'hmul' 'mul3_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/2] (1.35ns)   --->   "%I_load_27 = load i12 %I_addr_28"   --->   Operation 151 'load' 'I_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln388_16 = trunc i32 %I_load_27"   --->   Operation 152 'trunc' 'trunc_ln388_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%p_r_M_real_99 = bitcast i16 %trunc_ln388_16"   --->   Operation 153 'bitcast' 'p_r_M_real_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln388_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_27, i32 16, i32 31"   --->   Operation 154 'partselect' 'trunc_ln388_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%p_r_M_imag_109 = bitcast i16 %trunc_ln388_7"   --->   Operation 155 'bitcast' 'p_r_M_imag_109' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 156 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_load"   --->   Operation 156 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_10_load"   --->   Operation 157 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_10_load"   --->   Operation 158 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_load"   --->   Operation 159 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [3/4] (2.62ns)   --->   "%mul_i_i9 = hmul i16 %p_r_M_real_97, i16 %w2_M_real"   --->   Operation 160 'hmul' 'mul_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [3/4] (2.62ns)   --->   "%mul3_i_i9 = hmul i16 %p_r_M_imag_107, i16 %w2_M_imag"   --->   Operation 161 'hmul' 'mul3_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [4/4] (2.62ns)   --->   "%mul6_i_i9 = hmul i16 %p_r_M_real_97, i16 %w2_M_imag"   --->   Operation 162 'hmul' 'mul6_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [4/4] (2.62ns)   --->   "%mul9_i_i9 = hmul i16 %p_r_M_imag_107, i16 %w2_M_real"   --->   Operation 163 'hmul' 'mul9_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [4/4] (2.62ns)   --->   "%mul_i_i1 = hmul i16 %p_r_M_real_99, i16 %w12_M_real"   --->   Operation 164 'hmul' 'mul_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [4/4] (2.62ns)   --->   "%mul3_i_i1 = hmul i16 %p_r_M_imag_109, i16 %w12_M_imag"   --->   Operation 165 'hmul' 'mul3_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [4/4] (2.62ns)   --->   "%mul6_i_i1 = hmul i16 %p_r_M_real_99, i16 %w12_M_imag"   --->   Operation 166 'hmul' 'mul6_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [4/4] (2.62ns)   --->   "%mul9_i_i1 = hmul i16 %p_r_M_imag_109, i16 %w12_M_real"   --->   Operation 167 'hmul' 'mul9_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 168 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_load"   --->   Operation 168 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_10_load"   --->   Operation 169 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_10_load"   --->   Operation 170 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_load"   --->   Operation 171 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [2/4] (2.62ns)   --->   "%mul_i_i9 = hmul i16 %p_r_M_real_97, i16 %w2_M_real"   --->   Operation 172 'hmul' 'mul_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [2/4] (2.62ns)   --->   "%mul3_i_i9 = hmul i16 %p_r_M_imag_107, i16 %w2_M_imag"   --->   Operation 173 'hmul' 'mul3_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/4] (2.62ns)   --->   "%mul6_i_i9 = hmul i16 %p_r_M_real_97, i16 %w2_M_imag"   --->   Operation 174 'hmul' 'mul6_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/4] (2.62ns)   --->   "%mul9_i_i9 = hmul i16 %p_r_M_imag_107, i16 %w2_M_real"   --->   Operation 175 'hmul' 'mul9_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/4] (2.62ns)   --->   "%mul_i_i1 = hmul i16 %p_r_M_real_99, i16 %w12_M_real"   --->   Operation 176 'hmul' 'mul_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/4] (2.62ns)   --->   "%mul3_i_i1 = hmul i16 %p_r_M_imag_109, i16 %w12_M_imag"   --->   Operation 177 'hmul' 'mul3_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/4] (2.62ns)   --->   "%mul6_i_i1 = hmul i16 %p_r_M_real_99, i16 %w12_M_imag"   --->   Operation 178 'hmul' 'mul6_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [3/4] (2.62ns)   --->   "%mul9_i_i1 = hmul i16 %p_r_M_imag_109, i16 %w12_M_real"   --->   Operation 179 'hmul' 'mul9_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 180 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_load"   --->   Operation 180 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_10_load"   --->   Operation 181 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_10_load"   --->   Operation 182 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_load"   --->   Operation 183 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/4] (2.62ns)   --->   "%mul_i_i9 = hmul i16 %p_r_M_real_97, i16 %w2_M_real"   --->   Operation 184 'hmul' 'mul_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/4] (2.62ns)   --->   "%mul3_i_i9 = hmul i16 %p_r_M_imag_107, i16 %w2_M_imag"   --->   Operation 185 'hmul' 'mul3_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [2/4] (2.62ns)   --->   "%mul6_i_i9 = hmul i16 %p_r_M_real_97, i16 %w2_M_imag"   --->   Operation 186 'hmul' 'mul6_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/4] (2.62ns)   --->   "%mul9_i_i9 = hmul i16 %p_r_M_imag_107, i16 %w2_M_real"   --->   Operation 187 'hmul' 'mul9_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [2/4] (2.62ns)   --->   "%mul_i_i1 = hmul i16 %p_r_M_real_99, i16 %w12_M_real"   --->   Operation 188 'hmul' 'mul_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [2/4] (2.62ns)   --->   "%mul3_i_i1 = hmul i16 %p_r_M_imag_109, i16 %w12_M_imag"   --->   Operation 189 'hmul' 'mul3_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [2/4] (2.62ns)   --->   "%mul6_i_i1 = hmul i16 %p_r_M_real_99, i16 %w12_M_imag"   --->   Operation 190 'hmul' 'mul6_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [2/4] (2.62ns)   --->   "%mul9_i_i1 = hmul i16 %p_r_M_imag_109, i16 %w12_M_real"   --->   Operation 191 'hmul' 'mul9_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 192 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 192 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [5/5] (2.95ns)   --->   "%p_r_M_imag_113 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 193 'hadd' 'p_r_M_imag_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [5/5] (2.95ns)   --->   "%p_r_11 = hsub i16 %mul_i_i9, i16 %mul3_i_i9"   --->   Operation 194 'hsub' 'p_r_11' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/4] (2.62ns)   --->   "%mul6_i_i9 = hmul i16 %p_r_M_real_97, i16 %w2_M_imag"   --->   Operation 195 'hmul' 'mul6_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/4] (2.62ns)   --->   "%mul9_i_i9 = hmul i16 %p_r_M_imag_107, i16 %w2_M_real"   --->   Operation 196 'hmul' 'mul9_i_i9' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/4] (2.62ns)   --->   "%mul_i_i1 = hmul i16 %p_r_M_real_99, i16 %w12_M_real"   --->   Operation 197 'hmul' 'mul_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/4] (2.62ns)   --->   "%mul3_i_i1 = hmul i16 %p_r_M_imag_109, i16 %w12_M_imag"   --->   Operation 198 'hmul' 'mul3_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/4] (2.62ns)   --->   "%mul6_i_i1 = hmul i16 %p_r_M_real_99, i16 %w12_M_imag"   --->   Operation 199 'hmul' 'mul6_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/4] (2.62ns)   --->   "%mul9_i_i1 = hmul i16 %p_r_M_imag_109, i16 %w12_M_real"   --->   Operation 200 'hmul' 'mul9_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 201 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 201 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [4/5] (2.95ns)   --->   "%p_r_M_imag_113 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 202 'hadd' 'p_r_M_imag_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [4/5] (2.95ns)   --->   "%p_r_11 = hsub i16 %mul_i_i9, i16 %mul3_i_i9"   --->   Operation 203 'hsub' 'p_r_11' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [5/5] (2.95ns)   --->   "%p_r_M_imag_123 = hadd i16 %mul6_i_i9, i16 %mul9_i_i9"   --->   Operation 204 'hadd' 'p_r_M_imag_123' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [5/5] (2.95ns)   --->   "%p_r_12 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 205 'hsub' 'p_r_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [5/5] (2.95ns)   --->   "%p_r_M_imag_124 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 206 'hadd' 'p_r_M_imag_124' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 207 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 207 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [3/5] (2.95ns)   --->   "%p_r_M_imag_113 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 208 'hadd' 'p_r_M_imag_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [3/5] (2.95ns)   --->   "%p_r_11 = hsub i16 %mul_i_i9, i16 %mul3_i_i9"   --->   Operation 209 'hsub' 'p_r_11' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [4/5] (2.95ns)   --->   "%p_r_M_imag_123 = hadd i16 %mul6_i_i9, i16 %mul9_i_i9"   --->   Operation 210 'hadd' 'p_r_M_imag_123' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [4/5] (2.95ns)   --->   "%p_r_12 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 211 'hsub' 'p_r_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [4/5] (2.95ns)   --->   "%p_r_M_imag_124 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 212 'hadd' 'p_r_M_imag_124' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i12 %add_ln328"   --->   Operation 213 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%I_addr_26 = getelementptr i32 %I, i64 0, i64 %zext_ln328"   --->   Operation 214 'getelementptr' 'I_addr_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 215 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [2/5] (2.95ns)   --->   "%p_r_M_imag_113 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 216 'hadd' 'p_r_M_imag_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [2/5] (2.95ns)   --->   "%p_r_11 = hsub i16 %mul_i_i9, i16 %mul3_i_i9"   --->   Operation 217 'hsub' 'p_r_11' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [3/5] (2.95ns)   --->   "%p_r_M_imag_123 = hadd i16 %mul6_i_i9, i16 %mul9_i_i9"   --->   Operation 218 'hadd' 'p_r_M_imag_123' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [3/5] (2.95ns)   --->   "%p_r_12 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 219 'hsub' 'p_r_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [3/5] (2.95ns)   --->   "%p_r_M_imag_124 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 220 'hadd' 'p_r_M_imag_124' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [2/2] (1.35ns)   --->   "%I_load_28 = load i12 %I_addr_26"   --->   Operation 221 'load' 'I_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 222 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 222 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/5] (2.95ns)   --->   "%p_r_M_imag_113 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 223 'hadd' 'p_r_M_imag_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/5] (2.95ns)   --->   "%p_r_11 = hsub i16 %mul_i_i9, i16 %mul3_i_i9"   --->   Operation 224 'hsub' 'p_r_11' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [2/5] (2.95ns)   --->   "%p_r_M_imag_123 = hadd i16 %mul6_i_i9, i16 %mul9_i_i9"   --->   Operation 225 'hadd' 'p_r_M_imag_123' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [2/5] (2.95ns)   --->   "%p_r_12 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 226 'hsub' 'p_r_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [2/5] (2.95ns)   --->   "%p_r_M_imag_124 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 227 'hadd' 'p_r_M_imag_124' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/2] (1.35ns)   --->   "%I_load_28 = load i12 %I_addr_26"   --->   Operation 228 'load' 'I_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i32 %I_load_28"   --->   Operation 229 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_r_M_real_101 = bitcast i16 %trunc_ln328"   --->   Operation 230 'bitcast' 'p_r_M_real_101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln328_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_28, i32 16, i32 31"   --->   Operation 231 'partselect' 'trunc_ln328_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%p_r_M_imag_111 = bitcast i16 %trunc_ln328_5"   --->   Operation 232 'bitcast' 'p_r_M_imag_111' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 233 [1/5] (2.95ns)   --->   "%p_r_M_imag_123 = hadd i16 %mul6_i_i9, i16 %mul9_i_i9"   --->   Operation 233 'hadd' 'p_r_M_imag_123' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [1/5] (2.95ns)   --->   "%p_r_12 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 234 'hsub' 'p_r_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/5] (2.95ns)   --->   "%p_r_M_imag_124 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 235 'hadd' 'p_r_M_imag_124' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [5/5] (2.95ns)   --->   "%p_r_M_real_110 = hadd i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 236 'hadd' 'p_r_M_real_110' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [5/5] (2.95ns)   --->   "%p_r_M_real_108 = hsub i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 237 'hsub' 'p_r_M_real_108' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 238 [4/5] (2.95ns)   --->   "%p_r_M_real_110 = hadd i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 238 'hadd' 'p_r_M_real_110' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [5/5] (2.95ns)   --->   "%p_r_M_imag_120 = hadd i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 239 'hadd' 'p_r_M_imag_120' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [5/5] (2.95ns)   --->   "%p_r_M_real_113 = hadd i16 %p_r, i16 %p_r_12"   --->   Operation 240 'hadd' 'p_r_M_real_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [5/5] (2.95ns)   --->   "%p_r_M_imag_125 = hadd i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 241 'hadd' 'p_r_M_imag_125' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [4/5] (2.95ns)   --->   "%p_r_M_real_108 = hsub i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 242 'hsub' 'p_r_M_real_108' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [5/5] (2.95ns)   --->   "%p_r_M_imag_118 = hsub i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 243 'hsub' 'p_r_M_imag_118' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [5/5] (2.95ns)   --->   "%p_r_M_real_114 = hsub i16 %p_r, i16 %p_r_12"   --->   Operation 244 'hsub' 'p_r_M_real_114' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [5/5] (2.95ns)   --->   "%p_r_M_imag_126 = hsub i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 245 'hsub' 'p_r_M_imag_126' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 246 [3/5] (2.95ns)   --->   "%p_r_M_real_110 = hadd i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 246 'hadd' 'p_r_M_real_110' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [4/5] (2.95ns)   --->   "%p_r_M_imag_120 = hadd i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 247 'hadd' 'p_r_M_imag_120' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [4/5] (2.95ns)   --->   "%p_r_M_real_113 = hadd i16 %p_r, i16 %p_r_12"   --->   Operation 248 'hadd' 'p_r_M_real_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [4/5] (2.95ns)   --->   "%p_r_M_imag_125 = hadd i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 249 'hadd' 'p_r_M_imag_125' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [3/5] (2.95ns)   --->   "%p_r_M_real_108 = hsub i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 250 'hsub' 'p_r_M_real_108' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [4/5] (2.95ns)   --->   "%p_r_M_imag_118 = hsub i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 251 'hsub' 'p_r_M_imag_118' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [4/5] (2.95ns)   --->   "%p_r_M_real_114 = hsub i16 %p_r, i16 %p_r_12"   --->   Operation 252 'hsub' 'p_r_M_real_114' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [4/5] (2.95ns)   --->   "%p_r_M_imag_126 = hsub i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 253 'hsub' 'p_r_M_imag_126' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.95>
ST_18 : Operation 254 [2/5] (2.95ns)   --->   "%p_r_M_real_110 = hadd i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 254 'hadd' 'p_r_M_real_110' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [3/5] (2.95ns)   --->   "%p_r_M_imag_120 = hadd i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 255 'hadd' 'p_r_M_imag_120' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [3/5] (2.95ns)   --->   "%p_r_M_real_113 = hadd i16 %p_r, i16 %p_r_12"   --->   Operation 256 'hadd' 'p_r_M_real_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [3/5] (2.95ns)   --->   "%p_r_M_imag_125 = hadd i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 257 'hadd' 'p_r_M_imag_125' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [2/5] (2.95ns)   --->   "%p_r_M_real_108 = hsub i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 258 'hsub' 'p_r_M_real_108' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [3/5] (2.95ns)   --->   "%p_r_M_imag_118 = hsub i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 259 'hsub' 'p_r_M_imag_118' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [3/5] (2.95ns)   --->   "%p_r_M_real_114 = hsub i16 %p_r, i16 %p_r_12"   --->   Operation 260 'hsub' 'p_r_M_real_114' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [3/5] (2.95ns)   --->   "%p_r_M_imag_126 = hsub i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 261 'hsub' 'p_r_M_imag_126' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.95>
ST_19 : Operation 262 [1/5] (2.95ns)   --->   "%p_r_M_real_110 = hadd i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 262 'hadd' 'p_r_M_real_110' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [2/5] (2.95ns)   --->   "%p_r_M_imag_120 = hadd i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 263 'hadd' 'p_r_M_imag_120' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [2/5] (2.95ns)   --->   "%p_r_M_real_113 = hadd i16 %p_r, i16 %p_r_12"   --->   Operation 264 'hadd' 'p_r_M_real_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [2/5] (2.95ns)   --->   "%p_r_M_imag_125 = hadd i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 265 'hadd' 'p_r_M_imag_125' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/5] (2.95ns)   --->   "%p_r_M_real_108 = hsub i16 %p_r_M_real_101, i16 %p_r_11"   --->   Operation 266 'hsub' 'p_r_M_real_108' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [2/5] (2.95ns)   --->   "%p_r_M_imag_118 = hsub i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 267 'hsub' 'p_r_M_imag_118' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 268 [2/5] (2.95ns)   --->   "%p_r_M_real_114 = hsub i16 %p_r, i16 %p_r_12"   --->   Operation 268 'hsub' 'p_r_M_real_114' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [2/5] (2.95ns)   --->   "%p_r_M_imag_126 = hsub i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 269 'hsub' 'p_r_M_imag_126' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.95>
ST_20 : Operation 270 [1/5] (2.95ns)   --->   "%p_r_M_imag_120 = hadd i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 270 'hadd' 'p_r_M_imag_120' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/5] (2.95ns)   --->   "%p_r_M_real_113 = hadd i16 %p_r, i16 %p_r_12"   --->   Operation 271 'hadd' 'p_r_M_real_113' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/5] (2.95ns)   --->   "%p_r_M_imag_125 = hadd i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 272 'hadd' 'p_r_M_imag_125' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/5] (2.95ns)   --->   "%p_r_M_imag_118 = hsub i16 %p_r_M_imag_111, i16 %p_r_M_imag_123"   --->   Operation 273 'hsub' 'p_r_M_imag_118' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/5] (2.95ns)   --->   "%p_r_M_real_114 = hsub i16 %p_r, i16 %p_r_12"   --->   Operation 274 'hsub' 'p_r_M_real_114' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/5] (2.95ns)   --->   "%p_r_M_imag_126 = hsub i16 %p_r_M_imag_113, i16 %p_r_M_imag_124"   --->   Operation 275 'hsub' 'p_r_M_imag_126' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.95>
ST_21 : Operation 276 [5/5] (2.95ns)   --->   "%p_r_M_real_107 = hadd i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 276 'hadd' 'p_r_M_real_107' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [5/5] (2.95ns)   --->   "%p_r_M_imag_117 = hadd i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 277 'hadd' 'p_r_M_imag_117' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [5/5] (2.95ns)   --->   "%p_r_M_real_109 = hadd i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 278 'hadd' 'p_r_M_real_109' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [5/5] (2.95ns)   --->   "%p_r_M_imag_119 = hadd i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 279 'hadd' 'p_r_M_imag_119' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [5/5] (2.95ns)   --->   "%p_r_M_real_111 = hsub i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 280 'hsub' 'p_r_M_real_111' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [5/5] (2.95ns)   --->   "%p_r_M_imag_121 = hsub i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 281 'hsub' 'p_r_M_imag_121' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.95>
ST_22 : Operation 282 [4/5] (2.95ns)   --->   "%p_r_M_real_107 = hadd i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 282 'hadd' 'p_r_M_real_107' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 283 [4/5] (2.95ns)   --->   "%p_r_M_imag_117 = hadd i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 283 'hadd' 'p_r_M_imag_117' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [4/5] (2.95ns)   --->   "%p_r_M_real_109 = hadd i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 284 'hadd' 'p_r_M_real_109' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [4/5] (2.95ns)   --->   "%p_r_M_imag_119 = hadd i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 285 'hadd' 'p_r_M_imag_119' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [4/5] (2.95ns)   --->   "%p_r_M_real_111 = hsub i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 286 'hsub' 'p_r_M_real_111' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [4/5] (2.95ns)   --->   "%p_r_M_imag_121 = hsub i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 287 'hsub' 'p_r_M_imag_121' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [5/5] (2.95ns)   --->   "%p_r_M_real_112 = hsub i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 288 'hsub' 'p_r_M_real_112' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [5/5] (2.95ns)   --->   "%p_r_M_imag_122 = hsub i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 289 'hsub' 'p_r_M_imag_122' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.95>
ST_23 : Operation 290 [3/5] (2.95ns)   --->   "%p_r_M_real_107 = hadd i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 290 'hadd' 'p_r_M_real_107' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [3/5] (2.95ns)   --->   "%p_r_M_imag_117 = hadd i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 291 'hadd' 'p_r_M_imag_117' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [3/5] (2.95ns)   --->   "%p_r_M_real_109 = hadd i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 292 'hadd' 'p_r_M_real_109' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [3/5] (2.95ns)   --->   "%p_r_M_imag_119 = hadd i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 293 'hadd' 'p_r_M_imag_119' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [3/5] (2.95ns)   --->   "%p_r_M_real_111 = hsub i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 294 'hsub' 'p_r_M_real_111' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [3/5] (2.95ns)   --->   "%p_r_M_imag_121 = hsub i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 295 'hsub' 'p_r_M_imag_121' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [4/5] (2.95ns)   --->   "%p_r_M_real_112 = hsub i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 296 'hsub' 'p_r_M_real_112' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [4/5] (2.95ns)   --->   "%p_r_M_imag_122 = hsub i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 297 'hsub' 'p_r_M_imag_122' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.95>
ST_24 : Operation 298 [2/5] (2.95ns)   --->   "%p_r_M_real_107 = hadd i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 298 'hadd' 'p_r_M_real_107' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 299 [2/5] (2.95ns)   --->   "%p_r_M_imag_117 = hadd i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 299 'hadd' 'p_r_M_imag_117' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 300 [2/5] (2.95ns)   --->   "%p_r_M_real_109 = hadd i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 300 'hadd' 'p_r_M_real_109' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [2/5] (2.95ns)   --->   "%p_r_M_imag_119 = hadd i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 301 'hadd' 'p_r_M_imag_119' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [2/5] (2.95ns)   --->   "%p_r_M_real_111 = hsub i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 302 'hsub' 'p_r_M_real_111' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [2/5] (2.95ns)   --->   "%p_r_M_imag_121 = hsub i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 303 'hsub' 'p_r_M_imag_121' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [3/5] (2.95ns)   --->   "%p_r_M_real_112 = hsub i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 304 'hsub' 'p_r_M_real_112' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [3/5] (2.95ns)   --->   "%p_r_M_imag_122 = hsub i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 305 'hsub' 'p_r_M_imag_122' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.95>
ST_25 : Operation 306 [1/5] (2.95ns)   --->   "%p_r_M_real_107 = hadd i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 306 'hadd' 'p_r_M_real_107' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 307 [1/5] (2.95ns)   --->   "%p_r_M_imag_117 = hadd i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 307 'hadd' 'p_r_M_imag_117' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i16 %p_r_M_real_107" [src/fft.cpp:36]   --->   Operation 308 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln36_5 = bitcast i16 %p_r_M_imag_117" [src/fft.cpp:36]   --->   Operation 309 'bitcast' 'bitcast_ln36_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%add3_i_i290_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln36_5, i16 %bitcast_ln36" [src/fft.cpp:36]   --->   Operation 310 'bitconcatenate' 'add3_i_i290_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/5] (2.95ns)   --->   "%p_r_M_real_109 = hadd i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 311 'hadd' 'p_r_M_real_109' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 312 [1/5] (2.95ns)   --->   "%p_r_M_imag_119 = hadd i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 312 'hadd' 'p_r_M_imag_119' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i16 %p_r_M_real_109" [src/fft.cpp:37]   --->   Operation 313 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln37_5 = bitcast i16 %p_r_M_imag_119" [src/fft.cpp:37]   --->   Operation 314 'bitcast' 'bitcast_ln37_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%add3_i_i294_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln37_5, i16 %bitcast_ln37" [src/fft.cpp:37]   --->   Operation 315 'bitconcatenate' 'add3_i_i294_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [1/5] (2.95ns)   --->   "%p_r_M_real_111 = hsub i16 %p_r_M_real_110, i16 %p_r_M_real_113"   --->   Operation 316 'hsub' 'p_r_M_real_111' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/5] (2.95ns)   --->   "%p_r_M_imag_121 = hsub i16 %p_r_M_imag_120, i16 %p_r_M_imag_125"   --->   Operation 317 'hsub' 'p_r_M_imag_121' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i16 %p_r_M_real_111" [src/fft.cpp:38]   --->   Operation 318 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln38_5 = bitcast i16 %p_r_M_imag_121" [src/fft.cpp:38]   --->   Operation 319 'bitcast' 'bitcast_ln38_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%sub3_i_i298_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln38_5, i16 %bitcast_ln38" [src/fft.cpp:38]   --->   Operation 320 'bitconcatenate' 'sub3_i_i298_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [2/5] (2.95ns)   --->   "%p_r_M_real_112 = hsub i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 321 'hsub' 'p_r_M_real_112' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [2/5] (2.95ns)   --->   "%p_r_M_imag_122 = hsub i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 322 'hsub' 'p_r_M_imag_122' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 341 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.95>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%X_addr18 = getelementptr i32 %X, i64 0, i64 %zext_ln328" [src/fft.cpp:36]   --->   Operation 323 'getelementptr' 'X_addr18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln388_13" [src/fft.cpp:37]   --->   Operation 324 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (1.35ns)   --->   "%store_ln36 = store i32 %add3_i_i290_partset, i12 %X_addr18" [src/fft.cpp:36]   --->   Operation 325 'store' 'store_ln36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 326 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %add3_i_i294_partset, i12 %X_addr" [src/fft.cpp:37]   --->   Operation 326 'store' 'store_ln37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 327 [1/5] (2.95ns)   --->   "%p_r_M_real_112 = hsub i16 %p_r_M_real_108, i16 %p_r_M_real_114"   --->   Operation 327 'hsub' 'p_r_M_real_112' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [1/5] (2.95ns)   --->   "%p_r_M_imag_122 = hsub i16 %p_r_M_imag_118, i16 %p_r_M_imag_126"   --->   Operation 328 'hsub' 'p_r_M_imag_122' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i16 %p_r_M_real_112" [src/fft.cpp:39]   --->   Operation 329 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln39_5 = bitcast i16 %p_r_M_imag_122" [src/fft.cpp:39]   --->   Operation 330 'bitcast' 'bitcast_ln39_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%sub3_i_i302_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln39_5, i16 %bitcast_ln39" [src/fft.cpp:39]   --->   Operation 331 'bitconcatenate' 'sub3_i_i302_partset' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.35>
ST_27 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SKIP_X_SKIP_Y_str"   --->   Operation 332 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 333 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 333 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:25]   --->   Operation 334 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/fft.cpp:10]   --->   Operation 335 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%X_addr_19 = getelementptr i32 %X, i64 0, i64 %zext_ln388" [src/fft.cpp:38]   --->   Operation 336 'getelementptr' 'X_addr_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%X_addr_20 = getelementptr i32 %X, i64 0, i64 %zext_ln388_14" [src/fft.cpp:39]   --->   Operation 337 'getelementptr' 'X_addr_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (1.35ns)   --->   "%store_ln38 = store i32 %sub3_i_i298_partset, i12 %X_addr_19" [src/fft.cpp:38]   --->   Operation 338 'store' 'store_ln38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 339 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %sub3_i_i302_partset, i12 %X_addr_20" [src/fft.cpp:39]   --->   Operation 339 'store' 'store_ln39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body26" [src/fft.cpp:22]   --->   Operation 340 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ w]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k2                    (alloca           ) [ 0110000000000000000000000000]
j2                    (alloca           ) [ 0111000000000000000000000000]
m2                    (alloca           ) [ 0111000000000000000000000000]
j1                    (alloca           ) [ 0110000000000000000000000000]
m1                    (alloca           ) [ 0110000000000000000000000000]
indvar_flatten        (alloca           ) [ 0110000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000000000000]
trunc_ln17_read       (read             ) [ 0010000000000000000000000000]
bound_read            (read             ) [ 0010000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
j1_23                 (load             ) [ 0000000000000000000000000000]
m1_16                 (load             ) [ 0000000000000000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000000000000000]
trunc_ln1027          (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_31       (trunc            ) [ 0000000000000000000000000000]
add40                 (add              ) [ 0101000000000000000000000000]
icmp_ln1027           (icmp             ) [ 0111111111111111111111111100]
add_ln1027            (add              ) [ 0000000000000000000000000000]
br_ln1027             (br               ) [ 0000000000000000000000000000]
k2_load               (load             ) [ 0000000000000000000000000000]
icmp_ln50             (icmp             ) [ 0000000000000000000000000000]
icmp_ln54             (icmp             ) [ 0000000000000000000000000000]
add_ln57              (add              ) [ 0000000000000000000000000000]
m1_17                 (select           ) [ 0000000000000000000000000000]
zext_ln50             (zext             ) [ 0000000000000000000000000000]
or_ln50               (or               ) [ 0000000000000000000000000000]
j1_24                 (select           ) [ 0000000000000000000000000000]
m1_18                 (select           ) [ 0000000000000000000000000000]
icmp_ln1027_10        (icmp             ) [ 0101000000000000000000000000]
select_ln1027_20      (select           ) [ 0111100000000000000000000000]
trunc_ln1027_32       (trunc            ) [ 0101000000000000000000000000]
trunc_ln1027_33       (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_34       (trunc            ) [ 0000000000000000000000000000]
add40_mid1            (add              ) [ 0101000000000000000000000000]
select_ln1027_22      (select           ) [ 0000000000000000000000000000]
add_ln22              (add              ) [ 0000000000000000000000000000]
k2_7                  (select           ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
j2_load               (load             ) [ 0000000000000000000000000000]
m2_load               (load             ) [ 0000000000000000000000000000]
select_ln1027         (select           ) [ 0000000000000000000000000000]
select_ln1027_19      (select           ) [ 0010100000000000000000000000]
select_ln1027_21      (select           ) [ 0010100000000000000000000000]
add_ln1027_4          (add              ) [ 0010100000000000000000000000]
trunc_ln1027_35       (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_36       (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_37       (trunc            ) [ 0000000000000000000000000000]
xor_ln28              (xor              ) [ 0110110000000000000000000000]
add_ln29              (add              ) [ 0010100000000000000000000000]
add_ln30              (add              ) [ 0010100000000000000000000000]
icmp_ln40             (icmp             ) [ 0000000000000000000000000000]
icmp_ln44             (icmp             ) [ 0000000000000000000000000000]
add_ln47              (add              ) [ 0000000000000000000000000000]
m2_9                  (select           ) [ 0000000000000000000000000000]
zext_ln40             (zext             ) [ 0000000000000000000000000000]
or_ln40               (or               ) [ 0000000000000000000000000000]
j2_13                 (select           ) [ 0000000000000000000000000000]
m2_10                 (select           ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln1027           (zext             ) [ 0000000000000000000000000000]
w_addr                (getelementptr    ) [ 0100010000000000000000000000]
w_10_addr             (getelementptr    ) [ 0100010000000000000000000000]
zext_ln27             (zext             ) [ 0000000000000000000000000000]
w_addr_1              (getelementptr    ) [ 0100010000000000000000000000]
w_10_addr_1           (getelementptr    ) [ 0100010000000000000000000000]
add_ln388             (add              ) [ 0000000000000000000000000000]
zext_ln388            (zext             ) [ 0110011111111111111111111111]
I_addr                (getelementptr    ) [ 0100010000000000000000000000]
add_ln328             (add              ) [ 0110011111111100000000000000]
add_ln388_9           (add              ) [ 0000000000000000000000000000]
zext_ln388_13         (zext             ) [ 0110011111111111111111111110]
I_addr_27             (getelementptr    ) [ 0100010000000000000000000000]
add_ln388_10          (add              ) [ 0100010000000000000000000000]
w_load                (load             ) [ 0110001111000000000000000000]
w_10_load             (load             ) [ 0110001111000000000000000000]
w2_M_real             (load             ) [ 0110001111100000000000000000]
w2_M_imag             (load             ) [ 0110001111100000000000000000]
zext_ln28             (zext             ) [ 0000000000000000000000000000]
w_addr_2              (getelementptr    ) [ 0010001000000000000000000000]
w_10_addr_2           (getelementptr    ) [ 0010001000000000000000000000]
I_load                (load             ) [ 0000000000000000000000000000]
trunc_ln388           (trunc            ) [ 0000000000000000000000000000]
p_r_M_real            (bitcast          ) [ 0110001111000000000000000000]
trunc_ln388_s         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag            (bitcast          ) [ 0110001111000000000000000000]
zext_ln388_14         (zext             ) [ 0110001111111111111111111111]
I_addr_28             (getelementptr    ) [ 0010001000000000000000000000]
I_load_26             (load             ) [ 0000000000000000000000000000]
trunc_ln388_15        (trunc            ) [ 0000000000000000000000000000]
p_r_M_real_97         (bitcast          ) [ 0110001111100000000000000000]
trunc_ln388_6         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag_107        (bitcast          ) [ 0110001111100000000000000000]
w12_M_real            (load             ) [ 0110000111100000000000000000]
w12_M_imag            (load             ) [ 0110000111100000000000000000]
I_load_27             (load             ) [ 0000000000000000000000000000]
trunc_ln388_16        (trunc            ) [ 0000000000000000000000000000]
p_r_M_real_99         (bitcast          ) [ 0110000111100000000000000000]
trunc_ln388_7         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag_109        (bitcast          ) [ 0110000111100000000000000000]
mul_i_i               (hmul             ) [ 0110000000111110000000000000]
mul3_i_i              (hmul             ) [ 0110000000111110000000000000]
mul6_i_i              (hmul             ) [ 0110000000111110000000000000]
mul9_i_i              (hmul             ) [ 0110000000111110000000000000]
mul_i_i9              (hmul             ) [ 0110000000111110000000000000]
mul3_i_i9             (hmul             ) [ 0110000000111110000000000000]
mul6_i_i9             (hmul             ) [ 0110000000011111000000000000]
mul9_i_i9             (hmul             ) [ 0110000000011111000000000000]
mul_i_i1              (hmul             ) [ 0110000000011111000000000000]
mul3_i_i1             (hmul             ) [ 0110000000011111000000000000]
mul6_i_i1             (hmul             ) [ 0110000000011111000000000000]
mul9_i_i1             (hmul             ) [ 0110000000011111000000000000]
zext_ln328            (zext             ) [ 0110000000000011111111111110]
I_addr_26             (getelementptr    ) [ 0010000000000010000000000000]
p_r                   (hsub             ) [ 0110000000000001111110000000]
p_r_M_imag_113        (hadd             ) [ 0110000000000001111110000000]
p_r_11                (hsub             ) [ 0110000000000001111100000000]
I_load_28             (load             ) [ 0000000000000000000000000000]
trunc_ln328           (trunc            ) [ 0000000000000000000000000000]
p_r_M_real_101        (bitcast          ) [ 0110000000000001111100000000]
trunc_ln328_5         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag_111        (bitcast          ) [ 0110000000000001111110000000]
p_r_M_imag_123        (hadd             ) [ 0110000000000000111110000000]
p_r_12                (hsub             ) [ 0110000000000000111110000000]
p_r_M_imag_124        (hadd             ) [ 0110000000000000111110000000]
p_r_M_real_110        (hadd             ) [ 0110000000000000000011111100]
p_r_M_real_108        (hsub             ) [ 0110000000000000000011111110]
p_r_M_imag_120        (hadd             ) [ 0110000000000000000001111100]
p_r_M_real_113        (hadd             ) [ 0110000000000000000001111100]
p_r_M_imag_125        (hadd             ) [ 0110000000000000000001111100]
p_r_M_imag_118        (hsub             ) [ 0110000000000000000001111110]
p_r_M_real_114        (hsub             ) [ 0110000000000000000001111110]
p_r_M_imag_126        (hsub             ) [ 0110000000000000000001111110]
p_r_M_real_107        (hadd             ) [ 0000000000000000000000000000]
p_r_M_imag_117        (hadd             ) [ 0000000000000000000000000000]
bitcast_ln36          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln36_5        (bitcast          ) [ 0000000000000000000000000000]
add3_i_i290_partset   (bitconcatenate   ) [ 0010000000000000000000000010]
p_r_M_real_109        (hadd             ) [ 0000000000000000000000000000]
p_r_M_imag_119        (hadd             ) [ 0000000000000000000000000000]
bitcast_ln37          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln37_5        (bitcast          ) [ 0000000000000000000000000000]
add3_i_i294_partset   (bitconcatenate   ) [ 0010000000000000000000000010]
p_r_M_real_111        (hsub             ) [ 0000000000000000000000000000]
p_r_M_imag_121        (hsub             ) [ 0000000000000000000000000000]
bitcast_ln38          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln38_5        (bitcast          ) [ 0000000000000000000000000000]
sub3_i_i298_partset   (bitconcatenate   ) [ 0110000000000000000000000011]
X_addr18              (getelementptr    ) [ 0000000000000000000000000000]
X_addr                (getelementptr    ) [ 0000000000000000000000000000]
store_ln36            (store            ) [ 0000000000000000000000000000]
store_ln37            (store            ) [ 0000000000000000000000000000]
p_r_M_real_112        (hsub             ) [ 0000000000000000000000000000]
p_r_M_imag_122        (hsub             ) [ 0000000000000000000000000000]
bitcast_ln39          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln39_5        (bitcast          ) [ 0000000000000000000000000000]
sub3_i_i302_partset   (bitconcatenate   ) [ 0100000000000000000000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000]
specpipeline_ln25     (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln10     (specloopname     ) [ 0000000000000000000000000000]
X_addr_19             (getelementptr    ) [ 0000000000000000000000000000]
X_addr_20             (getelementptr    ) [ 0000000000000000000000000000]
store_ln38            (store            ) [ 0000000000000000000000000000]
store_ln39            (store            ) [ 0000000000000000000000000000]
br_ln22               (br               ) [ 0000000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_10"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SKIP_X_SKIP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="k2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="m2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="m1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln17_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln17_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bound_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="14" slack="0"/>
<pin id="107" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="w_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="123" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="1"/>
<pin id="125" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/4 w2_M_real/4 w12_M_real/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="w_10_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_10_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="1"/>
<pin id="142" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_10_load/4 w2_M_imag/4 w12_M_imag/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="w_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_1/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="w_10_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_10_addr_1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="I_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="12" slack="0"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="173" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
<pin id="175" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="I_load/4 I_load_26/4 I_load_27/5 I_load_28/13 "/>
</bind>
</comp>

<comp id="177" class="1004" name="I_addr_27_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="12" slack="0"/>
<pin id="181" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_27/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="w_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_2/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="w_10_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_10_addr_2/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="I_addr_28_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_28/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="I_addr_26_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="12" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_26/13 "/>
</bind>
</comp>

<comp id="217" class="1004" name="X_addr18_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="12" slack="13"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr18/26 "/>
</bind>
</comp>

<comp id="224" class="1004" name="X_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="12" slack="22"/>
<pin id="228" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/26 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="0" index="2" bw="0" slack="0"/>
<pin id="236" dir="0" index="4" bw="12" slack="1"/>
<pin id="237" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="239" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/26 store_ln37/26 store_ln38/27 store_ln39/27 "/>
</bind>
</comp>

<comp id="242" class="1004" name="X_addr_19_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="12" slack="23"/>
<pin id="246" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_19/27 "/>
</bind>
</comp>

<comp id="249" class="1004" name="X_addr_20_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="12" slack="22"/>
<pin id="253" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_20/27 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="0" index="1" bw="16" slack="1"/>
<pin id="261" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_113/10 p_r_M_imag_123/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="1"/>
<pin id="264" dir="0" index="1" bw="16" slack="1"/>
<pin id="265" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_124/11 p_r_M_imag_120/16 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="0" index="1" bw="16" slack="1"/>
<pin id="269" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_110/15 p_r_M_real_113/16 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="2"/>
<pin id="272" dir="0" index="1" bw="16" slack="1"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_125/16 p_r_M_real_107/21 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="0" index="1" bw="16" slack="1"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_117/21 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="2"/>
<pin id="280" dir="0" index="1" bw="16" slack="1"/>
<pin id="281" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_109/21 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="1"/>
<pin id="284" dir="0" index="1" bw="16" slack="1"/>
<pin id="285" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_119/21 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="0" index="1" bw="16" slack="1"/>
<pin id="289" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r/10 p_r_12/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="0" index="1" bw="16" slack="1"/>
<pin id="293" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_11/10 p_r_M_real_108/15 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="2"/>
<pin id="296" dir="0" index="1" bw="16" slack="1"/>
<pin id="297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_118/16 p_r_M_real_111/21 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_114/16 p_r_M_imag_121/21 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="2"/>
<pin id="304" dir="0" index="1" bw="16" slack="1"/>
<pin id="305" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_126/16 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="3"/>
<pin id="308" dir="0" index="1" bw="16" slack="2"/>
<pin id="309" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_112/22 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="2"/>
<pin id="312" dir="0" index="1" bw="16" slack="2"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_122/22 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="0" index="1" bw="16" slack="1"/>
<pin id="317" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i/6 mul6_i_i9/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="0" index="1" bw="16" slack="1"/>
<pin id="321" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i/6 mul9_i_i9/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="1"/>
<pin id="324" dir="0" index="1" bw="16" slack="1"/>
<pin id="325" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul6_i_i/6 mul_i_i1/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="0" index="1" bw="16" slack="1"/>
<pin id="329" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul9_i_i/6 mul3_i_i1/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="0" index="1" bw="16" slack="1"/>
<pin id="333" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i9/6 mul6_i_i1/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="1"/>
<pin id="336" dir="0" index="1" bw="16" slack="1"/>
<pin id="337" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i9/6 mul9_i_i1/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_s/5 trunc_ln388_7/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="0" index="3" bw="6" slack="0"/>
<pin id="353" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_6/5 trunc_ln328_5/14 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln0_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="14" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln0_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln0_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln0_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln0_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln0_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="j1_23_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_23/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="m1_16_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_16/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="indvar_flatten_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="1"/>
<pin id="396" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln1027_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln1027_31_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_31/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add40_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add40/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln1027_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="14" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln1027_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="14" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="k2_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="1"/>
<pin id="424" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k2_load/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln50_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln54_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln57_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="m1_17_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_17/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln50_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln50_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="j1_24_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="32" slack="0"/>
<pin id="465" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_24/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="m1_18_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="32" slack="0"/>
<pin id="473" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_18/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln1027_10_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="7" slack="1"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_10/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln1027_20_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="0" index="2" bw="32" slack="0"/>
<pin id="486" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_20/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln1027_32_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_32/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln1027_33_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_33/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln1027_34_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_34/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add40_mid1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="0" index="1" bw="6" slack="0"/>
<pin id="505" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add40_mid1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln1027_22_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="32" slack="0"/>
<pin id="512" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_22/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln22_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="k2_7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="7" slack="0"/>
<pin id="525" dir="0" index="2" bw="7" slack="0"/>
<pin id="526" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k2_7/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln22_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="0"/>
<pin id="532" dir="0" index="1" bw="14" slack="1"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln22_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="1"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln22_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="1"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln22_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="0" index="1" bw="7" slack="1"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="j2_load_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="2"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_load/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="m2_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="2"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln1027_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="0" index="2" bw="32" slack="0"/>
<pin id="560" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln1027_19_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_19/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln1027_21_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="6" slack="1"/>
<pin id="573" dir="0" index="2" bw="6" slack="1"/>
<pin id="574" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_21/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln1027_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_4/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln1027_35_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_35/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln1027_36_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_36/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="trunc_ln1027_37_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_37/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="xor_ln28_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="1"/>
<pin id="596" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln29_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="0"/>
<pin id="600" dir="0" index="1" bw="12" slack="0"/>
<pin id="601" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln30_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="0" index="1" bw="3" slack="0"/>
<pin id="607" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln40_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln44_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln47_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="4" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="m2_9_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="32" slack="0"/>
<pin id="632" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m2_9/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln40_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="or_ln40_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="j2_13_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="32" slack="0"/>
<pin id="650" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j2_13/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="m2_10_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="32" slack="0"/>
<pin id="658" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m2_10/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln22_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="2"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln22_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="2"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="12" slack="0"/>
<pin id="674" dir="0" index="1" bw="6" slack="1"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_s_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="12" slack="0"/>
<pin id="681" dir="0" index="1" bw="6" slack="1"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln1027_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="2"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln27_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln388_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="0"/>
<pin id="698" dir="0" index="1" bw="12" slack="1"/>
<pin id="699" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln388_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="12" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln328_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="1"/>
<pin id="709" dir="1" index="2" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln388_9_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="0" index="1" bw="12" slack="1"/>
<pin id="714" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388_9/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln388_13_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_13/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln388_10_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="12" slack="0"/>
<pin id="723" dir="0" index="1" bw="12" slack="1"/>
<pin id="724" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388_10/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln28_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="2"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln388_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_r_M_real_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="0"/>
<pin id="737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_r_M_imag_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="0"/>
<pin id="741" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln388_14_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="12" slack="1"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_14/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln388_15_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_15/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_r_M_real_97_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="0"/>
<pin id="753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_97/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_r_M_imag_107_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="0"/>
<pin id="757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_107/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="trunc_ln388_16_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_16/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_r_M_real_99_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_99/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="p_r_M_imag_109_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_109/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln328_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="9"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328/13 "/>
</bind>
</comp>

<comp id="775" class="1004" name="trunc_ln328_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln328/14 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_r_M_real_101_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="0"/>
<pin id="781" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_101/14 "/>
</bind>
</comp>

<comp id="783" class="1004" name="p_r_M_imag_111_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="0"/>
<pin id="785" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_111/14 "/>
</bind>
</comp>

<comp id="787" class="1004" name="bitcast_ln36_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/25 "/>
</bind>
</comp>

<comp id="791" class="1004" name="bitcast_ln36_5_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="0"/>
<pin id="793" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_5/25 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add3_i_i290_partset_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="0" index="1" bw="16" slack="0"/>
<pin id="798" dir="0" index="2" bw="16" slack="0"/>
<pin id="799" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add3_i_i290_partset/25 "/>
</bind>
</comp>

<comp id="803" class="1004" name="bitcast_ln37_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/25 "/>
</bind>
</comp>

<comp id="807" class="1004" name="bitcast_ln37_5_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37_5/25 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add3_i_i294_partset_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="16" slack="0"/>
<pin id="814" dir="0" index="2" bw="16" slack="0"/>
<pin id="815" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add3_i_i294_partset/25 "/>
</bind>
</comp>

<comp id="819" class="1004" name="bitcast_ln38_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="0"/>
<pin id="821" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/25 "/>
</bind>
</comp>

<comp id="823" class="1004" name="bitcast_ln38_5_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="0"/>
<pin id="825" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38_5/25 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sub3_i_i298_partset_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="16" slack="0"/>
<pin id="830" dir="0" index="2" bw="16" slack="0"/>
<pin id="831" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub3_i_i298_partset/25 "/>
</bind>
</comp>

<comp id="835" class="1004" name="bitcast_ln39_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/26 "/>
</bind>
</comp>

<comp id="839" class="1004" name="bitcast_ln39_5_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="0"/>
<pin id="841" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_5/26 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sub3_i_i302_partset_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="16" slack="0"/>
<pin id="846" dir="0" index="2" bw="16" slack="0"/>
<pin id="847" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub3_i_i302_partset/26 "/>
</bind>
</comp>

<comp id="851" class="1005" name="k2_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="7" slack="0"/>
<pin id="853" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k2 "/>
</bind>
</comp>

<comp id="858" class="1005" name="j2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="865" class="1005" name="m2_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m2 "/>
</bind>
</comp>

<comp id="872" class="1005" name="j1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="m1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="indvar_flatten_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="14" slack="0"/>
<pin id="888" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="893" class="1005" name="trunc_ln17_read_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="7" slack="1"/>
<pin id="895" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17_read "/>
</bind>
</comp>

<comp id="898" class="1005" name="bound_read_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="14" slack="1"/>
<pin id="900" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="903" class="1005" name="add40_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="6" slack="1"/>
<pin id="905" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add40 "/>
</bind>
</comp>

<comp id="908" class="1005" name="icmp_ln1027_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="912" class="1005" name="icmp_ln1027_10_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_10 "/>
</bind>
</comp>

<comp id="919" class="1005" name="select_ln1027_20_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="2"/>
<pin id="921" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1027_20 "/>
</bind>
</comp>

<comp id="924" class="1005" name="trunc_ln1027_32_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1027_32 "/>
</bind>
</comp>

<comp id="929" class="1005" name="add40_mid1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="6" slack="1"/>
<pin id="931" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add40_mid1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="select_ln1027_19_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_19 "/>
</bind>
</comp>

<comp id="939" class="1005" name="select_ln1027_21_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="1"/>
<pin id="941" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_21 "/>
</bind>
</comp>

<comp id="944" class="1005" name="add_ln1027_4_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="1"/>
<pin id="946" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1027_4 "/>
</bind>
</comp>

<comp id="949" class="1005" name="xor_ln28_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="2"/>
<pin id="951" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln28 "/>
</bind>
</comp>

<comp id="954" class="1005" name="add_ln29_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="12" slack="1"/>
<pin id="956" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="960" class="1005" name="add_ln30_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="12" slack="1"/>
<pin id="962" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="966" class="1005" name="w_addr_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="5" slack="1"/>
<pin id="968" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="971" class="1005" name="w_10_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="1"/>
<pin id="973" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_10_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="w_addr_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="5" slack="1"/>
<pin id="978" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="w_10_addr_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="1"/>
<pin id="983" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_10_addr_1 "/>
</bind>
</comp>

<comp id="986" class="1005" name="zext_ln388_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="64" slack="23"/>
<pin id="988" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="zext_ln388 "/>
</bind>
</comp>

<comp id="991" class="1005" name="I_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="12" slack="1"/>
<pin id="993" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="add_ln328_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="12" slack="9"/>
<pin id="998" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="add_ln328 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="zext_ln388_13_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="64" slack="22"/>
<pin id="1003" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln388_13 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="I_addr_27_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="12" slack="1"/>
<pin id="1008" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_27 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="add_ln388_10_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="12" slack="1"/>
<pin id="1013" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln388_10 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="w_load_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="1"/>
<pin id="1018" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="1022" class="1005" name="w_10_load_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_10_load "/>
</bind>
</comp>

<comp id="1028" class="1005" name="w2_M_real_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="1"/>
<pin id="1030" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w2_M_real "/>
</bind>
</comp>

<comp id="1034" class="1005" name="w2_M_imag_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="1"/>
<pin id="1036" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w2_M_imag "/>
</bind>
</comp>

<comp id="1040" class="1005" name="w_addr_2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="1"/>
<pin id="1042" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_2 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="w_10_addr_2_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="1"/>
<pin id="1047" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_10_addr_2 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="p_r_M_real_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="16" slack="1"/>
<pin id="1052" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="1056" class="1005" name="p_r_M_imag_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="1"/>
<pin id="1058" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="1062" class="1005" name="zext_ln388_14_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="22"/>
<pin id="1064" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln388_14 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="I_addr_28_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="12" slack="1"/>
<pin id="1069" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_28 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="p_r_M_real_97_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="1"/>
<pin id="1074" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_97 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="p_r_M_imag_107_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="1"/>
<pin id="1080" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_107 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="w12_M_real_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="16" slack="1"/>
<pin id="1086" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w12_M_real "/>
</bind>
</comp>

<comp id="1090" class="1005" name="w12_M_imag_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="16" slack="1"/>
<pin id="1092" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w12_M_imag "/>
</bind>
</comp>

<comp id="1096" class="1005" name="p_r_M_real_99_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="1"/>
<pin id="1098" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_99 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="p_r_M_imag_109_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="1"/>
<pin id="1104" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_109 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="mul_i_i_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="1"/>
<pin id="1110" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="1113" class="1005" name="mul3_i_i_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="16" slack="1"/>
<pin id="1115" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i "/>
</bind>
</comp>

<comp id="1118" class="1005" name="mul6_i_i_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i "/>
</bind>
</comp>

<comp id="1123" class="1005" name="mul9_i_i_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="1"/>
<pin id="1125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i "/>
</bind>
</comp>

<comp id="1128" class="1005" name="mul_i_i9_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="1"/>
<pin id="1130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i9 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="mul3_i_i9_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="1"/>
<pin id="1135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i9 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="mul6_i_i9_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="1"/>
<pin id="1140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i9 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="mul9_i_i9_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="1"/>
<pin id="1145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i9 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="mul_i_i1_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="1"/>
<pin id="1150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i1 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="mul3_i_i1_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="1"/>
<pin id="1155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i1 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="mul6_i_i1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="16" slack="1"/>
<pin id="1160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="mul9_i_i1_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="1"/>
<pin id="1165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i1 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="zext_ln328_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="64" slack="13"/>
<pin id="1170" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln328 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="I_addr_26_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="12" slack="1"/>
<pin id="1175" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_26 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="p_r_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="16" slack="2"/>
<pin id="1180" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r "/>
</bind>
</comp>

<comp id="1184" class="1005" name="p_r_M_imag_113_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="16" slack="2"/>
<pin id="1186" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_113 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="p_r_11_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="16" slack="1"/>
<pin id="1192" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_11 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="p_r_M_real_101_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="16" slack="1"/>
<pin id="1198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_101 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="p_r_M_imag_111_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="2"/>
<pin id="1204" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_111 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="p_r_M_imag_123_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="1"/>
<pin id="1210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_123 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="p_r_12_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="16" slack="1"/>
<pin id="1216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_12 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="p_r_M_imag_124_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="16" slack="1"/>
<pin id="1222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_124 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="p_r_M_real_110_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="2"/>
<pin id="1228" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_110 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="p_r_M_real_108_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="16" slack="2"/>
<pin id="1234" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_108 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="p_r_M_imag_120_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="16" slack="1"/>
<pin id="1240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_120 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="p_r_M_real_113_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="16" slack="1"/>
<pin id="1246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_113 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="p_r_M_imag_125_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="16" slack="1"/>
<pin id="1252" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_125 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="p_r_M_imag_118_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="16" slack="1"/>
<pin id="1258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_118 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="p_r_M_real_114_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="16" slack="1"/>
<pin id="1264" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_114 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="p_r_M_imag_126_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="16" slack="1"/>
<pin id="1270" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_126 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="add3_i_i290_partset_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_i290_partset "/>
</bind>
</comp>

<comp id="1279" class="1005" name="add3_i_i294_partset_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_i294_partset "/>
</bind>
</comp>

<comp id="1284" class="1005" name="sub3_i_i298_partset_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="2"/>
<pin id="1286" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub3_i_i298_partset "/>
</bind>
</comp>

<comp id="1289" class="1005" name="sub3_i_i302_partset_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub3_i_i302_partset "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="110" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="127" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="144" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="160" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="185" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="240"><net_src comp="217" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="242" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="167" pin="7"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="167" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="28" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="388" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="397" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="394" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="394" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="32" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="429"><net_src comp="388" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="388" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="12" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="391" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="34" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="431" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="391" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="425" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="425" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="431" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="451" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="388" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="425" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="391" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="443" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="422" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="461" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="388" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="469" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="461" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="494" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="477" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="469" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="391" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="422" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="36" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="477" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="36" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="516" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="416" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="508" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="482" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="522" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="561"><net_src comp="28" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="562"><net_src comp="553" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="28" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="569"><net_src comp="550" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="579"><net_src comp="570" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="38" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="556" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="563" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="563" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="585" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="581" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="40" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="563" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="28" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="563" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="12" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="556" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="34" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="616" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="556" pin="3"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="610" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="610" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="616" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="636" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="563" pin="3"/><net_sink comp="646" pin=2"/></net>

<net id="659"><net_src comp="610" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="556" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="628" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="646" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="42" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="44" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="42" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="44" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="694"><net_src comp="691" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="700"><net_src comp="672" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="710"><net_src comp="679" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="679" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="725"><net_src comp="672" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="726" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="734"><net_src comp="167" pin="7"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="338" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="743" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="750"><net_src comp="167" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="747" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="348" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="167" pin="7"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="338" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="771" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="778"><net_src comp="167" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="348" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="270" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="274" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="800"><net_src comp="54" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="791" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="787" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="278" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="282" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="54" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="807" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="803" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="294" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="298" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="54" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="823" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="819" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="306" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="310" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="54" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="839" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="835" pin="1"/><net_sink comp="843" pin=2"/></net>

<net id="854"><net_src comp="74" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="861"><net_src comp="78" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="868"><net_src comp="82" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="875"><net_src comp="86" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="882"><net_src comp="90" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="889"><net_src comp="94" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="896"><net_src comp="98" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="901"><net_src comp="104" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="906"><net_src comp="405" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="911"><net_src comp="411" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="477" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="922"><net_src comp="482" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="927"><net_src comp="490" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="932"><net_src comp="502" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="937"><net_src comp="563" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="942"><net_src comp="570" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="947"><net_src comp="575" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="952"><net_src comp="593" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="957"><net_src comp="598" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="963"><net_src comp="604" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="969"><net_src comp="110" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="974"><net_src comp="127" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="979"><net_src comp="144" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="984"><net_src comp="151" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="989"><net_src comp="701" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="994"><net_src comp="160" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="999"><net_src comp="706" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1004"><net_src comp="716" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1009"><net_src comp="177" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1014"><net_src comp="721" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1019"><net_src comp="117" pin="7"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1025"><net_src comp="134" pin="7"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1031"><net_src comp="117" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1037"><net_src comp="134" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1043"><net_src comp="185" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1048"><net_src comp="192" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1053"><net_src comp="735" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1059"><net_src comp="739" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1065"><net_src comp="743" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1070"><net_src comp="201" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="1075"><net_src comp="751" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1081"><net_src comp="755" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1087"><net_src comp="117" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1093"><net_src comp="134" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1099"><net_src comp="763" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1105"><net_src comp="767" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1111"><net_src comp="314" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1116"><net_src comp="318" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1121"><net_src comp="322" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1126"><net_src comp="326" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1131"><net_src comp="330" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1136"><net_src comp="334" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1141"><net_src comp="314" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1146"><net_src comp="318" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1151"><net_src comp="322" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1156"><net_src comp="326" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1161"><net_src comp="330" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1166"><net_src comp="334" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1171"><net_src comp="771" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1176"><net_src comp="209" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1181"><net_src comp="286" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1187"><net_src comp="258" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1193"><net_src comp="290" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1199"><net_src comp="779" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1205"><net_src comp="783" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1211"><net_src comp="258" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1217"><net_src comp="286" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1223"><net_src comp="262" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1229"><net_src comp="266" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1235"><net_src comp="290" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1241"><net_src comp="262" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1247"><net_src comp="266" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1253"><net_src comp="270" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1259"><net_src comp="294" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1265"><net_src comp="298" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1271"><net_src comp="302" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1277"><net_src comp="795" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="1282"><net_src comp="811" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1287"><net_src comp="827" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="1292"><net_src comp="843" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="231" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I | {}
	Port: X | {26 27 }
	Port: w | {}
	Port: w_10 | {}
 - Input state : 
	Port: fft_stage.1_Pipeline_SKIP_X_SKIP_Y : bound | {1 }
	Port: fft_stage.1_Pipeline_SKIP_X_SKIP_Y : trunc_ln17 | {1 }
	Port: fft_stage.1_Pipeline_SKIP_X_SKIP_Y : I | {4 5 6 13 14 }
	Port: fft_stage.1_Pipeline_SKIP_X_SKIP_Y : X | {}
	Port: fft_stage.1_Pipeline_SKIP_X_SKIP_Y : w | {4 5 6 }
	Port: fft_stage.1_Pipeline_SKIP_X_SKIP_Y : w_10 | {4 5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln1027 : 1
		trunc_ln1027_31 : 1
		add40 : 2
		icmp_ln1027 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		icmp_ln50 : 1
		icmp_ln54 : 1
		add_ln57 : 1
		m1_17 : 2
		zext_ln50 : 2
		or_ln50 : 2
		j1_24 : 2
		m1_18 : 3
		icmp_ln1027_10 : 1
		select_ln1027_20 : 3
		trunc_ln1027_32 : 4
		trunc_ln1027_33 : 4
		trunc_ln1027_34 : 3
		add40_mid1 : 5
		select_ln1027_22 : 4
		add_ln22 : 1
		k2_7 : 2
		store_ln22 : 2
		store_ln22 : 5
		store_ln22 : 4
		store_ln22 : 3
	State 3
		select_ln1027 : 1
		select_ln1027_19 : 1
		add_ln1027_4 : 1
		trunc_ln1027_35 : 2
		trunc_ln1027_36 : 2
		trunc_ln1027_37 : 2
		xor_ln28 : 3
		add_ln29 : 3
		add_ln30 : 4
		icmp_ln40 : 2
		icmp_ln44 : 2
		add_ln47 : 2
		m2_9 : 3
		zext_ln40 : 3
		or_ln40 : 3
		j2_13 : 3
		m2_10 : 4
		store_ln22 : 5
		store_ln22 : 4
	State 4
		w_addr : 1
		w_load : 2
		w_10_addr : 1
		w_10_load : 2
		w_addr_1 : 1
		w_10_addr_1 : 1
		w2_M_real : 2
		w2_M_imag : 2
		add_ln388 : 1
		zext_ln388 : 2
		I_addr : 3
		add_ln328 : 1
		I_load : 4
		add_ln388_9 : 1
		zext_ln388_13 : 2
		I_addr_27 : 3
		add_ln388_10 : 1
		I_load_26 : 4
	State 5
		w_addr_2 : 1
		w_10_addr_2 : 1
		w12_M_real : 2
		w12_M_imag : 2
		trunc_ln388 : 1
		p_r_M_real : 2
		trunc_ln388_s : 1
		p_r_M_imag : 2
		I_addr_28 : 1
		trunc_ln388_15 : 1
		p_r_M_real_97 : 2
		trunc_ln388_6 : 1
		p_r_M_imag_107 : 2
		I_load_27 : 2
	State 6
		trunc_ln388_16 : 1
		p_r_M_real_99 : 2
		trunc_ln388_7 : 1
		p_r_M_imag_109 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		I_addr_26 : 1
		I_load_28 : 2
	State 14
		trunc_ln328 : 1
		p_r_M_real_101 : 2
		trunc_ln328_5 : 1
		p_r_M_imag_111 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		bitcast_ln36 : 1
		bitcast_ln36_5 : 1
		add3_i_i290_partset : 2
		bitcast_ln37 : 1
		bitcast_ln37_5 : 1
		add3_i_i294_partset : 2
		bitcast_ln38 : 1
		bitcast_ln38_5 : 1
		sub3_i_i298_partset : 2
	State 26
		store_ln36 : 1
		store_ln37 : 1
		bitcast_ln39 : 1
		bitcast_ln39_5 : 1
		sub3_i_i302_partset : 2
	State 27
		store_ln38 : 1
		store_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_258         |    2    |   109   |   113   |
|          |         grp_fu_262         |    2    |   109   |   113   |
|          |         grp_fu_266         |    2    |   109   |   113   |
|   hadd   |         grp_fu_270         |    2    |   109   |   113   |
|          |         grp_fu_274         |    2    |   109   |   113   |
|          |         grp_fu_278         |    2    |   109   |   113   |
|          |         grp_fu_282         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_286         |    2    |   109   |   113   |
|          |         grp_fu_290         |    2    |   109   |   113   |
|          |         grp_fu_294         |    2    |   109   |   113   |
|   hsub   |         grp_fu_298         |    2    |   109   |   113   |
|          |         grp_fu_302         |    2    |   109   |   113   |
|          |         grp_fu_306         |    2    |   109   |   113   |
|          |         grp_fu_310         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_314         |    2    |    91   |    35   |
|          |         grp_fu_318         |    2    |    91   |    35   |
|   hmul   |         grp_fu_322         |    2    |    91   |    35   |
|          |         grp_fu_326         |    2    |    91   |    35   |
|          |         grp_fu_330         |    2    |    91   |    35   |
|          |         grp_fu_334         |    2    |    91   |    35   |
|----------|----------------------------|---------|---------|---------|
|          |        m1_17_fu_443        |    0    |    0    |    32   |
|          |        j1_24_fu_461        |    0    |    0    |    32   |
|          |        m1_18_fu_469        |    0    |    0    |    32   |
|          |   select_ln1027_20_fu_482  |    0    |    0    |    32   |
|          |   select_ln1027_22_fu_508  |    0    |    0    |    32   |
|  select  |         k2_7_fu_522        |    0    |    0    |    7    |
|          |    select_ln1027_fu_556    |    0    |    0    |    32   |
|          |   select_ln1027_19_fu_563  |    0    |    0    |    32   |
|          |   select_ln1027_21_fu_570  |    0    |    0    |    6    |
|          |         m2_9_fu_628        |    0    |    0    |    32   |
|          |        j2_13_fu_646        |    0    |    0    |    32   |
|          |        m2_10_fu_654        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |        add40_fu_405        |    0    |    0    |    13   |
|          |      add_ln1027_fu_416     |    0    |    0    |    21   |
|          |       add_ln57_fu_437      |    0    |    0    |    39   |
|          |      add40_mid1_fu_502     |    0    |    0    |    13   |
|          |       add_ln22_fu_516      |    0    |    0    |    14   |
|          |     add_ln1027_4_fu_575    |    0    |    0    |    13   |
|    add   |       add_ln29_fu_598      |    0    |    0    |    19   |
|          |       add_ln30_fu_604      |    0    |    0    |    19   |
|          |       add_ln47_fu_622      |    0    |    0    |    39   |
|          |      add_ln388_fu_696      |    0    |    0    |    19   |
|          |      add_ln328_fu_706      |    0    |    0    |    19   |
|          |     add_ln388_9_fu_711     |    0    |    0    |    19   |
|          |     add_ln388_10_fu_721    |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|          |     icmp_ln1027_fu_411     |    0    |    0    |    12   |
|          |      icmp_ln50_fu_425      |    0    |    0    |    20   |
|   icmp   |      icmp_ln54_fu_431      |    0    |    0    |    20   |
|          |    icmp_ln1027_10_fu_477   |    0    |    0    |    10   |
|          |      icmp_ln40_fu_610      |    0    |    0    |    20   |
|          |      icmp_ln44_fu_616      |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln50_fu_455       |    0    |    0    |    2    |
|          |       or_ln40_fu_640       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln28_fu_593      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   | trunc_ln17_read_read_fu_98 |    0    |    0    |    0    |
|          |   bound_read_read_fu_104   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         grp_fu_338         |    0    |    0    |    0    |
|          |         grp_fu_348         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln1027_fu_397    |    0    |    0    |    0    |
|          |   trunc_ln1027_31_fu_401   |    0    |    0    |    0    |
|          |   trunc_ln1027_32_fu_490   |    0    |    0    |    0    |
|          |   trunc_ln1027_33_fu_494   |    0    |    0    |    0    |
|          |   trunc_ln1027_34_fu_498   |    0    |    0    |    0    |
|   trunc  |   trunc_ln1027_35_fu_581   |    0    |    0    |    0    |
|          |   trunc_ln1027_36_fu_585   |    0    |    0    |    0    |
|          |   trunc_ln1027_37_fu_589   |    0    |    0    |    0    |
|          |     trunc_ln388_fu_731     |    0    |    0    |    0    |
|          |    trunc_ln388_15_fu_747   |    0    |    0    |    0    |
|          |    trunc_ln388_16_fu_759   |    0    |    0    |    0    |
|          |     trunc_ln328_fu_775     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln50_fu_451      |    0    |    0    |    0    |
|          |      zext_ln40_fu_636      |    0    |    0    |    0    |
|          |     zext_ln1027_fu_686     |    0    |    0    |    0    |
|          |      zext_ln27_fu_691      |    0    |    0    |    0    |
|   zext   |      zext_ln388_fu_701     |    0    |    0    |    0    |
|          |    zext_ln388_13_fu_716    |    0    |    0    |    0    |
|          |      zext_ln28_fu_726      |    0    |    0    |    0    |
|          |    zext_ln388_14_fu_743    |    0    |    0    |    0    |
|          |      zext_ln328_fu_771     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_672         |    0    |    0    |    0    |
|          |        tmp_s_fu_679        |    0    |    0    |    0    |
|bitconcatenate| add3_i_i290_partset_fu_795 |    0    |    0    |    0    |
|          | add3_i_i294_partset_fu_811 |    0    |    0    |    0    |
|          | sub3_i_i298_partset_fu_827 |    0    |    0    |    0    |
|          | sub3_i_i302_partset_fu_843 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    40   |   2072  |   2499  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     I_addr_26_reg_1173     |   12   |
|     I_addr_27_reg_1006     |   12   |
|     I_addr_28_reg_1067     |   12   |
|       I_addr_reg_991       |   12   |
|add3_i_i290_partset_reg_1274|   32   |
|add3_i_i294_partset_reg_1279|   32   |
|     add40_mid1_reg_929     |    6   |
|        add40_reg_903       |    6   |
|    add_ln1027_4_reg_944    |    6   |
|      add_ln29_reg_954      |   12   |
|      add_ln30_reg_960      |   12   |
|      add_ln328_reg_996     |   12   |
|    add_ln388_10_reg_1011   |   12   |
|     bound_read_reg_898     |   14   |
|   icmp_ln1027_10_reg_912   |    1   |
|     icmp_ln1027_reg_908    |    1   |
|   indvar_flatten_reg_886   |   14   |
|         j1_reg_872         |   32   |
|         j2_reg_858         |   32   |
|         k2_reg_851         |    7   |
|         m1_reg_879         |   32   |
|         m2_reg_865         |   32   |
|     mul3_i_i1_reg_1153     |   16   |
|     mul3_i_i9_reg_1133     |   16   |
|      mul3_i_i_reg_1113     |   16   |
|     mul6_i_i1_reg_1158     |   16   |
|     mul6_i_i9_reg_1138     |   16   |
|      mul6_i_i_reg_1118     |   16   |
|     mul9_i_i1_reg_1163     |   16   |
|     mul9_i_i9_reg_1143     |   16   |
|      mul9_i_i_reg_1123     |   16   |
|      mul_i_i1_reg_1148     |   16   |
|      mul_i_i9_reg_1128     |   16   |
|      mul_i_i_reg_1108      |   16   |
|       p_r_11_reg_1190      |   16   |
|       p_r_12_reg_1214      |   16   |
|   p_r_M_imag_107_reg_1078  |   16   |
|   p_r_M_imag_109_reg_1102  |   16   |
|   p_r_M_imag_111_reg_1202  |   16   |
|   p_r_M_imag_113_reg_1184  |   16   |
|   p_r_M_imag_118_reg_1256  |   16   |
|   p_r_M_imag_120_reg_1238  |   16   |
|   p_r_M_imag_123_reg_1208  |   16   |
|   p_r_M_imag_124_reg_1220  |   16   |
|   p_r_M_imag_125_reg_1250  |   16   |
|   p_r_M_imag_126_reg_1268  |   16   |
|     p_r_M_imag_reg_1056    |   16   |
|   p_r_M_real_101_reg_1196  |   16   |
|   p_r_M_real_108_reg_1232  |   16   |
|   p_r_M_real_110_reg_1226  |   16   |
|   p_r_M_real_113_reg_1244  |   16   |
|   p_r_M_real_114_reg_1262  |   16   |
|   p_r_M_real_97_reg_1072   |   16   |
|   p_r_M_real_99_reg_1096   |   16   |
|     p_r_M_real_reg_1050    |   16   |
|        p_r_reg_1178        |   16   |
|  select_ln1027_19_reg_934  |   32   |
|  select_ln1027_20_reg_919  |   32   |
|  select_ln1027_21_reg_939  |    6   |
|sub3_i_i298_partset_reg_1284|   32   |
|sub3_i_i302_partset_reg_1289|   32   |
|   trunc_ln1027_32_reg_924  |    1   |
|   trunc_ln17_read_reg_893  |    7   |
|     w12_M_imag_reg_1090    |   16   |
|     w12_M_real_reg_1084    |   16   |
|     w2_M_imag_reg_1034     |   16   |
|     w2_M_real_reg_1028     |   16   |
|     w_10_addr_1_reg_981    |    5   |
|    w_10_addr_2_reg_1045    |    5   |
|      w_10_addr_reg_971     |    5   |
|     w_10_load_reg_1022     |   16   |
|      w_addr_1_reg_976      |    5   |
|      w_addr_2_reg_1040     |    5   |
|       w_addr_reg_966       |    5   |
|       w_load_reg_1016      |   16   |
|      xor_ln28_reg_949      |    1   |
|     zext_ln328_reg_1168    |   64   |
|   zext_ln388_13_reg_1001   |   64   |
|   zext_ln388_14_reg_1062   |   64   |
|     zext_ln388_reg_986     |   64   |
+----------------------------+--------+
|            Total           |  1412  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_117 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_134 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_134 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_167 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_167 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_231 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_231 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_231 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_231 |  p4  |   2  |  12  |   24   ||    9    |
|     grp_fu_258    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_258    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_262    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_262    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_266    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_266    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_270    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_270    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_286    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_286    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_290    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_290    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_294    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_294    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_298    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_298    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_314    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_314    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_318    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_318    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_322    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_322    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_326    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_326    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_330    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_330    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_334    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_334    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1096  ||  19.046 ||   386   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2072  |  2499  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   386  |
|  Register |    -   |    -   |  1412  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   19   |  3484  |  2885  |
+-----------+--------+--------+--------+--------+
