$date
	Mon Oct 16 16:00:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module p1_tb $end
$var wire 3 ! lo [2:0] $end
$var wire 1 " y $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 3 & li [2:0] $end
$var wire 3 ' lo [2:0] $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 " y $end
$var wire 3 ( s [2:0] $end
$scope module st0 $end
$var wire 1 # clk $end
$var wire 1 ) d $end
$var wire 1 $ reset $end
$var reg 1 * q $end
$upscope $end
$scope module st1 $end
$var wire 1 # clk $end
$var wire 1 + d $end
$var wire 1 $ reset $end
$var reg 1 , q $end
$upscope $end
$scope module st2 $end
$var wire 1 # clk $end
$var wire 1 - d $end
$var wire 1 $ reset $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
1-
0,
1+
0*
0)
b11 (
b0 '
bz &
0%
1$
0#
0"
b0 !
$end
#10
1#
#20
0+
b1 (
0#
0$
1%
#30
1+
0-
b10 (
b1 !
b1 '
1.
1#
#40
0#
0%
#50
1)
0+
1"
b100 (
0.
b10 !
b10 '
1,
1#
#60
0)
b0 (
0"
0#
1%
#70
1-
b1 (
b0 !
b0 '
0,
1#
#80
1+
b11 (
0#
0%
#90
0)
b11 (
1"
1.
b11 !
b11 '
1,
1#
#100
0#
#110
1#
1%
#120
0#
#130
1#
#140
0#
#150
1#
0%
#160
0#
#170
1#
#180
0#
#190
1#
1%
#200
0#
#210
1#
0%
#220
0#
#230
1#
#240
0#
#250
1#
