--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml wb_intercon_p2p.twx wb_intercon_p2p.ncd -o
wb_intercon_p2p.twr wb_intercon_p2p.pcf -ucf wb_intercon_p2p_nexys2.ucf

Design file:              wb_intercon_p2p.ncd
Physical constraint file: wb_intercon_p2p.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "PIN_CLOCK_100" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18094 paths analyzed, 1718 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.657ns.
--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7 (SLICE_X54Y30.CE), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.630ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.079 - 0.106)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB7     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X52Y65.F4      net (fanout=10)       1.528   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<7>
    SLICE_X52Y65.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].register_bit.SLICEM_F
    SLICE_X53Y64.G3      net (fanout=1)        0.048   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
    SLICE_X53Y64.Y       Tilo                  0.612   N51
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].operand_select_mux
    SLICE_X51Y57.F1      net (fanout=41)       0.989   Inst_wbm_uart_kcpsm3/PORTS_ID<2>
    SLICE_X51Y57.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011_SW1
    SLICE_X50Y56.G4      net (fanout=1)        0.075   N49
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/N12
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011
    SLICE_X47Y52.F4      net (fanout=8)        0.947   Inst_wbm_uart_kcpsm3/N10
    SLICE_X47Y52.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE1
    SLICE_X54Y30.CE      net (fanout=4)        2.958   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
    SLICE_X54Y30.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0<7>
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7
    -------------------------------------------------  ---------------------------
    Total                                     12.630ns (6.085ns logic, 6.545ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.553ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.079 - 0.106)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB4     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X52Y65.F1      net (fanout=10)       1.451   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<4>
    SLICE_X52Y65.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].register_bit.SLICEM_F
    SLICE_X53Y64.G3      net (fanout=1)        0.048   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
    SLICE_X53Y64.Y       Tilo                  0.612   N51
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].operand_select_mux
    SLICE_X51Y57.F1      net (fanout=41)       0.989   Inst_wbm_uart_kcpsm3/PORTS_ID<2>
    SLICE_X51Y57.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011_SW1
    SLICE_X50Y56.G4      net (fanout=1)        0.075   N49
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/N12
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011
    SLICE_X47Y52.F4      net (fanout=8)        0.947   Inst_wbm_uart_kcpsm3/N10
    SLICE_X47Y52.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE1
    SLICE_X54Y30.CE      net (fanout=4)        2.958   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
    SLICE_X54Y30.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0<7>
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7
    -------------------------------------------------  ---------------------------
    Total                                     12.553ns (6.085ns logic, 6.468ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.496ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.079 - 0.106)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB7     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X50Y64.F4      net (fanout=10)       1.457   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<7>
    SLICE_X50Y64.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<4>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[4].register_bit.SLICEM_F
    SLICE_X50Y62.G2      net (fanout=1)        0.346   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<4>
    SLICE_X50Y62.Y       Tilo                  0.660   N12
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[4].operand_select_mux
    SLICE_X51Y57.F4      net (fanout=24)       0.580   Inst_wbm_uart_kcpsm3/PORTS_ID<4>
    SLICE_X51Y57.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011_SW1
    SLICE_X50Y56.G4      net (fanout=1)        0.075   N49
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/N12
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011
    SLICE_X47Y52.F4      net (fanout=8)        0.947   Inst_wbm_uart_kcpsm3/N10
    SLICE_X47Y52.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE1
    SLICE_X54Y30.CE      net (fanout=4)        2.958   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
    SLICE_X54Y30.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0<7>
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_7
    -------------------------------------------------  ---------------------------
    Total                                     12.496ns (6.133ns logic, 6.363ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6 (SLICE_X54Y30.CE), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.630ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.079 - 0.106)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB7     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X52Y65.F4      net (fanout=10)       1.528   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<7>
    SLICE_X52Y65.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].register_bit.SLICEM_F
    SLICE_X53Y64.G3      net (fanout=1)        0.048   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
    SLICE_X53Y64.Y       Tilo                  0.612   N51
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].operand_select_mux
    SLICE_X51Y57.F1      net (fanout=41)       0.989   Inst_wbm_uart_kcpsm3/PORTS_ID<2>
    SLICE_X51Y57.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011_SW1
    SLICE_X50Y56.G4      net (fanout=1)        0.075   N49
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/N12
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011
    SLICE_X47Y52.F4      net (fanout=8)        0.947   Inst_wbm_uart_kcpsm3/N10
    SLICE_X47Y52.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE1
    SLICE_X54Y30.CE      net (fanout=4)        2.958   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
    SLICE_X54Y30.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0<7>
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6
    -------------------------------------------------  ---------------------------
    Total                                     12.630ns (6.085ns logic, 6.545ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.553ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.079 - 0.106)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB4     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X52Y65.F1      net (fanout=10)       1.451   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<4>
    SLICE_X52Y65.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].register_bit.SLICEM_F
    SLICE_X53Y64.G3      net (fanout=1)        0.048   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
    SLICE_X53Y64.Y       Tilo                  0.612   N51
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].operand_select_mux
    SLICE_X51Y57.F1      net (fanout=41)       0.989   Inst_wbm_uart_kcpsm3/PORTS_ID<2>
    SLICE_X51Y57.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011_SW1
    SLICE_X50Y56.G4      net (fanout=1)        0.075   N49
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/N12
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011
    SLICE_X47Y52.F4      net (fanout=8)        0.947   Inst_wbm_uart_kcpsm3/N10
    SLICE_X47Y52.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE1
    SLICE_X54Y30.CE      net (fanout=4)        2.958   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
    SLICE_X54Y30.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0<7>
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6
    -------------------------------------------------  ---------------------------
    Total                                     12.553ns (6.085ns logic, 6.468ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.496ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.079 - 0.106)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB7     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X50Y64.F4      net (fanout=10)       1.457   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<7>
    SLICE_X50Y64.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<4>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[4].register_bit.SLICEM_F
    SLICE_X50Y62.G2      net (fanout=1)        0.346   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<4>
    SLICE_X50Y62.Y       Tilo                  0.660   N12
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[4].operand_select_mux
    SLICE_X51Y57.F4      net (fanout=24)       0.580   Inst_wbm_uart_kcpsm3/PORTS_ID<4>
    SLICE_X51Y57.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011_SW1
    SLICE_X50Y56.G4      net (fanout=1)        0.075   N49
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/N12
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011
    SLICE_X47Y52.F4      net (fanout=8)        0.947   Inst_wbm_uart_kcpsm3/N10
    SLICE_X47Y52.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE1
    SLICE_X54Y30.CE      net (fanout=4)        2.958   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
    SLICE_X54Y30.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0<7>
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_6
    -------------------------------------------------  ---------------------------
    Total                                     12.496ns (6.133ns logic, 6.363ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3 (SLICE_X54Y27.CE), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.167ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.079 - 0.106)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB7     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X52Y65.F4      net (fanout=10)       1.528   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<7>
    SLICE_X52Y65.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].register_bit.SLICEM_F
    SLICE_X53Y64.G3      net (fanout=1)        0.048   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
    SLICE_X53Y64.Y       Tilo                  0.612   N51
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].operand_select_mux
    SLICE_X51Y57.F1      net (fanout=41)       0.989   Inst_wbm_uart_kcpsm3/PORTS_ID<2>
    SLICE_X51Y57.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011_SW1
    SLICE_X50Y56.G4      net (fanout=1)        0.075   N49
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/N12
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011
    SLICE_X47Y52.F4      net (fanout=8)        0.947   Inst_wbm_uart_kcpsm3/N10
    SLICE_X47Y52.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE1
    SLICE_X54Y27.CE      net (fanout=4)        2.495   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
    SLICE_X54Y27.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0<3>
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3
    -------------------------------------------------  ---------------------------
    Total                                     12.167ns (6.085ns logic, 6.082ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.090ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.079 - 0.106)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB4     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X52Y65.F1      net (fanout=10)       1.451   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<4>
    SLICE_X52Y65.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].register_bit.SLICEM_F
    SLICE_X53Y64.G3      net (fanout=1)        0.048   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
    SLICE_X53Y64.Y       Tilo                  0.612   N51
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].operand_select_mux
    SLICE_X51Y57.F1      net (fanout=41)       0.989   Inst_wbm_uart_kcpsm3/PORTS_ID<2>
    SLICE_X51Y57.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011_SW1
    SLICE_X50Y56.G4      net (fanout=1)        0.075   N49
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/N12
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011
    SLICE_X47Y52.F4      net (fanout=8)        0.947   Inst_wbm_uart_kcpsm3/N10
    SLICE_X47Y52.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE1
    SLICE_X54Y27.CE      net (fanout=4)        2.495   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
    SLICE_X54Y27.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0<3>
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3
    -------------------------------------------------  ---------------------------
    Total                                     12.090ns (6.085ns logic, 6.005ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.033ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.079 - 0.106)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB7     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X50Y64.F4      net (fanout=10)       1.457   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<7>
    SLICE_X50Y64.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<4>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[4].register_bit.SLICEM_F
    SLICE_X50Y62.G2      net (fanout=1)        0.346   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<4>
    SLICE_X50Y62.Y       Tilo                  0.660   N12
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[4].operand_select_mux
    SLICE_X51Y57.F4      net (fanout=24)       0.580   Inst_wbm_uart_kcpsm3/PORTS_ID<4>
    SLICE_X51Y57.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011_SW1
    SLICE_X50Y56.G4      net (fanout=1)        0.075   N49
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/N12
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_IN_CE_cmp_eq000011
    SLICE_X47Y52.F4      net (fanout=8)        0.947   Inst_wbm_uart_kcpsm3/N10
    SLICE_X47Y52.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE1
    SLICE_X54Y27.CE      net (fanout=4)        2.495   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_CE
    SLICE_X54Y27.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0<3>
                                                       Inst_wbm_uart_kcpsm3/DATA_WB_OUT_7_0_3
    -------------------------------------------------  ---------------------------
    Total                                     12.033ns (6.133ns logic, 5.900ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "PIN_CLOCK_100" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[2].msbs.delay16_srl (SLICE_X64Y16.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[1].data_reg (FF)
  Destination:          Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[2].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 20.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[1].data_reg to Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[2].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y18.XQ      Tcko                  0.412   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<1>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[1].data_reg
    SLICE_X64Y16.BY      net (fanout=1)        0.308   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<1>
    SLICE_X64Y16.CLK     Tdh         (-Th)     0.110   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<3>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[2].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.302ns logic, 0.308ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[6].msbs.delay16_srl (SLICE_X66Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[5].data_reg (FF)
  Destination:          Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[6].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.051 - 0.049)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 20.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[5].data_reg to Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[6].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y13.XQ      Tcko                  0.412   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<5>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[5].data_reg
    SLICE_X66Y13.BY      net (fanout=1)        0.329   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<5>
    SLICE_X66Y13.CLK     Tdh         (-Th)     0.110   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<7>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[6].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.302ns logic, 0.329ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[8].msbs.delay16_srl (SLICE_X64Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[7].data_reg (FF)
  Destination:          Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[8].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.049 - 0.051)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 20.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[7].data_reg to Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[8].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y13.XQ      Tcko                  0.412   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<7>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[7].data_reg
    SLICE_X64Y12.BY      net (fanout=1)        0.330   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<7>
    SLICE_X64Y12.CLK     Tdh         (-Th)     0.110   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<8>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[8].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.302ns logic, 0.330ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "PIN_CLOCK_100" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: SLAVE0/act_wb_FSM_FFd1/SR
  Logical resource: SLAVE0/act_wb_FSM_FFd1/SR
  Location pin: SLICE_X65Y39.SR
  Clock network: PIN_RESET_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: SLAVE0/act_wb_FSM_FFd1/SR
  Logical resource: SLAVE0/act_wb_FSM_FFd1/SR
  Location pin: SLICE_X65Y39.SR
  Clock network: PIN_RESET_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: SLAVE_PWM/act_wb_FSM_FFd1/SR
  Logical resource: SLAVE_PWM/act_wb_FSM_FFd1/SR
  Location pin: SLICE_X50Y36.SR
  Clock network: PIN_RESET_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock PIN_CLOCK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PIN_CLOCK_100  |   12.657|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18094 paths, 0 nets, and 2567 connections

Design statistics:
   Minimum period:  12.657ns{1}   (Maximum frequency:  79.008MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 27 15:51:57 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 148 MB



