countPositive,u-CCDL,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-Ccsr,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-Ccsr,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-Ccsr,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-Ccsr,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-Ccsr,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-CRCR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-CRCR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-CRCR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-CRCR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-CRCR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-OCNG,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-OCNG,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-OEAA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,1,0
countPositive,u-OEAA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-OEAA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-OEAA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-OEAA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-OEBA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,1,0
countPositive,u-OEBA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-OEBA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-OESA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-OESA,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-Oido,0,0,4,5,4.5,2,2,2.0,0.0,For,0,0
countPositive,u-Oido,0,1,3,3,3.0,4,4,4.0,0.1111111111111111,Assignment,0,0
countPositive,u-OODL,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-OODL,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-OODL,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-OODL,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORAN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORAN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,1,0
countPositive,u-ORAN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORAN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORAN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORAN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORAN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORAN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORAN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORAN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORBN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORBN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORBN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,1,0
countPositive,u-ORBN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORBN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORBN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORLN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORLN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORLN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORLN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORRN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORRN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORRN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORRN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORRN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,1,0
countPositive,u-ORRN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORRN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,1
countPositive,u-ORRN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORRN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,1
countPositive,u-ORRN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORSN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORSN,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-ORSN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-ORSN,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-SMTC,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,Declaration,0,0
countPositive,u-SMTT,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,Declaration,0,0
countPositive,u-SRSR,0,1,3,3,3.0,4,4,4.0,0.1111111111111111,Assignment,0,0
countPositive,u-SRSR,0,1,3,3,3.0,4,4,4.0,0.1111111111111111,Assignment,0,0
countPositive,u-SRSR,1,0,2,2,2.0,4,5,4.5,1.0,Block,0,0
countPositive,u-SRSR,1,0,2,2,2.0,4,5,4.5,1.0,Block,0,0
countPositive,u-SRSR,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,Block,0,0
countPositive,u-SSDL,0,1,3,3,3.0,4,4,4.0,0.1111111111111111,Assignment,0,0
countPositive,u-SSDL,0,1,3,3,3.0,4,4,4.0,0.1111111111111111,Assignment,0,0
countPositive,u-SSDL,1,0,2,2,2.0,4,5,4.5,1.0,Block,0,0
countPositive,u-SSDL,1,0,2,2,2.0,4,5,4.5,1.0,Block,0,0
countPositive,u-SSDL,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,Block,0,0
countPositive,u-SSDL,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-SSDL,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,Block,0,0
countPositive,u-STRI,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-STRI,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-STRP,0,1,3,3,3.0,4,4,4.0,0.1111111111111111,Assignment,0,0
countPositive,u-STRP,0,1,3,3,3.0,4,4,4.0,0.1111111111111111,Assignment,0,0
countPositive,u-STRP,1,0,2,2,2.0,4,5,4.5,1.0,Block,0,0
countPositive,u-STRP,1,0,2,2,2.0,4,5,4.5,1.0,Block,0,0
countPositive,u-STRP,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,Block,0,0
countPositive,u-STRP,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-STRP,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,Block,0,0
countPositive,u-VDTR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VDTR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,1,0
countPositive,u-VDTR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VDTR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VDTR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,1,0
countPositive,u-VDTR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,1
countPositive,u-VDTR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-VDTR,1,0,2,2,2.0,4,5,4.5,1.0,If,1,0
countPositive,u-VDTR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-VDTR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,1
countPositive,u-VDTR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-VDTR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,1
countPositive,u-VDTR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-VDTR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,1,0
countPositive,u-VDTR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-VLSR,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-VLSR,0,0,0,0,0.0,2,7,5.0,0.2962962962962963,For,0,0
countPositive,u-VLSR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VLSR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VLSR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VLSR,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VLSR,0,0,4,5,4.5,2,2,2.0,0.0,For,0,0
countPositive,u-VLSR,0,0,4,5,4.5,2,2,2.0,0.0,For,0,0
countPositive,u-VLSR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,1
countPositive,u-VLSR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-VLSR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-VLSR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-VLSR,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-VLSR,0,1,3,3,3.0,4,4,4.0,0.1111111111111111,Assignment,0,0
countPositive,u-VLSR,0,1,3,3,3.0,4,4,4.0,0.1111111111111111,Assignment,0,0
countPositive,u-VLSR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-VLSR,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-VTWD,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VTWD,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VTWD,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VTWD,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VTWD,1,0,2,2,2.0,4,5,4.5,1.0,If,0,1
countPositive,u-VTWD,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-VTWD,1,0,2,2,2.0,4,5,4.5,1.0,If,0,1
countPositive,u-VTWD,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
countPositive,u-VTWD,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-VTWD,0,0,2,2,2.0,0,0,0.0,0.2222222222222222,Return,0,0
countPositive,u-VVDL,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VVDL,0,0,1,1,1.0,1,6,4.0,0.8333333333333334,For,0,0
countPositive,u-VVDL,1,0,2,2,2.0,4,5,4.5,1.0,If,0,0
