
UART_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  00002b56  00002bca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002b56  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .stab         00001e90  00000000  00000000  00002bd8  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000ce4  00000000  00000000  00004a68  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000160  00000000  00000000  0000574c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000018f  00000000  00000000  000058ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002045  00000000  00000000  00005a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001101  00000000  00000000  00007a80  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f82  00000000  00000000  00008b81  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000180  00000000  00000000  00009b04  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002c2  00000000  00000000  00009c84  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000088e  00000000  00000000  00009f46  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000a7d4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
       8:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
       c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      10:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      14:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      18:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      1c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      20:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      24:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      28:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      2c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      30:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      34:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      38:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      3c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      40:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      44:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      48:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      50:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      54:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      58:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      5c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      60:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
      64:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e6 e5       	ldi	r30, 0x56	; 86
      7c:	fb e2       	ldi	r31, 0x2B	; 43
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	ac 30       	cpi	r26, 0x0C	; 12
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>
      8a:	0e 94 bb 12 	call	0x2576	; 0x2576 <main>
      8e:	0c 94 a9 15 	jmp	0x2b52	; 0x2b52 <_exit>

00000092 <__bad_interrupt>:
      92:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000096 <__fixunssfsi>:
      96:	ef 92       	push	r14
      98:	ff 92       	push	r15
      9a:	0f 93       	push	r16
      9c:	1f 93       	push	r17
      9e:	7b 01       	movw	r14, r22
      a0:	8c 01       	movw	r16, r24
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 f7 03 	call	0x7ee	; 0x7ee <__gesf2>
      ae:	88 23       	and	r24, r24
      b0:	8c f0       	brlt	.+34     	; 0xd4 <__fixunssfsi+0x3e>
      b2:	c8 01       	movw	r24, r16
      b4:	b7 01       	movw	r22, r14
      b6:	20 e0       	ldi	r18, 0x00	; 0
      b8:	30 e0       	ldi	r19, 0x00	; 0
      ba:	40 e0       	ldi	r20, 0x00	; 0
      bc:	5f e4       	ldi	r21, 0x4F	; 79
      be:	0e 94 c3 01 	call	0x386	; 0x386 <__subsf3>
      c2:	0e 94 57 04 	call	0x8ae	; 0x8ae <__fixsfsi>
      c6:	9b 01       	movw	r18, r22
      c8:	ac 01       	movw	r20, r24
      ca:	20 50       	subi	r18, 0x00	; 0
      cc:	30 40       	sbci	r19, 0x00	; 0
      ce:	40 40       	sbci	r20, 0x00	; 0
      d0:	50 48       	sbci	r21, 0x80	; 128
      d2:	06 c0       	rjmp	.+12     	; 0xe0 <__fixunssfsi+0x4a>
      d4:	c8 01       	movw	r24, r16
      d6:	b7 01       	movw	r22, r14
      d8:	0e 94 57 04 	call	0x8ae	; 0x8ae <__fixsfsi>
      dc:	9b 01       	movw	r18, r22
      de:	ac 01       	movw	r20, r24
      e0:	b9 01       	movw	r22, r18
      e2:	ca 01       	movw	r24, r20
      e4:	1f 91       	pop	r17
      e6:	0f 91       	pop	r16
      e8:	ff 90       	pop	r15
      ea:	ef 90       	pop	r14
      ec:	08 95       	ret

000000ee <_fpadd_parts>:
      ee:	a0 e0       	ldi	r26, 0x00	; 0
      f0:	b0 e0       	ldi	r27, 0x00	; 0
      f2:	ed e7       	ldi	r30, 0x7D	; 125
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	0c 94 d1 12 	jmp	0x25a2	; 0x25a2 <__prologue_saves__>
      fa:	dc 01       	movw	r26, r24
      fc:	2b 01       	movw	r4, r22
      fe:	fa 01       	movw	r30, r20
     100:	9c 91       	ld	r25, X
     102:	92 30       	cpi	r25, 0x02	; 2
     104:	08 f4       	brcc	.+2      	; 0x108 <_fpadd_parts+0x1a>
     106:	39 c1       	rjmp	.+626    	; 0x37a <_fpadd_parts+0x28c>
     108:	eb 01       	movw	r28, r22
     10a:	88 81       	ld	r24, Y
     10c:	82 30       	cpi	r24, 0x02	; 2
     10e:	08 f4       	brcc	.+2      	; 0x112 <_fpadd_parts+0x24>
     110:	33 c1       	rjmp	.+614    	; 0x378 <_fpadd_parts+0x28a>
     112:	94 30       	cpi	r25, 0x04	; 4
     114:	69 f4       	brne	.+26     	; 0x130 <_fpadd_parts+0x42>
     116:	84 30       	cpi	r24, 0x04	; 4
     118:	09 f0       	breq	.+2      	; 0x11c <_fpadd_parts+0x2e>
     11a:	2f c1       	rjmp	.+606    	; 0x37a <_fpadd_parts+0x28c>
     11c:	11 96       	adiw	r26, 0x01	; 1
     11e:	9c 91       	ld	r25, X
     120:	11 97       	sbiw	r26, 0x01	; 1
     122:	89 81       	ldd	r24, Y+1	; 0x01
     124:	98 17       	cp	r25, r24
     126:	09 f4       	brne	.+2      	; 0x12a <_fpadd_parts+0x3c>
     128:	28 c1       	rjmp	.+592    	; 0x37a <_fpadd_parts+0x28c>
     12a:	a3 e0       	ldi	r26, 0x03	; 3
     12c:	b1 e0       	ldi	r27, 0x01	; 1
     12e:	25 c1       	rjmp	.+586    	; 0x37a <_fpadd_parts+0x28c>
     130:	84 30       	cpi	r24, 0x04	; 4
     132:	09 f4       	brne	.+2      	; 0x136 <_fpadd_parts+0x48>
     134:	21 c1       	rjmp	.+578    	; 0x378 <_fpadd_parts+0x28a>
     136:	82 30       	cpi	r24, 0x02	; 2
     138:	a9 f4       	brne	.+42     	; 0x164 <_fpadd_parts+0x76>
     13a:	92 30       	cpi	r25, 0x02	; 2
     13c:	09 f0       	breq	.+2      	; 0x140 <_fpadd_parts+0x52>
     13e:	1d c1       	rjmp	.+570    	; 0x37a <_fpadd_parts+0x28c>
     140:	9a 01       	movw	r18, r20
     142:	ad 01       	movw	r20, r26
     144:	88 e0       	ldi	r24, 0x08	; 8
     146:	ea 01       	movw	r28, r20
     148:	09 90       	ld	r0, Y+
     14a:	ae 01       	movw	r20, r28
     14c:	e9 01       	movw	r28, r18
     14e:	09 92       	st	Y+, r0
     150:	9e 01       	movw	r18, r28
     152:	81 50       	subi	r24, 0x01	; 1
     154:	c1 f7       	brne	.-16     	; 0x146 <_fpadd_parts+0x58>
     156:	e2 01       	movw	r28, r4
     158:	89 81       	ldd	r24, Y+1	; 0x01
     15a:	11 96       	adiw	r26, 0x01	; 1
     15c:	9c 91       	ld	r25, X
     15e:	89 23       	and	r24, r25
     160:	81 83       	std	Z+1, r24	; 0x01
     162:	08 c1       	rjmp	.+528    	; 0x374 <_fpadd_parts+0x286>
     164:	92 30       	cpi	r25, 0x02	; 2
     166:	09 f4       	brne	.+2      	; 0x16a <_fpadd_parts+0x7c>
     168:	07 c1       	rjmp	.+526    	; 0x378 <_fpadd_parts+0x28a>
     16a:	12 96       	adiw	r26, 0x02	; 2
     16c:	2d 90       	ld	r2, X+
     16e:	3c 90       	ld	r3, X
     170:	13 97       	sbiw	r26, 0x03	; 3
     172:	eb 01       	movw	r28, r22
     174:	8a 81       	ldd	r24, Y+2	; 0x02
     176:	9b 81       	ldd	r25, Y+3	; 0x03
     178:	14 96       	adiw	r26, 0x04	; 4
     17a:	ad 90       	ld	r10, X+
     17c:	bd 90       	ld	r11, X+
     17e:	cd 90       	ld	r12, X+
     180:	dc 90       	ld	r13, X
     182:	17 97       	sbiw	r26, 0x07	; 7
     184:	ec 80       	ldd	r14, Y+4	; 0x04
     186:	fd 80       	ldd	r15, Y+5	; 0x05
     188:	0e 81       	ldd	r16, Y+6	; 0x06
     18a:	1f 81       	ldd	r17, Y+7	; 0x07
     18c:	91 01       	movw	r18, r2
     18e:	28 1b       	sub	r18, r24
     190:	39 0b       	sbc	r19, r25
     192:	b9 01       	movw	r22, r18
     194:	37 ff       	sbrs	r19, 7
     196:	04 c0       	rjmp	.+8      	; 0x1a0 <_fpadd_parts+0xb2>
     198:	66 27       	eor	r22, r22
     19a:	77 27       	eor	r23, r23
     19c:	62 1b       	sub	r22, r18
     19e:	73 0b       	sbc	r23, r19
     1a0:	60 32       	cpi	r22, 0x20	; 32
     1a2:	71 05       	cpc	r23, r1
     1a4:	0c f0       	brlt	.+2      	; 0x1a8 <_fpadd_parts+0xba>
     1a6:	61 c0       	rjmp	.+194    	; 0x26a <_fpadd_parts+0x17c>
     1a8:	12 16       	cp	r1, r18
     1aa:	13 06       	cpc	r1, r19
     1ac:	6c f5       	brge	.+90     	; 0x208 <_fpadd_parts+0x11a>
     1ae:	37 01       	movw	r6, r14
     1b0:	48 01       	movw	r8, r16
     1b2:	06 2e       	mov	r0, r22
     1b4:	04 c0       	rjmp	.+8      	; 0x1be <_fpadd_parts+0xd0>
     1b6:	96 94       	lsr	r9
     1b8:	87 94       	ror	r8
     1ba:	77 94       	ror	r7
     1bc:	67 94       	ror	r6
     1be:	0a 94       	dec	r0
     1c0:	d2 f7       	brpl	.-12     	; 0x1b6 <_fpadd_parts+0xc8>
     1c2:	21 e0       	ldi	r18, 0x01	; 1
     1c4:	30 e0       	ldi	r19, 0x00	; 0
     1c6:	40 e0       	ldi	r20, 0x00	; 0
     1c8:	50 e0       	ldi	r21, 0x00	; 0
     1ca:	04 c0       	rjmp	.+8      	; 0x1d4 <_fpadd_parts+0xe6>
     1cc:	22 0f       	add	r18, r18
     1ce:	33 1f       	adc	r19, r19
     1d0:	44 1f       	adc	r20, r20
     1d2:	55 1f       	adc	r21, r21
     1d4:	6a 95       	dec	r22
     1d6:	d2 f7       	brpl	.-12     	; 0x1cc <_fpadd_parts+0xde>
     1d8:	21 50       	subi	r18, 0x01	; 1
     1da:	30 40       	sbci	r19, 0x00	; 0
     1dc:	40 40       	sbci	r20, 0x00	; 0
     1de:	50 40       	sbci	r21, 0x00	; 0
     1e0:	2e 21       	and	r18, r14
     1e2:	3f 21       	and	r19, r15
     1e4:	40 23       	and	r20, r16
     1e6:	51 23       	and	r21, r17
     1e8:	21 15       	cp	r18, r1
     1ea:	31 05       	cpc	r19, r1
     1ec:	41 05       	cpc	r20, r1
     1ee:	51 05       	cpc	r21, r1
     1f0:	21 f0       	breq	.+8      	; 0x1fa <_fpadd_parts+0x10c>
     1f2:	21 e0       	ldi	r18, 0x01	; 1
     1f4:	30 e0       	ldi	r19, 0x00	; 0
     1f6:	40 e0       	ldi	r20, 0x00	; 0
     1f8:	50 e0       	ldi	r21, 0x00	; 0
     1fa:	79 01       	movw	r14, r18
     1fc:	8a 01       	movw	r16, r20
     1fe:	e6 28       	or	r14, r6
     200:	f7 28       	or	r15, r7
     202:	08 29       	or	r16, r8
     204:	19 29       	or	r17, r9
     206:	3c c0       	rjmp	.+120    	; 0x280 <_fpadd_parts+0x192>
     208:	23 2b       	or	r18, r19
     20a:	d1 f1       	breq	.+116    	; 0x280 <_fpadd_parts+0x192>
     20c:	26 0e       	add	r2, r22
     20e:	37 1e       	adc	r3, r23
     210:	35 01       	movw	r6, r10
     212:	46 01       	movw	r8, r12
     214:	06 2e       	mov	r0, r22
     216:	04 c0       	rjmp	.+8      	; 0x220 <_fpadd_parts+0x132>
     218:	96 94       	lsr	r9
     21a:	87 94       	ror	r8
     21c:	77 94       	ror	r7
     21e:	67 94       	ror	r6
     220:	0a 94       	dec	r0
     222:	d2 f7       	brpl	.-12     	; 0x218 <_fpadd_parts+0x12a>
     224:	21 e0       	ldi	r18, 0x01	; 1
     226:	30 e0       	ldi	r19, 0x00	; 0
     228:	40 e0       	ldi	r20, 0x00	; 0
     22a:	50 e0       	ldi	r21, 0x00	; 0
     22c:	04 c0       	rjmp	.+8      	; 0x236 <_fpadd_parts+0x148>
     22e:	22 0f       	add	r18, r18
     230:	33 1f       	adc	r19, r19
     232:	44 1f       	adc	r20, r20
     234:	55 1f       	adc	r21, r21
     236:	6a 95       	dec	r22
     238:	d2 f7       	brpl	.-12     	; 0x22e <_fpadd_parts+0x140>
     23a:	21 50       	subi	r18, 0x01	; 1
     23c:	30 40       	sbci	r19, 0x00	; 0
     23e:	40 40       	sbci	r20, 0x00	; 0
     240:	50 40       	sbci	r21, 0x00	; 0
     242:	2a 21       	and	r18, r10
     244:	3b 21       	and	r19, r11
     246:	4c 21       	and	r20, r12
     248:	5d 21       	and	r21, r13
     24a:	21 15       	cp	r18, r1
     24c:	31 05       	cpc	r19, r1
     24e:	41 05       	cpc	r20, r1
     250:	51 05       	cpc	r21, r1
     252:	21 f0       	breq	.+8      	; 0x25c <_fpadd_parts+0x16e>
     254:	21 e0       	ldi	r18, 0x01	; 1
     256:	30 e0       	ldi	r19, 0x00	; 0
     258:	40 e0       	ldi	r20, 0x00	; 0
     25a:	50 e0       	ldi	r21, 0x00	; 0
     25c:	59 01       	movw	r10, r18
     25e:	6a 01       	movw	r12, r20
     260:	a6 28       	or	r10, r6
     262:	b7 28       	or	r11, r7
     264:	c8 28       	or	r12, r8
     266:	d9 28       	or	r13, r9
     268:	0b c0       	rjmp	.+22     	; 0x280 <_fpadd_parts+0x192>
     26a:	82 15       	cp	r24, r2
     26c:	93 05       	cpc	r25, r3
     26e:	2c f0       	brlt	.+10     	; 0x27a <_fpadd_parts+0x18c>
     270:	1c 01       	movw	r2, r24
     272:	aa 24       	eor	r10, r10
     274:	bb 24       	eor	r11, r11
     276:	65 01       	movw	r12, r10
     278:	03 c0       	rjmp	.+6      	; 0x280 <_fpadd_parts+0x192>
     27a:	ee 24       	eor	r14, r14
     27c:	ff 24       	eor	r15, r15
     27e:	87 01       	movw	r16, r14
     280:	11 96       	adiw	r26, 0x01	; 1
     282:	9c 91       	ld	r25, X
     284:	d2 01       	movw	r26, r4
     286:	11 96       	adiw	r26, 0x01	; 1
     288:	8c 91       	ld	r24, X
     28a:	98 17       	cp	r25, r24
     28c:	09 f4       	brne	.+2      	; 0x290 <_fpadd_parts+0x1a2>
     28e:	45 c0       	rjmp	.+138    	; 0x31a <_fpadd_parts+0x22c>
     290:	99 23       	and	r25, r25
     292:	39 f0       	breq	.+14     	; 0x2a2 <_fpadd_parts+0x1b4>
     294:	a8 01       	movw	r20, r16
     296:	97 01       	movw	r18, r14
     298:	2a 19       	sub	r18, r10
     29a:	3b 09       	sbc	r19, r11
     29c:	4c 09       	sbc	r20, r12
     29e:	5d 09       	sbc	r21, r13
     2a0:	06 c0       	rjmp	.+12     	; 0x2ae <_fpadd_parts+0x1c0>
     2a2:	a6 01       	movw	r20, r12
     2a4:	95 01       	movw	r18, r10
     2a6:	2e 19       	sub	r18, r14
     2a8:	3f 09       	sbc	r19, r15
     2aa:	40 0b       	sbc	r20, r16
     2ac:	51 0b       	sbc	r21, r17
     2ae:	57 fd       	sbrc	r21, 7
     2b0:	08 c0       	rjmp	.+16     	; 0x2c2 <_fpadd_parts+0x1d4>
     2b2:	11 82       	std	Z+1, r1	; 0x01
     2b4:	33 82       	std	Z+3, r3	; 0x03
     2b6:	22 82       	std	Z+2, r2	; 0x02
     2b8:	24 83       	std	Z+4, r18	; 0x04
     2ba:	35 83       	std	Z+5, r19	; 0x05
     2bc:	46 83       	std	Z+6, r20	; 0x06
     2be:	57 83       	std	Z+7, r21	; 0x07
     2c0:	1d c0       	rjmp	.+58     	; 0x2fc <_fpadd_parts+0x20e>
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	81 83       	std	Z+1, r24	; 0x01
     2c6:	33 82       	std	Z+3, r3	; 0x03
     2c8:	22 82       	std	Z+2, r2	; 0x02
     2ca:	88 27       	eor	r24, r24
     2cc:	99 27       	eor	r25, r25
     2ce:	dc 01       	movw	r26, r24
     2d0:	82 1b       	sub	r24, r18
     2d2:	93 0b       	sbc	r25, r19
     2d4:	a4 0b       	sbc	r26, r20
     2d6:	b5 0b       	sbc	r27, r21
     2d8:	84 83       	std	Z+4, r24	; 0x04
     2da:	95 83       	std	Z+5, r25	; 0x05
     2dc:	a6 83       	std	Z+6, r26	; 0x06
     2de:	b7 83       	std	Z+7, r27	; 0x07
     2e0:	0d c0       	rjmp	.+26     	; 0x2fc <_fpadd_parts+0x20e>
     2e2:	22 0f       	add	r18, r18
     2e4:	33 1f       	adc	r19, r19
     2e6:	44 1f       	adc	r20, r20
     2e8:	55 1f       	adc	r21, r21
     2ea:	24 83       	std	Z+4, r18	; 0x04
     2ec:	35 83       	std	Z+5, r19	; 0x05
     2ee:	46 83       	std	Z+6, r20	; 0x06
     2f0:	57 83       	std	Z+7, r21	; 0x07
     2f2:	82 81       	ldd	r24, Z+2	; 0x02
     2f4:	93 81       	ldd	r25, Z+3	; 0x03
     2f6:	01 97       	sbiw	r24, 0x01	; 1
     2f8:	93 83       	std	Z+3, r25	; 0x03
     2fa:	82 83       	std	Z+2, r24	; 0x02
     2fc:	24 81       	ldd	r18, Z+4	; 0x04
     2fe:	35 81       	ldd	r19, Z+5	; 0x05
     300:	46 81       	ldd	r20, Z+6	; 0x06
     302:	57 81       	ldd	r21, Z+7	; 0x07
     304:	da 01       	movw	r26, r20
     306:	c9 01       	movw	r24, r18
     308:	01 97       	sbiw	r24, 0x01	; 1
     30a:	a1 09       	sbc	r26, r1
     30c:	b1 09       	sbc	r27, r1
     30e:	8f 5f       	subi	r24, 0xFF	; 255
     310:	9f 4f       	sbci	r25, 0xFF	; 255
     312:	af 4f       	sbci	r26, 0xFF	; 255
     314:	bf 43       	sbci	r27, 0x3F	; 63
     316:	28 f3       	brcs	.-54     	; 0x2e2 <_fpadd_parts+0x1f4>
     318:	0b c0       	rjmp	.+22     	; 0x330 <_fpadd_parts+0x242>
     31a:	91 83       	std	Z+1, r25	; 0x01
     31c:	33 82       	std	Z+3, r3	; 0x03
     31e:	22 82       	std	Z+2, r2	; 0x02
     320:	ea 0c       	add	r14, r10
     322:	fb 1c       	adc	r15, r11
     324:	0c 1d       	adc	r16, r12
     326:	1d 1d       	adc	r17, r13
     328:	e4 82       	std	Z+4, r14	; 0x04
     32a:	f5 82       	std	Z+5, r15	; 0x05
     32c:	06 83       	std	Z+6, r16	; 0x06
     32e:	17 83       	std	Z+7, r17	; 0x07
     330:	83 e0       	ldi	r24, 0x03	; 3
     332:	80 83       	st	Z, r24
     334:	24 81       	ldd	r18, Z+4	; 0x04
     336:	35 81       	ldd	r19, Z+5	; 0x05
     338:	46 81       	ldd	r20, Z+6	; 0x06
     33a:	57 81       	ldd	r21, Z+7	; 0x07
     33c:	57 ff       	sbrs	r21, 7
     33e:	1a c0       	rjmp	.+52     	; 0x374 <_fpadd_parts+0x286>
     340:	c9 01       	movw	r24, r18
     342:	aa 27       	eor	r26, r26
     344:	97 fd       	sbrc	r25, 7
     346:	a0 95       	com	r26
     348:	ba 2f       	mov	r27, r26
     34a:	81 70       	andi	r24, 0x01	; 1
     34c:	90 70       	andi	r25, 0x00	; 0
     34e:	a0 70       	andi	r26, 0x00	; 0
     350:	b0 70       	andi	r27, 0x00	; 0
     352:	56 95       	lsr	r21
     354:	47 95       	ror	r20
     356:	37 95       	ror	r19
     358:	27 95       	ror	r18
     35a:	82 2b       	or	r24, r18
     35c:	93 2b       	or	r25, r19
     35e:	a4 2b       	or	r26, r20
     360:	b5 2b       	or	r27, r21
     362:	84 83       	std	Z+4, r24	; 0x04
     364:	95 83       	std	Z+5, r25	; 0x05
     366:	a6 83       	std	Z+6, r26	; 0x06
     368:	b7 83       	std	Z+7, r27	; 0x07
     36a:	82 81       	ldd	r24, Z+2	; 0x02
     36c:	93 81       	ldd	r25, Z+3	; 0x03
     36e:	01 96       	adiw	r24, 0x01	; 1
     370:	93 83       	std	Z+3, r25	; 0x03
     372:	82 83       	std	Z+2, r24	; 0x02
     374:	df 01       	movw	r26, r30
     376:	01 c0       	rjmp	.+2      	; 0x37a <_fpadd_parts+0x28c>
     378:	d2 01       	movw	r26, r4
     37a:	cd 01       	movw	r24, r26
     37c:	cd b7       	in	r28, 0x3d	; 61
     37e:	de b7       	in	r29, 0x3e	; 62
     380:	e2 e1       	ldi	r30, 0x12	; 18
     382:	0c 94 ed 12 	jmp	0x25da	; 0x25da <__epilogue_restores__>

00000386 <__subsf3>:
     386:	a0 e2       	ldi	r26, 0x20	; 32
     388:	b0 e0       	ldi	r27, 0x00	; 0
     38a:	e9 ec       	ldi	r30, 0xC9	; 201
     38c:	f1 e0       	ldi	r31, 0x01	; 1
     38e:	0c 94 dd 12 	jmp	0x25ba	; 0x25ba <__prologue_saves__+0x18>
     392:	69 83       	std	Y+1, r22	; 0x01
     394:	7a 83       	std	Y+2, r23	; 0x02
     396:	8b 83       	std	Y+3, r24	; 0x03
     398:	9c 83       	std	Y+4, r25	; 0x04
     39a:	2d 83       	std	Y+5, r18	; 0x05
     39c:	3e 83       	std	Y+6, r19	; 0x06
     39e:	4f 83       	std	Y+7, r20	; 0x07
     3a0:	58 87       	std	Y+8, r21	; 0x08
     3a2:	e9 e0       	ldi	r30, 0x09	; 9
     3a4:	ee 2e       	mov	r14, r30
     3a6:	f1 2c       	mov	r15, r1
     3a8:	ec 0e       	add	r14, r28
     3aa:	fd 1e       	adc	r15, r29
     3ac:	ce 01       	movw	r24, r28
     3ae:	01 96       	adiw	r24, 0x01	; 1
     3b0:	b7 01       	movw	r22, r14
     3b2:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     3b6:	8e 01       	movw	r16, r28
     3b8:	0f 5e       	subi	r16, 0xEF	; 239
     3ba:	1f 4f       	sbci	r17, 0xFF	; 255
     3bc:	ce 01       	movw	r24, r28
     3be:	05 96       	adiw	r24, 0x05	; 5
     3c0:	b8 01       	movw	r22, r16
     3c2:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     3c6:	8a 89       	ldd	r24, Y+18	; 0x12
     3c8:	91 e0       	ldi	r25, 0x01	; 1
     3ca:	89 27       	eor	r24, r25
     3cc:	8a 8b       	std	Y+18, r24	; 0x12
     3ce:	c7 01       	movw	r24, r14
     3d0:	b8 01       	movw	r22, r16
     3d2:	ae 01       	movw	r20, r28
     3d4:	47 5e       	subi	r20, 0xE7	; 231
     3d6:	5f 4f       	sbci	r21, 0xFF	; 255
     3d8:	0e 94 77 00 	call	0xee	; 0xee <_fpadd_parts>
     3dc:	0e 94 ab 04 	call	0x956	; 0x956 <__pack_f>
     3e0:	a0 96       	adiw	r28, 0x20	; 32
     3e2:	e6 e0       	ldi	r30, 0x06	; 6
     3e4:	0c 94 f9 12 	jmp	0x25f2	; 0x25f2 <__epilogue_restores__+0x18>

000003e8 <__addsf3>:
     3e8:	a0 e2       	ldi	r26, 0x20	; 32
     3ea:	b0 e0       	ldi	r27, 0x00	; 0
     3ec:	ea ef       	ldi	r30, 0xFA	; 250
     3ee:	f1 e0       	ldi	r31, 0x01	; 1
     3f0:	0c 94 dd 12 	jmp	0x25ba	; 0x25ba <__prologue_saves__+0x18>
     3f4:	69 83       	std	Y+1, r22	; 0x01
     3f6:	7a 83       	std	Y+2, r23	; 0x02
     3f8:	8b 83       	std	Y+3, r24	; 0x03
     3fa:	9c 83       	std	Y+4, r25	; 0x04
     3fc:	2d 83       	std	Y+5, r18	; 0x05
     3fe:	3e 83       	std	Y+6, r19	; 0x06
     400:	4f 83       	std	Y+7, r20	; 0x07
     402:	58 87       	std	Y+8, r21	; 0x08
     404:	f9 e0       	ldi	r31, 0x09	; 9
     406:	ef 2e       	mov	r14, r31
     408:	f1 2c       	mov	r15, r1
     40a:	ec 0e       	add	r14, r28
     40c:	fd 1e       	adc	r15, r29
     40e:	ce 01       	movw	r24, r28
     410:	01 96       	adiw	r24, 0x01	; 1
     412:	b7 01       	movw	r22, r14
     414:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     418:	8e 01       	movw	r16, r28
     41a:	0f 5e       	subi	r16, 0xEF	; 239
     41c:	1f 4f       	sbci	r17, 0xFF	; 255
     41e:	ce 01       	movw	r24, r28
     420:	05 96       	adiw	r24, 0x05	; 5
     422:	b8 01       	movw	r22, r16
     424:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     428:	c7 01       	movw	r24, r14
     42a:	b8 01       	movw	r22, r16
     42c:	ae 01       	movw	r20, r28
     42e:	47 5e       	subi	r20, 0xE7	; 231
     430:	5f 4f       	sbci	r21, 0xFF	; 255
     432:	0e 94 77 00 	call	0xee	; 0xee <_fpadd_parts>
     436:	0e 94 ab 04 	call	0x956	; 0x956 <__pack_f>
     43a:	a0 96       	adiw	r28, 0x20	; 32
     43c:	e6 e0       	ldi	r30, 0x06	; 6
     43e:	0c 94 f9 12 	jmp	0x25f2	; 0x25f2 <__epilogue_restores__+0x18>

00000442 <__mulsf3>:
     442:	a0 e2       	ldi	r26, 0x20	; 32
     444:	b0 e0       	ldi	r27, 0x00	; 0
     446:	e7 e2       	ldi	r30, 0x27	; 39
     448:	f2 e0       	ldi	r31, 0x02	; 2
     44a:	0c 94 d1 12 	jmp	0x25a2	; 0x25a2 <__prologue_saves__>
     44e:	69 83       	std	Y+1, r22	; 0x01
     450:	7a 83       	std	Y+2, r23	; 0x02
     452:	8b 83       	std	Y+3, r24	; 0x03
     454:	9c 83       	std	Y+4, r25	; 0x04
     456:	2d 83       	std	Y+5, r18	; 0x05
     458:	3e 83       	std	Y+6, r19	; 0x06
     45a:	4f 83       	std	Y+7, r20	; 0x07
     45c:	58 87       	std	Y+8, r21	; 0x08
     45e:	ce 01       	movw	r24, r28
     460:	01 96       	adiw	r24, 0x01	; 1
     462:	be 01       	movw	r22, r28
     464:	67 5f       	subi	r22, 0xF7	; 247
     466:	7f 4f       	sbci	r23, 0xFF	; 255
     468:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     46c:	ce 01       	movw	r24, r28
     46e:	05 96       	adiw	r24, 0x05	; 5
     470:	be 01       	movw	r22, r28
     472:	6f 5e       	subi	r22, 0xEF	; 239
     474:	7f 4f       	sbci	r23, 0xFF	; 255
     476:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     47a:	99 85       	ldd	r25, Y+9	; 0x09
     47c:	92 30       	cpi	r25, 0x02	; 2
     47e:	88 f0       	brcs	.+34     	; 0x4a2 <__mulsf3+0x60>
     480:	89 89       	ldd	r24, Y+17	; 0x11
     482:	82 30       	cpi	r24, 0x02	; 2
     484:	c8 f0       	brcs	.+50     	; 0x4b8 <__mulsf3+0x76>
     486:	94 30       	cpi	r25, 0x04	; 4
     488:	19 f4       	brne	.+6      	; 0x490 <__mulsf3+0x4e>
     48a:	82 30       	cpi	r24, 0x02	; 2
     48c:	51 f4       	brne	.+20     	; 0x4a2 <__mulsf3+0x60>
     48e:	04 c0       	rjmp	.+8      	; 0x498 <__mulsf3+0x56>
     490:	84 30       	cpi	r24, 0x04	; 4
     492:	29 f4       	brne	.+10     	; 0x49e <__mulsf3+0x5c>
     494:	92 30       	cpi	r25, 0x02	; 2
     496:	81 f4       	brne	.+32     	; 0x4b8 <__mulsf3+0x76>
     498:	83 e0       	ldi	r24, 0x03	; 3
     49a:	91 e0       	ldi	r25, 0x01	; 1
     49c:	c6 c0       	rjmp	.+396    	; 0x62a <__mulsf3+0x1e8>
     49e:	92 30       	cpi	r25, 0x02	; 2
     4a0:	49 f4       	brne	.+18     	; 0x4b4 <__mulsf3+0x72>
     4a2:	20 e0       	ldi	r18, 0x00	; 0
     4a4:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a6:	8a 89       	ldd	r24, Y+18	; 0x12
     4a8:	98 13       	cpse	r25, r24
     4aa:	21 e0       	ldi	r18, 0x01	; 1
     4ac:	2a 87       	std	Y+10, r18	; 0x0a
     4ae:	ce 01       	movw	r24, r28
     4b0:	09 96       	adiw	r24, 0x09	; 9
     4b2:	bb c0       	rjmp	.+374    	; 0x62a <__mulsf3+0x1e8>
     4b4:	82 30       	cpi	r24, 0x02	; 2
     4b6:	49 f4       	brne	.+18     	; 0x4ca <__mulsf3+0x88>
     4b8:	20 e0       	ldi	r18, 0x00	; 0
     4ba:	9a 85       	ldd	r25, Y+10	; 0x0a
     4bc:	8a 89       	ldd	r24, Y+18	; 0x12
     4be:	98 13       	cpse	r25, r24
     4c0:	21 e0       	ldi	r18, 0x01	; 1
     4c2:	2a 8b       	std	Y+18, r18	; 0x12
     4c4:	ce 01       	movw	r24, r28
     4c6:	41 96       	adiw	r24, 0x11	; 17
     4c8:	b0 c0       	rjmp	.+352    	; 0x62a <__mulsf3+0x1e8>
     4ca:	2d 84       	ldd	r2, Y+13	; 0x0d
     4cc:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ce:	4f 84       	ldd	r4, Y+15	; 0x0f
     4d0:	58 88       	ldd	r5, Y+16	; 0x10
     4d2:	6d 88       	ldd	r6, Y+21	; 0x15
     4d4:	7e 88       	ldd	r7, Y+22	; 0x16
     4d6:	8f 88       	ldd	r8, Y+23	; 0x17
     4d8:	98 8c       	ldd	r9, Y+24	; 0x18
     4da:	ee 24       	eor	r14, r14
     4dc:	ff 24       	eor	r15, r15
     4de:	87 01       	movw	r16, r14
     4e0:	aa 24       	eor	r10, r10
     4e2:	bb 24       	eor	r11, r11
     4e4:	65 01       	movw	r12, r10
     4e6:	40 e0       	ldi	r20, 0x00	; 0
     4e8:	50 e0       	ldi	r21, 0x00	; 0
     4ea:	60 e0       	ldi	r22, 0x00	; 0
     4ec:	70 e0       	ldi	r23, 0x00	; 0
     4ee:	e0 e0       	ldi	r30, 0x00	; 0
     4f0:	f0 e0       	ldi	r31, 0x00	; 0
     4f2:	c1 01       	movw	r24, r2
     4f4:	81 70       	andi	r24, 0x01	; 1
     4f6:	90 70       	andi	r25, 0x00	; 0
     4f8:	89 2b       	or	r24, r25
     4fa:	e9 f0       	breq	.+58     	; 0x536 <__mulsf3+0xf4>
     4fc:	e6 0c       	add	r14, r6
     4fe:	f7 1c       	adc	r15, r7
     500:	08 1d       	adc	r16, r8
     502:	19 1d       	adc	r17, r9
     504:	9a 01       	movw	r18, r20
     506:	ab 01       	movw	r20, r22
     508:	2a 0d       	add	r18, r10
     50a:	3b 1d       	adc	r19, r11
     50c:	4c 1d       	adc	r20, r12
     50e:	5d 1d       	adc	r21, r13
     510:	80 e0       	ldi	r24, 0x00	; 0
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	a0 e0       	ldi	r26, 0x00	; 0
     516:	b0 e0       	ldi	r27, 0x00	; 0
     518:	e6 14       	cp	r14, r6
     51a:	f7 04       	cpc	r15, r7
     51c:	08 05       	cpc	r16, r8
     51e:	19 05       	cpc	r17, r9
     520:	20 f4       	brcc	.+8      	; 0x52a <__mulsf3+0xe8>
     522:	81 e0       	ldi	r24, 0x01	; 1
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	a0 e0       	ldi	r26, 0x00	; 0
     528:	b0 e0       	ldi	r27, 0x00	; 0
     52a:	ba 01       	movw	r22, r20
     52c:	a9 01       	movw	r20, r18
     52e:	48 0f       	add	r20, r24
     530:	59 1f       	adc	r21, r25
     532:	6a 1f       	adc	r22, r26
     534:	7b 1f       	adc	r23, r27
     536:	aa 0c       	add	r10, r10
     538:	bb 1c       	adc	r11, r11
     53a:	cc 1c       	adc	r12, r12
     53c:	dd 1c       	adc	r13, r13
     53e:	97 fe       	sbrs	r9, 7
     540:	08 c0       	rjmp	.+16     	; 0x552 <__mulsf3+0x110>
     542:	81 e0       	ldi	r24, 0x01	; 1
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	a0 e0       	ldi	r26, 0x00	; 0
     548:	b0 e0       	ldi	r27, 0x00	; 0
     54a:	a8 2a       	or	r10, r24
     54c:	b9 2a       	or	r11, r25
     54e:	ca 2a       	or	r12, r26
     550:	db 2a       	or	r13, r27
     552:	31 96       	adiw	r30, 0x01	; 1
     554:	e0 32       	cpi	r30, 0x20	; 32
     556:	f1 05       	cpc	r31, r1
     558:	49 f0       	breq	.+18     	; 0x56c <__mulsf3+0x12a>
     55a:	66 0c       	add	r6, r6
     55c:	77 1c       	adc	r7, r7
     55e:	88 1c       	adc	r8, r8
     560:	99 1c       	adc	r9, r9
     562:	56 94       	lsr	r5
     564:	47 94       	ror	r4
     566:	37 94       	ror	r3
     568:	27 94       	ror	r2
     56a:	c3 cf       	rjmp	.-122    	; 0x4f2 <__mulsf3+0xb0>
     56c:	fa 85       	ldd	r31, Y+10	; 0x0a
     56e:	ea 89       	ldd	r30, Y+18	; 0x12
     570:	2b 89       	ldd	r18, Y+19	; 0x13
     572:	3c 89       	ldd	r19, Y+20	; 0x14
     574:	8b 85       	ldd	r24, Y+11	; 0x0b
     576:	9c 85       	ldd	r25, Y+12	; 0x0c
     578:	28 0f       	add	r18, r24
     57a:	39 1f       	adc	r19, r25
     57c:	2e 5f       	subi	r18, 0xFE	; 254
     57e:	3f 4f       	sbci	r19, 0xFF	; 255
     580:	17 c0       	rjmp	.+46     	; 0x5b0 <__mulsf3+0x16e>
     582:	ca 01       	movw	r24, r20
     584:	81 70       	andi	r24, 0x01	; 1
     586:	90 70       	andi	r25, 0x00	; 0
     588:	89 2b       	or	r24, r25
     58a:	61 f0       	breq	.+24     	; 0x5a4 <__mulsf3+0x162>
     58c:	16 95       	lsr	r17
     58e:	07 95       	ror	r16
     590:	f7 94       	ror	r15
     592:	e7 94       	ror	r14
     594:	80 e0       	ldi	r24, 0x00	; 0
     596:	90 e0       	ldi	r25, 0x00	; 0
     598:	a0 e0       	ldi	r26, 0x00	; 0
     59a:	b0 e8       	ldi	r27, 0x80	; 128
     59c:	e8 2a       	or	r14, r24
     59e:	f9 2a       	or	r15, r25
     5a0:	0a 2b       	or	r16, r26
     5a2:	1b 2b       	or	r17, r27
     5a4:	76 95       	lsr	r23
     5a6:	67 95       	ror	r22
     5a8:	57 95       	ror	r21
     5aa:	47 95       	ror	r20
     5ac:	2f 5f       	subi	r18, 0xFF	; 255
     5ae:	3f 4f       	sbci	r19, 0xFF	; 255
     5b0:	77 fd       	sbrc	r23, 7
     5b2:	e7 cf       	rjmp	.-50     	; 0x582 <__mulsf3+0x140>
     5b4:	0c c0       	rjmp	.+24     	; 0x5ce <__mulsf3+0x18c>
     5b6:	44 0f       	add	r20, r20
     5b8:	55 1f       	adc	r21, r21
     5ba:	66 1f       	adc	r22, r22
     5bc:	77 1f       	adc	r23, r23
     5be:	17 fd       	sbrc	r17, 7
     5c0:	41 60       	ori	r20, 0x01	; 1
     5c2:	ee 0c       	add	r14, r14
     5c4:	ff 1c       	adc	r15, r15
     5c6:	00 1f       	adc	r16, r16
     5c8:	11 1f       	adc	r17, r17
     5ca:	21 50       	subi	r18, 0x01	; 1
     5cc:	30 40       	sbci	r19, 0x00	; 0
     5ce:	40 30       	cpi	r20, 0x00	; 0
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	59 07       	cpc	r21, r25
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	69 07       	cpc	r22, r25
     5d8:	90 e4       	ldi	r25, 0x40	; 64
     5da:	79 07       	cpc	r23, r25
     5dc:	60 f3       	brcs	.-40     	; 0x5b6 <__mulsf3+0x174>
     5de:	2b 8f       	std	Y+27, r18	; 0x1b
     5e0:	3c 8f       	std	Y+28, r19	; 0x1c
     5e2:	db 01       	movw	r26, r22
     5e4:	ca 01       	movw	r24, r20
     5e6:	8f 77       	andi	r24, 0x7F	; 127
     5e8:	90 70       	andi	r25, 0x00	; 0
     5ea:	a0 70       	andi	r26, 0x00	; 0
     5ec:	b0 70       	andi	r27, 0x00	; 0
     5ee:	80 34       	cpi	r24, 0x40	; 64
     5f0:	91 05       	cpc	r25, r1
     5f2:	a1 05       	cpc	r26, r1
     5f4:	b1 05       	cpc	r27, r1
     5f6:	61 f4       	brne	.+24     	; 0x610 <__mulsf3+0x1ce>
     5f8:	47 fd       	sbrc	r20, 7
     5fa:	0a c0       	rjmp	.+20     	; 0x610 <__mulsf3+0x1ce>
     5fc:	e1 14       	cp	r14, r1
     5fe:	f1 04       	cpc	r15, r1
     600:	01 05       	cpc	r16, r1
     602:	11 05       	cpc	r17, r1
     604:	29 f0       	breq	.+10     	; 0x610 <__mulsf3+0x1ce>
     606:	40 5c       	subi	r20, 0xC0	; 192
     608:	5f 4f       	sbci	r21, 0xFF	; 255
     60a:	6f 4f       	sbci	r22, 0xFF	; 255
     60c:	7f 4f       	sbci	r23, 0xFF	; 255
     60e:	40 78       	andi	r20, 0x80	; 128
     610:	1a 8e       	std	Y+26, r1	; 0x1a
     612:	fe 17       	cp	r31, r30
     614:	11 f0       	breq	.+4      	; 0x61a <__mulsf3+0x1d8>
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	8a 8f       	std	Y+26, r24	; 0x1a
     61a:	4d 8f       	std	Y+29, r20	; 0x1d
     61c:	5e 8f       	std	Y+30, r21	; 0x1e
     61e:	6f 8f       	std	Y+31, r22	; 0x1f
     620:	78 a3       	std	Y+32, r23	; 0x20
     622:	83 e0       	ldi	r24, 0x03	; 3
     624:	89 8f       	std	Y+25, r24	; 0x19
     626:	ce 01       	movw	r24, r28
     628:	49 96       	adiw	r24, 0x19	; 25
     62a:	0e 94 ab 04 	call	0x956	; 0x956 <__pack_f>
     62e:	a0 96       	adiw	r28, 0x20	; 32
     630:	e2 e1       	ldi	r30, 0x12	; 18
     632:	0c 94 ed 12 	jmp	0x25da	; 0x25da <__epilogue_restores__>

00000636 <__divsf3>:
     636:	a8 e1       	ldi	r26, 0x18	; 24
     638:	b0 e0       	ldi	r27, 0x00	; 0
     63a:	e1 e2       	ldi	r30, 0x21	; 33
     63c:	f3 e0       	ldi	r31, 0x03	; 3
     63e:	0c 94 d9 12 	jmp	0x25b2	; 0x25b2 <__prologue_saves__+0x10>
     642:	69 83       	std	Y+1, r22	; 0x01
     644:	7a 83       	std	Y+2, r23	; 0x02
     646:	8b 83       	std	Y+3, r24	; 0x03
     648:	9c 83       	std	Y+4, r25	; 0x04
     64a:	2d 83       	std	Y+5, r18	; 0x05
     64c:	3e 83       	std	Y+6, r19	; 0x06
     64e:	4f 83       	std	Y+7, r20	; 0x07
     650:	58 87       	std	Y+8, r21	; 0x08
     652:	b9 e0       	ldi	r27, 0x09	; 9
     654:	eb 2e       	mov	r14, r27
     656:	f1 2c       	mov	r15, r1
     658:	ec 0e       	add	r14, r28
     65a:	fd 1e       	adc	r15, r29
     65c:	ce 01       	movw	r24, r28
     65e:	01 96       	adiw	r24, 0x01	; 1
     660:	b7 01       	movw	r22, r14
     662:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     666:	8e 01       	movw	r16, r28
     668:	0f 5e       	subi	r16, 0xEF	; 239
     66a:	1f 4f       	sbci	r17, 0xFF	; 255
     66c:	ce 01       	movw	r24, r28
     66e:	05 96       	adiw	r24, 0x05	; 5
     670:	b8 01       	movw	r22, r16
     672:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     676:	29 85       	ldd	r18, Y+9	; 0x09
     678:	22 30       	cpi	r18, 0x02	; 2
     67a:	08 f4       	brcc	.+2      	; 0x67e <__divsf3+0x48>
     67c:	7e c0       	rjmp	.+252    	; 0x77a <__divsf3+0x144>
     67e:	39 89       	ldd	r19, Y+17	; 0x11
     680:	32 30       	cpi	r19, 0x02	; 2
     682:	10 f4       	brcc	.+4      	; 0x688 <__divsf3+0x52>
     684:	b8 01       	movw	r22, r16
     686:	7c c0       	rjmp	.+248    	; 0x780 <__divsf3+0x14a>
     688:	8a 85       	ldd	r24, Y+10	; 0x0a
     68a:	9a 89       	ldd	r25, Y+18	; 0x12
     68c:	89 27       	eor	r24, r25
     68e:	8a 87       	std	Y+10, r24	; 0x0a
     690:	24 30       	cpi	r18, 0x04	; 4
     692:	11 f0       	breq	.+4      	; 0x698 <__divsf3+0x62>
     694:	22 30       	cpi	r18, 0x02	; 2
     696:	31 f4       	brne	.+12     	; 0x6a4 <__divsf3+0x6e>
     698:	23 17       	cp	r18, r19
     69a:	09 f0       	breq	.+2      	; 0x69e <__divsf3+0x68>
     69c:	6e c0       	rjmp	.+220    	; 0x77a <__divsf3+0x144>
     69e:	63 e0       	ldi	r22, 0x03	; 3
     6a0:	71 e0       	ldi	r23, 0x01	; 1
     6a2:	6e c0       	rjmp	.+220    	; 0x780 <__divsf3+0x14a>
     6a4:	34 30       	cpi	r19, 0x04	; 4
     6a6:	39 f4       	brne	.+14     	; 0x6b6 <__divsf3+0x80>
     6a8:	1d 86       	std	Y+13, r1	; 0x0d
     6aa:	1e 86       	std	Y+14, r1	; 0x0e
     6ac:	1f 86       	std	Y+15, r1	; 0x0f
     6ae:	18 8a       	std	Y+16, r1	; 0x10
     6b0:	1c 86       	std	Y+12, r1	; 0x0c
     6b2:	1b 86       	std	Y+11, r1	; 0x0b
     6b4:	04 c0       	rjmp	.+8      	; 0x6be <__divsf3+0x88>
     6b6:	32 30       	cpi	r19, 0x02	; 2
     6b8:	21 f4       	brne	.+8      	; 0x6c2 <__divsf3+0x8c>
     6ba:	84 e0       	ldi	r24, 0x04	; 4
     6bc:	89 87       	std	Y+9, r24	; 0x09
     6be:	b7 01       	movw	r22, r14
     6c0:	5f c0       	rjmp	.+190    	; 0x780 <__divsf3+0x14a>
     6c2:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c4:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c6:	8b 89       	ldd	r24, Y+19	; 0x13
     6c8:	9c 89       	ldd	r25, Y+20	; 0x14
     6ca:	28 1b       	sub	r18, r24
     6cc:	39 0b       	sbc	r19, r25
     6ce:	3c 87       	std	Y+12, r19	; 0x0c
     6d0:	2b 87       	std	Y+11, r18	; 0x0b
     6d2:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d4:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d6:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d8:	18 89       	ldd	r17, Y+16	; 0x10
     6da:	ad 88       	ldd	r10, Y+21	; 0x15
     6dc:	be 88       	ldd	r11, Y+22	; 0x16
     6de:	cf 88       	ldd	r12, Y+23	; 0x17
     6e0:	d8 8c       	ldd	r13, Y+24	; 0x18
     6e2:	ea 14       	cp	r14, r10
     6e4:	fb 04       	cpc	r15, r11
     6e6:	0c 05       	cpc	r16, r12
     6e8:	1d 05       	cpc	r17, r13
     6ea:	40 f4       	brcc	.+16     	; 0x6fc <__divsf3+0xc6>
     6ec:	ee 0c       	add	r14, r14
     6ee:	ff 1c       	adc	r15, r15
     6f0:	00 1f       	adc	r16, r16
     6f2:	11 1f       	adc	r17, r17
     6f4:	21 50       	subi	r18, 0x01	; 1
     6f6:	30 40       	sbci	r19, 0x00	; 0
     6f8:	3c 87       	std	Y+12, r19	; 0x0c
     6fa:	2b 87       	std	Y+11, r18	; 0x0b
     6fc:	20 e0       	ldi	r18, 0x00	; 0
     6fe:	30 e0       	ldi	r19, 0x00	; 0
     700:	40 e0       	ldi	r20, 0x00	; 0
     702:	50 e0       	ldi	r21, 0x00	; 0
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	90 e0       	ldi	r25, 0x00	; 0
     708:	a0 e0       	ldi	r26, 0x00	; 0
     70a:	b0 e4       	ldi	r27, 0x40	; 64
     70c:	60 e0       	ldi	r22, 0x00	; 0
     70e:	70 e0       	ldi	r23, 0x00	; 0
     710:	ea 14       	cp	r14, r10
     712:	fb 04       	cpc	r15, r11
     714:	0c 05       	cpc	r16, r12
     716:	1d 05       	cpc	r17, r13
     718:	40 f0       	brcs	.+16     	; 0x72a <__divsf3+0xf4>
     71a:	28 2b       	or	r18, r24
     71c:	39 2b       	or	r19, r25
     71e:	4a 2b       	or	r20, r26
     720:	5b 2b       	or	r21, r27
     722:	ea 18       	sub	r14, r10
     724:	fb 08       	sbc	r15, r11
     726:	0c 09       	sbc	r16, r12
     728:	1d 09       	sbc	r17, r13
     72a:	b6 95       	lsr	r27
     72c:	a7 95       	ror	r26
     72e:	97 95       	ror	r25
     730:	87 95       	ror	r24
     732:	ee 0c       	add	r14, r14
     734:	ff 1c       	adc	r15, r15
     736:	00 1f       	adc	r16, r16
     738:	11 1f       	adc	r17, r17
     73a:	6f 5f       	subi	r22, 0xFF	; 255
     73c:	7f 4f       	sbci	r23, 0xFF	; 255
     73e:	6f 31       	cpi	r22, 0x1F	; 31
     740:	71 05       	cpc	r23, r1
     742:	31 f7       	brne	.-52     	; 0x710 <__divsf3+0xda>
     744:	da 01       	movw	r26, r20
     746:	c9 01       	movw	r24, r18
     748:	8f 77       	andi	r24, 0x7F	; 127
     74a:	90 70       	andi	r25, 0x00	; 0
     74c:	a0 70       	andi	r26, 0x00	; 0
     74e:	b0 70       	andi	r27, 0x00	; 0
     750:	80 34       	cpi	r24, 0x40	; 64
     752:	91 05       	cpc	r25, r1
     754:	a1 05       	cpc	r26, r1
     756:	b1 05       	cpc	r27, r1
     758:	61 f4       	brne	.+24     	; 0x772 <__divsf3+0x13c>
     75a:	27 fd       	sbrc	r18, 7
     75c:	0a c0       	rjmp	.+20     	; 0x772 <__divsf3+0x13c>
     75e:	e1 14       	cp	r14, r1
     760:	f1 04       	cpc	r15, r1
     762:	01 05       	cpc	r16, r1
     764:	11 05       	cpc	r17, r1
     766:	29 f0       	breq	.+10     	; 0x772 <__divsf3+0x13c>
     768:	20 5c       	subi	r18, 0xC0	; 192
     76a:	3f 4f       	sbci	r19, 0xFF	; 255
     76c:	4f 4f       	sbci	r20, 0xFF	; 255
     76e:	5f 4f       	sbci	r21, 0xFF	; 255
     770:	20 78       	andi	r18, 0x80	; 128
     772:	2d 87       	std	Y+13, r18	; 0x0d
     774:	3e 87       	std	Y+14, r19	; 0x0e
     776:	4f 87       	std	Y+15, r20	; 0x0f
     778:	58 8b       	std	Y+16, r21	; 0x10
     77a:	be 01       	movw	r22, r28
     77c:	67 5f       	subi	r22, 0xF7	; 247
     77e:	7f 4f       	sbci	r23, 0xFF	; 255
     780:	cb 01       	movw	r24, r22
     782:	0e 94 ab 04 	call	0x956	; 0x956 <__pack_f>
     786:	68 96       	adiw	r28, 0x18	; 24
     788:	ea e0       	ldi	r30, 0x0A	; 10
     78a:	0c 94 f5 12 	jmp	0x25ea	; 0x25ea <__epilogue_restores__+0x10>

0000078e <__gtsf2>:
     78e:	a8 e1       	ldi	r26, 0x18	; 24
     790:	b0 e0       	ldi	r27, 0x00	; 0
     792:	ed ec       	ldi	r30, 0xCD	; 205
     794:	f3 e0       	ldi	r31, 0x03	; 3
     796:	0c 94 dd 12 	jmp	0x25ba	; 0x25ba <__prologue_saves__+0x18>
     79a:	69 83       	std	Y+1, r22	; 0x01
     79c:	7a 83       	std	Y+2, r23	; 0x02
     79e:	8b 83       	std	Y+3, r24	; 0x03
     7a0:	9c 83       	std	Y+4, r25	; 0x04
     7a2:	2d 83       	std	Y+5, r18	; 0x05
     7a4:	3e 83       	std	Y+6, r19	; 0x06
     7a6:	4f 83       	std	Y+7, r20	; 0x07
     7a8:	58 87       	std	Y+8, r21	; 0x08
     7aa:	89 e0       	ldi	r24, 0x09	; 9
     7ac:	e8 2e       	mov	r14, r24
     7ae:	f1 2c       	mov	r15, r1
     7b0:	ec 0e       	add	r14, r28
     7b2:	fd 1e       	adc	r15, r29
     7b4:	ce 01       	movw	r24, r28
     7b6:	01 96       	adiw	r24, 0x01	; 1
     7b8:	b7 01       	movw	r22, r14
     7ba:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     7be:	8e 01       	movw	r16, r28
     7c0:	0f 5e       	subi	r16, 0xEF	; 239
     7c2:	1f 4f       	sbci	r17, 0xFF	; 255
     7c4:	ce 01       	movw	r24, r28
     7c6:	05 96       	adiw	r24, 0x05	; 5
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     7ce:	89 85       	ldd	r24, Y+9	; 0x09
     7d0:	82 30       	cpi	r24, 0x02	; 2
     7d2:	40 f0       	brcs	.+16     	; 0x7e4 <__gtsf2+0x56>
     7d4:	89 89       	ldd	r24, Y+17	; 0x11
     7d6:	82 30       	cpi	r24, 0x02	; 2
     7d8:	28 f0       	brcs	.+10     	; 0x7e4 <__gtsf2+0x56>
     7da:	c7 01       	movw	r24, r14
     7dc:	b8 01       	movw	r22, r16
     7de:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <__fpcmp_parts_f>
     7e2:	01 c0       	rjmp	.+2      	; 0x7e6 <__gtsf2+0x58>
     7e4:	8f ef       	ldi	r24, 0xFF	; 255
     7e6:	68 96       	adiw	r28, 0x18	; 24
     7e8:	e6 e0       	ldi	r30, 0x06	; 6
     7ea:	0c 94 f9 12 	jmp	0x25f2	; 0x25f2 <__epilogue_restores__+0x18>

000007ee <__gesf2>:
     7ee:	a8 e1       	ldi	r26, 0x18	; 24
     7f0:	b0 e0       	ldi	r27, 0x00	; 0
     7f2:	ed ef       	ldi	r30, 0xFD	; 253
     7f4:	f3 e0       	ldi	r31, 0x03	; 3
     7f6:	0c 94 dd 12 	jmp	0x25ba	; 0x25ba <__prologue_saves__+0x18>
     7fa:	69 83       	std	Y+1, r22	; 0x01
     7fc:	7a 83       	std	Y+2, r23	; 0x02
     7fe:	8b 83       	std	Y+3, r24	; 0x03
     800:	9c 83       	std	Y+4, r25	; 0x04
     802:	2d 83       	std	Y+5, r18	; 0x05
     804:	3e 83       	std	Y+6, r19	; 0x06
     806:	4f 83       	std	Y+7, r20	; 0x07
     808:	58 87       	std	Y+8, r21	; 0x08
     80a:	89 e0       	ldi	r24, 0x09	; 9
     80c:	e8 2e       	mov	r14, r24
     80e:	f1 2c       	mov	r15, r1
     810:	ec 0e       	add	r14, r28
     812:	fd 1e       	adc	r15, r29
     814:	ce 01       	movw	r24, r28
     816:	01 96       	adiw	r24, 0x01	; 1
     818:	b7 01       	movw	r22, r14
     81a:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     81e:	8e 01       	movw	r16, r28
     820:	0f 5e       	subi	r16, 0xEF	; 239
     822:	1f 4f       	sbci	r17, 0xFF	; 255
     824:	ce 01       	movw	r24, r28
     826:	05 96       	adiw	r24, 0x05	; 5
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     82e:	89 85       	ldd	r24, Y+9	; 0x09
     830:	82 30       	cpi	r24, 0x02	; 2
     832:	40 f0       	brcs	.+16     	; 0x844 <__gesf2+0x56>
     834:	89 89       	ldd	r24, Y+17	; 0x11
     836:	82 30       	cpi	r24, 0x02	; 2
     838:	28 f0       	brcs	.+10     	; 0x844 <__gesf2+0x56>
     83a:	c7 01       	movw	r24, r14
     83c:	b8 01       	movw	r22, r16
     83e:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <__fpcmp_parts_f>
     842:	01 c0       	rjmp	.+2      	; 0x846 <__gesf2+0x58>
     844:	8f ef       	ldi	r24, 0xFF	; 255
     846:	68 96       	adiw	r28, 0x18	; 24
     848:	e6 e0       	ldi	r30, 0x06	; 6
     84a:	0c 94 f9 12 	jmp	0x25f2	; 0x25f2 <__epilogue_restores__+0x18>

0000084e <__ltsf2>:
     84e:	a8 e1       	ldi	r26, 0x18	; 24
     850:	b0 e0       	ldi	r27, 0x00	; 0
     852:	ed e2       	ldi	r30, 0x2D	; 45
     854:	f4 e0       	ldi	r31, 0x04	; 4
     856:	0c 94 dd 12 	jmp	0x25ba	; 0x25ba <__prologue_saves__+0x18>
     85a:	69 83       	std	Y+1, r22	; 0x01
     85c:	7a 83       	std	Y+2, r23	; 0x02
     85e:	8b 83       	std	Y+3, r24	; 0x03
     860:	9c 83       	std	Y+4, r25	; 0x04
     862:	2d 83       	std	Y+5, r18	; 0x05
     864:	3e 83       	std	Y+6, r19	; 0x06
     866:	4f 83       	std	Y+7, r20	; 0x07
     868:	58 87       	std	Y+8, r21	; 0x08
     86a:	89 e0       	ldi	r24, 0x09	; 9
     86c:	e8 2e       	mov	r14, r24
     86e:	f1 2c       	mov	r15, r1
     870:	ec 0e       	add	r14, r28
     872:	fd 1e       	adc	r15, r29
     874:	ce 01       	movw	r24, r28
     876:	01 96       	adiw	r24, 0x01	; 1
     878:	b7 01       	movw	r22, r14
     87a:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     87e:	8e 01       	movw	r16, r28
     880:	0f 5e       	subi	r16, 0xEF	; 239
     882:	1f 4f       	sbci	r17, 0xFF	; 255
     884:	ce 01       	movw	r24, r28
     886:	05 96       	adiw	r24, 0x05	; 5
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     88e:	89 85       	ldd	r24, Y+9	; 0x09
     890:	82 30       	cpi	r24, 0x02	; 2
     892:	40 f0       	brcs	.+16     	; 0x8a4 <__ltsf2+0x56>
     894:	89 89       	ldd	r24, Y+17	; 0x11
     896:	82 30       	cpi	r24, 0x02	; 2
     898:	28 f0       	brcs	.+10     	; 0x8a4 <__ltsf2+0x56>
     89a:	c7 01       	movw	r24, r14
     89c:	b8 01       	movw	r22, r16
     89e:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <__fpcmp_parts_f>
     8a2:	01 c0       	rjmp	.+2      	; 0x8a6 <__ltsf2+0x58>
     8a4:	81 e0       	ldi	r24, 0x01	; 1
     8a6:	68 96       	adiw	r28, 0x18	; 24
     8a8:	e6 e0       	ldi	r30, 0x06	; 6
     8aa:	0c 94 f9 12 	jmp	0x25f2	; 0x25f2 <__epilogue_restores__+0x18>

000008ae <__fixsfsi>:
     8ae:	ac e0       	ldi	r26, 0x0C	; 12
     8b0:	b0 e0       	ldi	r27, 0x00	; 0
     8b2:	ed e5       	ldi	r30, 0x5D	; 93
     8b4:	f4 e0       	ldi	r31, 0x04	; 4
     8b6:	0c 94 e1 12 	jmp	0x25c2	; 0x25c2 <__prologue_saves__+0x20>
     8ba:	69 83       	std	Y+1, r22	; 0x01
     8bc:	7a 83       	std	Y+2, r23	; 0x02
     8be:	8b 83       	std	Y+3, r24	; 0x03
     8c0:	9c 83       	std	Y+4, r25	; 0x04
     8c2:	ce 01       	movw	r24, r28
     8c4:	01 96       	adiw	r24, 0x01	; 1
     8c6:	be 01       	movw	r22, r28
     8c8:	6b 5f       	subi	r22, 0xFB	; 251
     8ca:	7f 4f       	sbci	r23, 0xFF	; 255
     8cc:	0e 94 80 05 	call	0xb00	; 0xb00 <__unpack_f>
     8d0:	8d 81       	ldd	r24, Y+5	; 0x05
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	61 f1       	breq	.+88     	; 0x92e <__stack+0x2f>
     8d6:	82 30       	cpi	r24, 0x02	; 2
     8d8:	50 f1       	brcs	.+84     	; 0x92e <__stack+0x2f>
     8da:	84 30       	cpi	r24, 0x04	; 4
     8dc:	21 f4       	brne	.+8      	; 0x8e6 <__fixsfsi+0x38>
     8de:	8e 81       	ldd	r24, Y+6	; 0x06
     8e0:	88 23       	and	r24, r24
     8e2:	51 f1       	breq	.+84     	; 0x938 <__stack+0x39>
     8e4:	2e c0       	rjmp	.+92     	; 0x942 <__stack+0x43>
     8e6:	2f 81       	ldd	r18, Y+7	; 0x07
     8e8:	38 85       	ldd	r19, Y+8	; 0x08
     8ea:	37 fd       	sbrc	r19, 7
     8ec:	20 c0       	rjmp	.+64     	; 0x92e <__stack+0x2f>
     8ee:	6e 81       	ldd	r22, Y+6	; 0x06
     8f0:	2f 31       	cpi	r18, 0x1F	; 31
     8f2:	31 05       	cpc	r19, r1
     8f4:	1c f0       	brlt	.+6      	; 0x8fc <__fixsfsi+0x4e>
     8f6:	66 23       	and	r22, r22
     8f8:	f9 f0       	breq	.+62     	; 0x938 <__stack+0x39>
     8fa:	23 c0       	rjmp	.+70     	; 0x942 <__stack+0x43>
     8fc:	8e e1       	ldi	r24, 0x1E	; 30
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	82 1b       	sub	r24, r18
     902:	93 0b       	sbc	r25, r19
     904:	29 85       	ldd	r18, Y+9	; 0x09
     906:	3a 85       	ldd	r19, Y+10	; 0x0a
     908:	4b 85       	ldd	r20, Y+11	; 0x0b
     90a:	5c 85       	ldd	r21, Y+12	; 0x0c
     90c:	04 c0       	rjmp	.+8      	; 0x916 <__stack+0x17>
     90e:	56 95       	lsr	r21
     910:	47 95       	ror	r20
     912:	37 95       	ror	r19
     914:	27 95       	ror	r18
     916:	8a 95       	dec	r24
     918:	d2 f7       	brpl	.-12     	; 0x90e <__stack+0xf>
     91a:	66 23       	and	r22, r22
     91c:	b1 f0       	breq	.+44     	; 0x94a <__stack+0x4b>
     91e:	50 95       	com	r21
     920:	40 95       	com	r20
     922:	30 95       	com	r19
     924:	21 95       	neg	r18
     926:	3f 4f       	sbci	r19, 0xFF	; 255
     928:	4f 4f       	sbci	r20, 0xFF	; 255
     92a:	5f 4f       	sbci	r21, 0xFF	; 255
     92c:	0e c0       	rjmp	.+28     	; 0x94a <__stack+0x4b>
     92e:	20 e0       	ldi	r18, 0x00	; 0
     930:	30 e0       	ldi	r19, 0x00	; 0
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	50 e0       	ldi	r21, 0x00	; 0
     936:	09 c0       	rjmp	.+18     	; 0x94a <__stack+0x4b>
     938:	2f ef       	ldi	r18, 0xFF	; 255
     93a:	3f ef       	ldi	r19, 0xFF	; 255
     93c:	4f ef       	ldi	r20, 0xFF	; 255
     93e:	5f e7       	ldi	r21, 0x7F	; 127
     940:	04 c0       	rjmp	.+8      	; 0x94a <__stack+0x4b>
     942:	20 e0       	ldi	r18, 0x00	; 0
     944:	30 e0       	ldi	r19, 0x00	; 0
     946:	40 e0       	ldi	r20, 0x00	; 0
     948:	50 e8       	ldi	r21, 0x80	; 128
     94a:	b9 01       	movw	r22, r18
     94c:	ca 01       	movw	r24, r20
     94e:	2c 96       	adiw	r28, 0x0c	; 12
     950:	e2 e0       	ldi	r30, 0x02	; 2
     952:	0c 94 fd 12 	jmp	0x25fa	; 0x25fa <__epilogue_restores__+0x20>

00000956 <__pack_f>:
     956:	df 92       	push	r13
     958:	ef 92       	push	r14
     95a:	ff 92       	push	r15
     95c:	0f 93       	push	r16
     95e:	1f 93       	push	r17
     960:	fc 01       	movw	r30, r24
     962:	e4 80       	ldd	r14, Z+4	; 0x04
     964:	f5 80       	ldd	r15, Z+5	; 0x05
     966:	06 81       	ldd	r16, Z+6	; 0x06
     968:	17 81       	ldd	r17, Z+7	; 0x07
     96a:	d1 80       	ldd	r13, Z+1	; 0x01
     96c:	80 81       	ld	r24, Z
     96e:	82 30       	cpi	r24, 0x02	; 2
     970:	48 f4       	brcc	.+18     	; 0x984 <__pack_f+0x2e>
     972:	80 e0       	ldi	r24, 0x00	; 0
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	a0 e1       	ldi	r26, 0x10	; 16
     978:	b0 e0       	ldi	r27, 0x00	; 0
     97a:	e8 2a       	or	r14, r24
     97c:	f9 2a       	or	r15, r25
     97e:	0a 2b       	or	r16, r26
     980:	1b 2b       	or	r17, r27
     982:	a5 c0       	rjmp	.+330    	; 0xace <__pack_f+0x178>
     984:	84 30       	cpi	r24, 0x04	; 4
     986:	09 f4       	brne	.+2      	; 0x98a <__pack_f+0x34>
     988:	9f c0       	rjmp	.+318    	; 0xac8 <__pack_f+0x172>
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	21 f4       	brne	.+8      	; 0x996 <__pack_f+0x40>
     98e:	ee 24       	eor	r14, r14
     990:	ff 24       	eor	r15, r15
     992:	87 01       	movw	r16, r14
     994:	05 c0       	rjmp	.+10     	; 0x9a0 <__pack_f+0x4a>
     996:	e1 14       	cp	r14, r1
     998:	f1 04       	cpc	r15, r1
     99a:	01 05       	cpc	r16, r1
     99c:	11 05       	cpc	r17, r1
     99e:	19 f4       	brne	.+6      	; 0x9a6 <__pack_f+0x50>
     9a0:	e0 e0       	ldi	r30, 0x00	; 0
     9a2:	f0 e0       	ldi	r31, 0x00	; 0
     9a4:	96 c0       	rjmp	.+300    	; 0xad2 <__pack_f+0x17c>
     9a6:	62 81       	ldd	r22, Z+2	; 0x02
     9a8:	73 81       	ldd	r23, Z+3	; 0x03
     9aa:	9f ef       	ldi	r25, 0xFF	; 255
     9ac:	62 38       	cpi	r22, 0x82	; 130
     9ae:	79 07       	cpc	r23, r25
     9b0:	0c f0       	brlt	.+2      	; 0x9b4 <__pack_f+0x5e>
     9b2:	5b c0       	rjmp	.+182    	; 0xa6a <__pack_f+0x114>
     9b4:	22 e8       	ldi	r18, 0x82	; 130
     9b6:	3f ef       	ldi	r19, 0xFF	; 255
     9b8:	26 1b       	sub	r18, r22
     9ba:	37 0b       	sbc	r19, r23
     9bc:	2a 31       	cpi	r18, 0x1A	; 26
     9be:	31 05       	cpc	r19, r1
     9c0:	2c f0       	brlt	.+10     	; 0x9cc <__pack_f+0x76>
     9c2:	20 e0       	ldi	r18, 0x00	; 0
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	40 e0       	ldi	r20, 0x00	; 0
     9c8:	50 e0       	ldi	r21, 0x00	; 0
     9ca:	2a c0       	rjmp	.+84     	; 0xa20 <__pack_f+0xca>
     9cc:	b8 01       	movw	r22, r16
     9ce:	a7 01       	movw	r20, r14
     9d0:	02 2e       	mov	r0, r18
     9d2:	04 c0       	rjmp	.+8      	; 0x9dc <__pack_f+0x86>
     9d4:	76 95       	lsr	r23
     9d6:	67 95       	ror	r22
     9d8:	57 95       	ror	r21
     9da:	47 95       	ror	r20
     9dc:	0a 94       	dec	r0
     9de:	d2 f7       	brpl	.-12     	; 0x9d4 <__pack_f+0x7e>
     9e0:	81 e0       	ldi	r24, 0x01	; 1
     9e2:	90 e0       	ldi	r25, 0x00	; 0
     9e4:	a0 e0       	ldi	r26, 0x00	; 0
     9e6:	b0 e0       	ldi	r27, 0x00	; 0
     9e8:	04 c0       	rjmp	.+8      	; 0x9f2 <__pack_f+0x9c>
     9ea:	88 0f       	add	r24, r24
     9ec:	99 1f       	adc	r25, r25
     9ee:	aa 1f       	adc	r26, r26
     9f0:	bb 1f       	adc	r27, r27
     9f2:	2a 95       	dec	r18
     9f4:	d2 f7       	brpl	.-12     	; 0x9ea <__pack_f+0x94>
     9f6:	01 97       	sbiw	r24, 0x01	; 1
     9f8:	a1 09       	sbc	r26, r1
     9fa:	b1 09       	sbc	r27, r1
     9fc:	8e 21       	and	r24, r14
     9fe:	9f 21       	and	r25, r15
     a00:	a0 23       	and	r26, r16
     a02:	b1 23       	and	r27, r17
     a04:	00 97       	sbiw	r24, 0x00	; 0
     a06:	a1 05       	cpc	r26, r1
     a08:	b1 05       	cpc	r27, r1
     a0a:	21 f0       	breq	.+8      	; 0xa14 <__pack_f+0xbe>
     a0c:	81 e0       	ldi	r24, 0x01	; 1
     a0e:	90 e0       	ldi	r25, 0x00	; 0
     a10:	a0 e0       	ldi	r26, 0x00	; 0
     a12:	b0 e0       	ldi	r27, 0x00	; 0
     a14:	9a 01       	movw	r18, r20
     a16:	ab 01       	movw	r20, r22
     a18:	28 2b       	or	r18, r24
     a1a:	39 2b       	or	r19, r25
     a1c:	4a 2b       	or	r20, r26
     a1e:	5b 2b       	or	r21, r27
     a20:	da 01       	movw	r26, r20
     a22:	c9 01       	movw	r24, r18
     a24:	8f 77       	andi	r24, 0x7F	; 127
     a26:	90 70       	andi	r25, 0x00	; 0
     a28:	a0 70       	andi	r26, 0x00	; 0
     a2a:	b0 70       	andi	r27, 0x00	; 0
     a2c:	80 34       	cpi	r24, 0x40	; 64
     a2e:	91 05       	cpc	r25, r1
     a30:	a1 05       	cpc	r26, r1
     a32:	b1 05       	cpc	r27, r1
     a34:	39 f4       	brne	.+14     	; 0xa44 <__pack_f+0xee>
     a36:	27 ff       	sbrs	r18, 7
     a38:	09 c0       	rjmp	.+18     	; 0xa4c <__pack_f+0xf6>
     a3a:	20 5c       	subi	r18, 0xC0	; 192
     a3c:	3f 4f       	sbci	r19, 0xFF	; 255
     a3e:	4f 4f       	sbci	r20, 0xFF	; 255
     a40:	5f 4f       	sbci	r21, 0xFF	; 255
     a42:	04 c0       	rjmp	.+8      	; 0xa4c <__pack_f+0xf6>
     a44:	21 5c       	subi	r18, 0xC1	; 193
     a46:	3f 4f       	sbci	r19, 0xFF	; 255
     a48:	4f 4f       	sbci	r20, 0xFF	; 255
     a4a:	5f 4f       	sbci	r21, 0xFF	; 255
     a4c:	e0 e0       	ldi	r30, 0x00	; 0
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	20 30       	cpi	r18, 0x00	; 0
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	3a 07       	cpc	r19, r26
     a56:	a0 e0       	ldi	r26, 0x00	; 0
     a58:	4a 07       	cpc	r20, r26
     a5a:	a0 e4       	ldi	r26, 0x40	; 64
     a5c:	5a 07       	cpc	r21, r26
     a5e:	10 f0       	brcs	.+4      	; 0xa64 <__pack_f+0x10e>
     a60:	e1 e0       	ldi	r30, 0x01	; 1
     a62:	f0 e0       	ldi	r31, 0x00	; 0
     a64:	79 01       	movw	r14, r18
     a66:	8a 01       	movw	r16, r20
     a68:	27 c0       	rjmp	.+78     	; 0xab8 <__pack_f+0x162>
     a6a:	60 38       	cpi	r22, 0x80	; 128
     a6c:	71 05       	cpc	r23, r1
     a6e:	64 f5       	brge	.+88     	; 0xac8 <__pack_f+0x172>
     a70:	fb 01       	movw	r30, r22
     a72:	e1 58       	subi	r30, 0x81	; 129
     a74:	ff 4f       	sbci	r31, 0xFF	; 255
     a76:	d8 01       	movw	r26, r16
     a78:	c7 01       	movw	r24, r14
     a7a:	8f 77       	andi	r24, 0x7F	; 127
     a7c:	90 70       	andi	r25, 0x00	; 0
     a7e:	a0 70       	andi	r26, 0x00	; 0
     a80:	b0 70       	andi	r27, 0x00	; 0
     a82:	80 34       	cpi	r24, 0x40	; 64
     a84:	91 05       	cpc	r25, r1
     a86:	a1 05       	cpc	r26, r1
     a88:	b1 05       	cpc	r27, r1
     a8a:	39 f4       	brne	.+14     	; 0xa9a <__pack_f+0x144>
     a8c:	e7 fe       	sbrs	r14, 7
     a8e:	0d c0       	rjmp	.+26     	; 0xaaa <__pack_f+0x154>
     a90:	80 e4       	ldi	r24, 0x40	; 64
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	a0 e0       	ldi	r26, 0x00	; 0
     a96:	b0 e0       	ldi	r27, 0x00	; 0
     a98:	04 c0       	rjmp	.+8      	; 0xaa2 <__pack_f+0x14c>
     a9a:	8f e3       	ldi	r24, 0x3F	; 63
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	a0 e0       	ldi	r26, 0x00	; 0
     aa0:	b0 e0       	ldi	r27, 0x00	; 0
     aa2:	e8 0e       	add	r14, r24
     aa4:	f9 1e       	adc	r15, r25
     aa6:	0a 1f       	adc	r16, r26
     aa8:	1b 1f       	adc	r17, r27
     aaa:	17 ff       	sbrs	r17, 7
     aac:	05 c0       	rjmp	.+10     	; 0xab8 <__pack_f+0x162>
     aae:	16 95       	lsr	r17
     ab0:	07 95       	ror	r16
     ab2:	f7 94       	ror	r15
     ab4:	e7 94       	ror	r14
     ab6:	31 96       	adiw	r30, 0x01	; 1
     ab8:	87 e0       	ldi	r24, 0x07	; 7
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d1 f7       	brne	.-12     	; 0xaba <__pack_f+0x164>
     ac6:	05 c0       	rjmp	.+10     	; 0xad2 <__pack_f+0x17c>
     ac8:	ee 24       	eor	r14, r14
     aca:	ff 24       	eor	r15, r15
     acc:	87 01       	movw	r16, r14
     ace:	ef ef       	ldi	r30, 0xFF	; 255
     ad0:	f0 e0       	ldi	r31, 0x00	; 0
     ad2:	6e 2f       	mov	r22, r30
     ad4:	67 95       	ror	r22
     ad6:	66 27       	eor	r22, r22
     ad8:	67 95       	ror	r22
     ada:	90 2f       	mov	r25, r16
     adc:	9f 77       	andi	r25, 0x7F	; 127
     ade:	d7 94       	ror	r13
     ae0:	dd 24       	eor	r13, r13
     ae2:	d7 94       	ror	r13
     ae4:	8e 2f       	mov	r24, r30
     ae6:	86 95       	lsr	r24
     ae8:	49 2f       	mov	r20, r25
     aea:	46 2b       	or	r20, r22
     aec:	58 2f       	mov	r21, r24
     aee:	5d 29       	or	r21, r13
     af0:	b7 01       	movw	r22, r14
     af2:	ca 01       	movw	r24, r20
     af4:	1f 91       	pop	r17
     af6:	0f 91       	pop	r16
     af8:	ff 90       	pop	r15
     afa:	ef 90       	pop	r14
     afc:	df 90       	pop	r13
     afe:	08 95       	ret

00000b00 <__unpack_f>:
     b00:	fc 01       	movw	r30, r24
     b02:	db 01       	movw	r26, r22
     b04:	40 81       	ld	r20, Z
     b06:	51 81       	ldd	r21, Z+1	; 0x01
     b08:	22 81       	ldd	r18, Z+2	; 0x02
     b0a:	62 2f       	mov	r22, r18
     b0c:	6f 77       	andi	r22, 0x7F	; 127
     b0e:	70 e0       	ldi	r23, 0x00	; 0
     b10:	22 1f       	adc	r18, r18
     b12:	22 27       	eor	r18, r18
     b14:	22 1f       	adc	r18, r18
     b16:	93 81       	ldd	r25, Z+3	; 0x03
     b18:	89 2f       	mov	r24, r25
     b1a:	88 0f       	add	r24, r24
     b1c:	82 2b       	or	r24, r18
     b1e:	28 2f       	mov	r18, r24
     b20:	30 e0       	ldi	r19, 0x00	; 0
     b22:	99 1f       	adc	r25, r25
     b24:	99 27       	eor	r25, r25
     b26:	99 1f       	adc	r25, r25
     b28:	11 96       	adiw	r26, 0x01	; 1
     b2a:	9c 93       	st	X, r25
     b2c:	11 97       	sbiw	r26, 0x01	; 1
     b2e:	21 15       	cp	r18, r1
     b30:	31 05       	cpc	r19, r1
     b32:	a9 f5       	brne	.+106    	; 0xb9e <__unpack_f+0x9e>
     b34:	41 15       	cp	r20, r1
     b36:	51 05       	cpc	r21, r1
     b38:	61 05       	cpc	r22, r1
     b3a:	71 05       	cpc	r23, r1
     b3c:	11 f4       	brne	.+4      	; 0xb42 <__unpack_f+0x42>
     b3e:	82 e0       	ldi	r24, 0x02	; 2
     b40:	37 c0       	rjmp	.+110    	; 0xbb0 <__unpack_f+0xb0>
     b42:	82 e8       	ldi	r24, 0x82	; 130
     b44:	9f ef       	ldi	r25, 0xFF	; 255
     b46:	13 96       	adiw	r26, 0x03	; 3
     b48:	9c 93       	st	X, r25
     b4a:	8e 93       	st	-X, r24
     b4c:	12 97       	sbiw	r26, 0x02	; 2
     b4e:	9a 01       	movw	r18, r20
     b50:	ab 01       	movw	r20, r22
     b52:	67 e0       	ldi	r22, 0x07	; 7
     b54:	22 0f       	add	r18, r18
     b56:	33 1f       	adc	r19, r19
     b58:	44 1f       	adc	r20, r20
     b5a:	55 1f       	adc	r21, r21
     b5c:	6a 95       	dec	r22
     b5e:	d1 f7       	brne	.-12     	; 0xb54 <__unpack_f+0x54>
     b60:	83 e0       	ldi	r24, 0x03	; 3
     b62:	8c 93       	st	X, r24
     b64:	0d c0       	rjmp	.+26     	; 0xb80 <__unpack_f+0x80>
     b66:	22 0f       	add	r18, r18
     b68:	33 1f       	adc	r19, r19
     b6a:	44 1f       	adc	r20, r20
     b6c:	55 1f       	adc	r21, r21
     b6e:	12 96       	adiw	r26, 0x02	; 2
     b70:	8d 91       	ld	r24, X+
     b72:	9c 91       	ld	r25, X
     b74:	13 97       	sbiw	r26, 0x03	; 3
     b76:	01 97       	sbiw	r24, 0x01	; 1
     b78:	13 96       	adiw	r26, 0x03	; 3
     b7a:	9c 93       	st	X, r25
     b7c:	8e 93       	st	-X, r24
     b7e:	12 97       	sbiw	r26, 0x02	; 2
     b80:	20 30       	cpi	r18, 0x00	; 0
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	38 07       	cpc	r19, r24
     b86:	80 e0       	ldi	r24, 0x00	; 0
     b88:	48 07       	cpc	r20, r24
     b8a:	80 e4       	ldi	r24, 0x40	; 64
     b8c:	58 07       	cpc	r21, r24
     b8e:	58 f3       	brcs	.-42     	; 0xb66 <__unpack_f+0x66>
     b90:	14 96       	adiw	r26, 0x04	; 4
     b92:	2d 93       	st	X+, r18
     b94:	3d 93       	st	X+, r19
     b96:	4d 93       	st	X+, r20
     b98:	5c 93       	st	X, r21
     b9a:	17 97       	sbiw	r26, 0x07	; 7
     b9c:	08 95       	ret
     b9e:	2f 3f       	cpi	r18, 0xFF	; 255
     ba0:	31 05       	cpc	r19, r1
     ba2:	79 f4       	brne	.+30     	; 0xbc2 <__unpack_f+0xc2>
     ba4:	41 15       	cp	r20, r1
     ba6:	51 05       	cpc	r21, r1
     ba8:	61 05       	cpc	r22, r1
     baa:	71 05       	cpc	r23, r1
     bac:	19 f4       	brne	.+6      	; 0xbb4 <__unpack_f+0xb4>
     bae:	84 e0       	ldi	r24, 0x04	; 4
     bb0:	8c 93       	st	X, r24
     bb2:	08 95       	ret
     bb4:	64 ff       	sbrs	r22, 4
     bb6:	03 c0       	rjmp	.+6      	; 0xbbe <__unpack_f+0xbe>
     bb8:	81 e0       	ldi	r24, 0x01	; 1
     bba:	8c 93       	st	X, r24
     bbc:	12 c0       	rjmp	.+36     	; 0xbe2 <__unpack_f+0xe2>
     bbe:	1c 92       	st	X, r1
     bc0:	10 c0       	rjmp	.+32     	; 0xbe2 <__unpack_f+0xe2>
     bc2:	2f 57       	subi	r18, 0x7F	; 127
     bc4:	30 40       	sbci	r19, 0x00	; 0
     bc6:	13 96       	adiw	r26, 0x03	; 3
     bc8:	3c 93       	st	X, r19
     bca:	2e 93       	st	-X, r18
     bcc:	12 97       	sbiw	r26, 0x02	; 2
     bce:	83 e0       	ldi	r24, 0x03	; 3
     bd0:	8c 93       	st	X, r24
     bd2:	87 e0       	ldi	r24, 0x07	; 7
     bd4:	44 0f       	add	r20, r20
     bd6:	55 1f       	adc	r21, r21
     bd8:	66 1f       	adc	r22, r22
     bda:	77 1f       	adc	r23, r23
     bdc:	8a 95       	dec	r24
     bde:	d1 f7       	brne	.-12     	; 0xbd4 <__unpack_f+0xd4>
     be0:	70 64       	ori	r23, 0x40	; 64
     be2:	14 96       	adiw	r26, 0x04	; 4
     be4:	4d 93       	st	X+, r20
     be6:	5d 93       	st	X+, r21
     be8:	6d 93       	st	X+, r22
     bea:	7c 93       	st	X, r23
     bec:	17 97       	sbiw	r26, 0x07	; 7
     bee:	08 95       	ret

00000bf0 <__fpcmp_parts_f>:
     bf0:	1f 93       	push	r17
     bf2:	dc 01       	movw	r26, r24
     bf4:	fb 01       	movw	r30, r22
     bf6:	9c 91       	ld	r25, X
     bf8:	92 30       	cpi	r25, 0x02	; 2
     bfa:	08 f4       	brcc	.+2      	; 0xbfe <__fpcmp_parts_f+0xe>
     bfc:	47 c0       	rjmp	.+142    	; 0xc8c <__fpcmp_parts_f+0x9c>
     bfe:	80 81       	ld	r24, Z
     c00:	82 30       	cpi	r24, 0x02	; 2
     c02:	08 f4       	brcc	.+2      	; 0xc06 <__fpcmp_parts_f+0x16>
     c04:	43 c0       	rjmp	.+134    	; 0xc8c <__fpcmp_parts_f+0x9c>
     c06:	94 30       	cpi	r25, 0x04	; 4
     c08:	51 f4       	brne	.+20     	; 0xc1e <__fpcmp_parts_f+0x2e>
     c0a:	11 96       	adiw	r26, 0x01	; 1
     c0c:	1c 91       	ld	r17, X
     c0e:	84 30       	cpi	r24, 0x04	; 4
     c10:	99 f5       	brne	.+102    	; 0xc78 <__fpcmp_parts_f+0x88>
     c12:	81 81       	ldd	r24, Z+1	; 0x01
     c14:	68 2f       	mov	r22, r24
     c16:	70 e0       	ldi	r23, 0x00	; 0
     c18:	61 1b       	sub	r22, r17
     c1a:	71 09       	sbc	r23, r1
     c1c:	3f c0       	rjmp	.+126    	; 0xc9c <__fpcmp_parts_f+0xac>
     c1e:	84 30       	cpi	r24, 0x04	; 4
     c20:	21 f0       	breq	.+8      	; 0xc2a <__fpcmp_parts_f+0x3a>
     c22:	92 30       	cpi	r25, 0x02	; 2
     c24:	31 f4       	brne	.+12     	; 0xc32 <__fpcmp_parts_f+0x42>
     c26:	82 30       	cpi	r24, 0x02	; 2
     c28:	b9 f1       	breq	.+110    	; 0xc98 <__fpcmp_parts_f+0xa8>
     c2a:	81 81       	ldd	r24, Z+1	; 0x01
     c2c:	88 23       	and	r24, r24
     c2e:	89 f1       	breq	.+98     	; 0xc92 <__fpcmp_parts_f+0xa2>
     c30:	2d c0       	rjmp	.+90     	; 0xc8c <__fpcmp_parts_f+0x9c>
     c32:	11 96       	adiw	r26, 0x01	; 1
     c34:	1c 91       	ld	r17, X
     c36:	11 97       	sbiw	r26, 0x01	; 1
     c38:	82 30       	cpi	r24, 0x02	; 2
     c3a:	f1 f0       	breq	.+60     	; 0xc78 <__fpcmp_parts_f+0x88>
     c3c:	81 81       	ldd	r24, Z+1	; 0x01
     c3e:	18 17       	cp	r17, r24
     c40:	d9 f4       	brne	.+54     	; 0xc78 <__fpcmp_parts_f+0x88>
     c42:	12 96       	adiw	r26, 0x02	; 2
     c44:	2d 91       	ld	r18, X+
     c46:	3c 91       	ld	r19, X
     c48:	13 97       	sbiw	r26, 0x03	; 3
     c4a:	82 81       	ldd	r24, Z+2	; 0x02
     c4c:	93 81       	ldd	r25, Z+3	; 0x03
     c4e:	82 17       	cp	r24, r18
     c50:	93 07       	cpc	r25, r19
     c52:	94 f0       	brlt	.+36     	; 0xc78 <__fpcmp_parts_f+0x88>
     c54:	28 17       	cp	r18, r24
     c56:	39 07       	cpc	r19, r25
     c58:	bc f0       	brlt	.+46     	; 0xc88 <__fpcmp_parts_f+0x98>
     c5a:	14 96       	adiw	r26, 0x04	; 4
     c5c:	8d 91       	ld	r24, X+
     c5e:	9d 91       	ld	r25, X+
     c60:	0d 90       	ld	r0, X+
     c62:	bc 91       	ld	r27, X
     c64:	a0 2d       	mov	r26, r0
     c66:	24 81       	ldd	r18, Z+4	; 0x04
     c68:	35 81       	ldd	r19, Z+5	; 0x05
     c6a:	46 81       	ldd	r20, Z+6	; 0x06
     c6c:	57 81       	ldd	r21, Z+7	; 0x07
     c6e:	28 17       	cp	r18, r24
     c70:	39 07       	cpc	r19, r25
     c72:	4a 07       	cpc	r20, r26
     c74:	5b 07       	cpc	r21, r27
     c76:	18 f4       	brcc	.+6      	; 0xc7e <__fpcmp_parts_f+0x8e>
     c78:	11 23       	and	r17, r17
     c7a:	41 f0       	breq	.+16     	; 0xc8c <__fpcmp_parts_f+0x9c>
     c7c:	0a c0       	rjmp	.+20     	; 0xc92 <__fpcmp_parts_f+0xa2>
     c7e:	82 17       	cp	r24, r18
     c80:	93 07       	cpc	r25, r19
     c82:	a4 07       	cpc	r26, r20
     c84:	b5 07       	cpc	r27, r21
     c86:	40 f4       	brcc	.+16     	; 0xc98 <__fpcmp_parts_f+0xa8>
     c88:	11 23       	and	r17, r17
     c8a:	19 f0       	breq	.+6      	; 0xc92 <__fpcmp_parts_f+0xa2>
     c8c:	61 e0       	ldi	r22, 0x01	; 1
     c8e:	70 e0       	ldi	r23, 0x00	; 0
     c90:	05 c0       	rjmp	.+10     	; 0xc9c <__fpcmp_parts_f+0xac>
     c92:	6f ef       	ldi	r22, 0xFF	; 255
     c94:	7f ef       	ldi	r23, 0xFF	; 255
     c96:	02 c0       	rjmp	.+4      	; 0xc9c <__fpcmp_parts_f+0xac>
     c98:	60 e0       	ldi	r22, 0x00	; 0
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	cb 01       	movw	r24, r22
     c9e:	1f 91       	pop	r17
     ca0:	08 95       	ret

00000ca2 <DIO_voidInit>:
/* MCAL layer */
#include "DIO_interface.h"
#include "DIO_private.h"
#include "DIO_config.h"
void DIO_voidInit(void)
{
     ca2:	df 93       	push	r29
     ca4:	cf 93       	push	r28
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
    DIO_DDRB_REG = CONC(DIO_u8_PB7_DIRECTION,DIO_u8_PB6_DIRECTION,DIO_u8_PB5_DIRECTION,DIO_u8_PB4_DIRECTION
     caa:	e4 e2       	ldi	r30, 0x24	; 36
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 e2       	ldi	r24, 0x20	; 32
     cb0:	80 83       	st	Z, r24
    				   ,DIO_u8_PB3_DIRECTION,DIO_u8_PB2_DIRECTION,DIO_u8_PB1_DIRECTION,DIO_u8_PB0_DIRECTION);
    DIO_DDRC_REG = CONC(DIO_u8_PC7_DIRECTION,DIO_u8_PC6_DIRECTION,DIO_u8_PC5_DIRECTION,DIO_u8_PC4_DIRECTION
     cb2:	e7 e2       	ldi	r30, 0x27	; 39
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	10 82       	st	Z, r1
                       ,DIO_u8_PC3_DIRECTION,DIO_u8_PC2_DIRECTION,DIO_u8_PC1_DIRECTION,DIO_u8_PC0_DIRECTION);
    DIO_DDRD_REG = CONC(DIO_u8_PD7_DIRECTION,DIO_u8_PD6_DIRECTION,DIO_u8_PD5_DIRECTION,DIO_u8_PD4_DIRECTION
     cb8:	ea e2       	ldi	r30, 0x2A	; 42
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	82 e0       	ldi	r24, 0x02	; 2
     cbe:	80 83       	st	Z, r24
                       ,DIO_u8_PD3_DIRECTION,DIO_u8_PD2_DIRECTION,DIO_u8_PD1_DIRECTION,DIO_u8_PD0_DIRECTION);
    /*INITIAL VALUES FOR PINS*/                
     DIO_PORTB_REG = CONC(DIO_u8_PB7_VALUE,DIO_u8_PB6_VALUE,DIO_u8_PB5_VALUE,DIO_u8_PB4_VALUE
     cc0:	e5 e2       	ldi	r30, 0x25	; 37
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	10 82       	st	Z, r1
                         ,DIO_u8_PB3_VALUE,DIO_u8_PB2_VALUE,DIO_u8_PB1_VALUE,DIO_u8_PB0_VALUE);
     DIO_PORTC_REG = CONC(DIO_u8_PC7_VALUE,DIO_u8_PC6_VALUE,DIO_u8_PC5_VALUE,DIO_u8_PC4_VALUE
     cc6:	e8 e2       	ldi	r30, 0x28	; 40
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	10 82       	st	Z, r1
                         ,DIO_u8_PC3_VALUE,DIO_u8_PC2_VALUE,DIO_u8_PC1_VALUE,DIO_u8_PC0_VALUE);
     DIO_PORTD_REG = CONC(DIO_u8_PD7_VALUE,DIO_u8_PD6_VALUE,DIO_u8_PD5_VALUE,DIO_u8_PD4_VALUE
     ccc:	eb e2       	ldi	r30, 0x2B	; 43
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	10 82       	st	Z, r1
                         ,DIO_u8_PD3_VALUE,DIO_u8_PD2_VALUE,DIO_u8_PD1_VALUE,DIO_u8_PD0_VALUE);
}
     cd2:	cf 91       	pop	r28
     cd4:	df 91       	pop	r29
     cd6:	08 95       	ret

00000cd8 <DIO_u8SetPinDirection>:
                        
u8 DIO_u8SetPinDirection  (u8 Copy_u8PortId, u8 Copy_u8PinId,u8 Copy_u8PinDirection)
{
     cd8:	df 93       	push	r29
     cda:	cf 93       	push	r28
     cdc:	cd b7       	in	r28, 0x3d	; 61
     cde:	de b7       	in	r29, 0x3e	; 62
     ce0:	2c 97       	sbiw	r28, 0x0c	; 12
     ce2:	0f b6       	in	r0, 0x3f	; 63
     ce4:	f8 94       	cli
     ce6:	de bf       	out	0x3e, r29	; 62
     ce8:	0f be       	out	0x3f, r0	; 63
     cea:	cd bf       	out	0x3d, r28	; 61
     cec:	8a 83       	std	Y+2, r24	; 0x02
     cee:	6b 83       	std	Y+3, r22	; 0x03
     cf0:	4c 83       	std	Y+4, r20	; 0x04
    u8 Local_u8ReturnState = STD_TYPE_OK ;
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	89 83       	std	Y+1, r24	; 0x01
    if((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_u8PinId <= DIO_u8_PIN7) && ((Copy_u8PinDirection == DIO_u8_INPUT)||(Copy_u8PinDirection == DIO_u8_OUTPUT)) )
     cf6:	8a 81       	ldd	r24, Y+2	; 0x02
     cf8:	83 30       	cpi	r24, 0x03	; 3
     cfa:	08 f0       	brcs	.+2      	; 0xcfe <DIO_u8SetPinDirection+0x26>
     cfc:	c8 c0       	rjmp	.+400    	; 0xe8e <DIO_u8SetPinDirection+0x1b6>
     cfe:	8b 81       	ldd	r24, Y+3	; 0x03
     d00:	88 30       	cpi	r24, 0x08	; 8
     d02:	08 f0       	brcs	.+2      	; 0xd06 <DIO_u8SetPinDirection+0x2e>
     d04:	c4 c0       	rjmp	.+392    	; 0xe8e <DIO_u8SetPinDirection+0x1b6>
     d06:	8c 81       	ldd	r24, Y+4	; 0x04
     d08:	88 23       	and	r24, r24
     d0a:	21 f0       	breq	.+8      	; 0xd14 <DIO_u8SetPinDirection+0x3c>
     d0c:	8c 81       	ldd	r24, Y+4	; 0x04
     d0e:	81 30       	cpi	r24, 0x01	; 1
     d10:	09 f0       	breq	.+2      	; 0xd14 <DIO_u8SetPinDirection+0x3c>
     d12:	bd c0       	rjmp	.+378    	; 0xe8e <DIO_u8SetPinDirection+0x1b6>
    {
        switch (Copy_u8PortId)
     d14:	8a 81       	ldd	r24, Y+2	; 0x02
     d16:	28 2f       	mov	r18, r24
     d18:	30 e0       	ldi	r19, 0x00	; 0
     d1a:	3c 87       	std	Y+12, r19	; 0x0c
     d1c:	2b 87       	std	Y+11, r18	; 0x0b
     d1e:	8b 85       	ldd	r24, Y+11	; 0x0b
     d20:	9c 85       	ldd	r25, Y+12	; 0x0c
     d22:	81 30       	cpi	r24, 0x01	; 1
     d24:	91 05       	cpc	r25, r1
     d26:	09 f4       	brne	.+2      	; 0xd2a <DIO_u8SetPinDirection+0x52>
     d28:	43 c0       	rjmp	.+134    	; 0xdb0 <DIO_u8SetPinDirection+0xd8>
     d2a:	2b 85       	ldd	r18, Y+11	; 0x0b
     d2c:	3c 85       	ldd	r19, Y+12	; 0x0c
     d2e:	22 30       	cpi	r18, 0x02	; 2
     d30:	31 05       	cpc	r19, r1
     d32:	09 f4       	brne	.+2      	; 0xd36 <DIO_u8SetPinDirection+0x5e>
     d34:	75 c0       	rjmp	.+234    	; 0xe20 <DIO_u8SetPinDirection+0x148>
     d36:	8b 85       	ldd	r24, Y+11	; 0x0b
     d38:	9c 85       	ldd	r25, Y+12	; 0x0c
     d3a:	00 97       	sbiw	r24, 0x00	; 0
     d3c:	09 f0       	breq	.+2      	; 0xd40 <DIO_u8SetPinDirection+0x68>
     d3e:	a8 c0       	rjmp	.+336    	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
        {
        case DIO_u8_PORTB : 
            switch (Copy_u8PinDirection)
     d40:	8c 81       	ldd	r24, Y+4	; 0x04
     d42:	28 2f       	mov	r18, r24
     d44:	30 e0       	ldi	r19, 0x00	; 0
     d46:	3a 87       	std	Y+10, r19	; 0x0a
     d48:	29 87       	std	Y+9, r18	; 0x09
     d4a:	89 85       	ldd	r24, Y+9	; 0x09
     d4c:	9a 85       	ldd	r25, Y+10	; 0x0a
     d4e:	00 97       	sbiw	r24, 0x00	; 0
     d50:	d1 f0       	breq	.+52     	; 0xd86 <DIO_u8SetPinDirection+0xae>
     d52:	29 85       	ldd	r18, Y+9	; 0x09
     d54:	3a 85       	ldd	r19, Y+10	; 0x0a
     d56:	21 30       	cpi	r18, 0x01	; 1
     d58:	31 05       	cpc	r19, r1
     d5a:	09 f0       	breq	.+2      	; 0xd5e <DIO_u8SetPinDirection+0x86>
     d5c:	99 c0       	rjmp	.+306    	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
            {
                case DIO_u8_OUTPUT : SET_BIT(DIO_DDRB_REG,Copy_u8PinId)  ; break;
     d5e:	a4 e2       	ldi	r26, 0x24	; 36
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e4 e2       	ldi	r30, 0x24	; 36
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	48 2f       	mov	r20, r24
     d6a:	8b 81       	ldd	r24, Y+3	; 0x03
     d6c:	28 2f       	mov	r18, r24
     d6e:	30 e0       	ldi	r19, 0x00	; 0
     d70:	81 e0       	ldi	r24, 0x01	; 1
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	02 2e       	mov	r0, r18
     d76:	02 c0       	rjmp	.+4      	; 0xd7c <DIO_u8SetPinDirection+0xa4>
     d78:	88 0f       	add	r24, r24
     d7a:	99 1f       	adc	r25, r25
     d7c:	0a 94       	dec	r0
     d7e:	e2 f7       	brpl	.-8      	; 0xd78 <DIO_u8SetPinDirection+0xa0>
     d80:	84 2b       	or	r24, r20
     d82:	8c 93       	st	X, r24
     d84:	85 c0       	rjmp	.+266    	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
                case DIO_u8_INPUT  : CLR_BIT(DIO_DDRB_REG,Copy_u8PinId)  ; break;
     d86:	a4 e2       	ldi	r26, 0x24	; 36
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	e4 e2       	ldi	r30, 0x24	; 36
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	48 2f       	mov	r20, r24
     d92:	8b 81       	ldd	r24, Y+3	; 0x03
     d94:	28 2f       	mov	r18, r24
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	02 2e       	mov	r0, r18
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <DIO_u8SetPinDirection+0xcc>
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	0a 94       	dec	r0
     da6:	e2 f7       	brpl	.-8      	; 0xda0 <DIO_u8SetPinDirection+0xc8>
     da8:	80 95       	com	r24
     daa:	84 23       	and	r24, r20
     dac:	8c 93       	st	X, r24
     dae:	70 c0       	rjmp	.+224    	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
            }    
            break;
        case DIO_u8_PORTC : 
            switch (Copy_u8PinDirection)
     db0:	8c 81       	ldd	r24, Y+4	; 0x04
     db2:	28 2f       	mov	r18, r24
     db4:	30 e0       	ldi	r19, 0x00	; 0
     db6:	38 87       	std	Y+8, r19	; 0x08
     db8:	2f 83       	std	Y+7, r18	; 0x07
     dba:	8f 81       	ldd	r24, Y+7	; 0x07
     dbc:	98 85       	ldd	r25, Y+8	; 0x08
     dbe:	00 97       	sbiw	r24, 0x00	; 0
     dc0:	d1 f0       	breq	.+52     	; 0xdf6 <DIO_u8SetPinDirection+0x11e>
     dc2:	2f 81       	ldd	r18, Y+7	; 0x07
     dc4:	38 85       	ldd	r19, Y+8	; 0x08
     dc6:	21 30       	cpi	r18, 0x01	; 1
     dc8:	31 05       	cpc	r19, r1
     dca:	09 f0       	breq	.+2      	; 0xdce <DIO_u8SetPinDirection+0xf6>
     dcc:	61 c0       	rjmp	.+194    	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
            {
                case DIO_u8_OUTPUT : SET_BIT(DIO_DDRC_REG,Copy_u8PinId)  ; break;
     dce:	a7 e2       	ldi	r26, 0x27	; 39
     dd0:	b0 e0       	ldi	r27, 0x00	; 0
     dd2:	e7 e2       	ldi	r30, 0x27	; 39
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
     dd8:	48 2f       	mov	r20, r24
     dda:	8b 81       	ldd	r24, Y+3	; 0x03
     ddc:	28 2f       	mov	r18, r24
     dde:	30 e0       	ldi	r19, 0x00	; 0
     de0:	81 e0       	ldi	r24, 0x01	; 1
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	02 2e       	mov	r0, r18
     de6:	02 c0       	rjmp	.+4      	; 0xdec <DIO_u8SetPinDirection+0x114>
     de8:	88 0f       	add	r24, r24
     dea:	99 1f       	adc	r25, r25
     dec:	0a 94       	dec	r0
     dee:	e2 f7       	brpl	.-8      	; 0xde8 <DIO_u8SetPinDirection+0x110>
     df0:	84 2b       	or	r24, r20
     df2:	8c 93       	st	X, r24
     df4:	4d c0       	rjmp	.+154    	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
                case DIO_u8_INPUT  : CLR_BIT(DIO_DDRC_REG,Copy_u8PinId)  ; break;  
     df6:	a7 e2       	ldi	r26, 0x27	; 39
     df8:	b0 e0       	ldi	r27, 0x00	; 0
     dfa:	e7 e2       	ldi	r30, 0x27	; 39
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	48 2f       	mov	r20, r24
     e02:	8b 81       	ldd	r24, Y+3	; 0x03
     e04:	28 2f       	mov	r18, r24
     e06:	30 e0       	ldi	r19, 0x00	; 0
     e08:	81 e0       	ldi	r24, 0x01	; 1
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	02 2e       	mov	r0, r18
     e0e:	02 c0       	rjmp	.+4      	; 0xe14 <DIO_u8SetPinDirection+0x13c>
     e10:	88 0f       	add	r24, r24
     e12:	99 1f       	adc	r25, r25
     e14:	0a 94       	dec	r0
     e16:	e2 f7       	brpl	.-8      	; 0xe10 <DIO_u8SetPinDirection+0x138>
     e18:	80 95       	com	r24
     e1a:	84 23       	and	r24, r20
     e1c:	8c 93       	st	X, r24
     e1e:	38 c0       	rjmp	.+112    	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
            } 
            break;
        case DIO_u8_PORTD : 
            switch (Copy_u8PinDirection)
     e20:	8c 81       	ldd	r24, Y+4	; 0x04
     e22:	28 2f       	mov	r18, r24
     e24:	30 e0       	ldi	r19, 0x00	; 0
     e26:	3e 83       	std	Y+6, r19	; 0x06
     e28:	2d 83       	std	Y+5, r18	; 0x05
     e2a:	8d 81       	ldd	r24, Y+5	; 0x05
     e2c:	9e 81       	ldd	r25, Y+6	; 0x06
     e2e:	00 97       	sbiw	r24, 0x00	; 0
     e30:	c9 f0       	breq	.+50     	; 0xe64 <DIO_u8SetPinDirection+0x18c>
     e32:	2d 81       	ldd	r18, Y+5	; 0x05
     e34:	3e 81       	ldd	r19, Y+6	; 0x06
     e36:	21 30       	cpi	r18, 0x01	; 1
     e38:	31 05       	cpc	r19, r1
     e3a:	51 f5       	brne	.+84     	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
            {
                case DIO_u8_OUTPUT : SET_BIT(DIO_DDRD_REG,Copy_u8PinId)  ; break;
     e3c:	aa e2       	ldi	r26, 0x2A	; 42
     e3e:	b0 e0       	ldi	r27, 0x00	; 0
     e40:	ea e2       	ldi	r30, 0x2A	; 42
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	80 81       	ld	r24, Z
     e46:	48 2f       	mov	r20, r24
     e48:	8b 81       	ldd	r24, Y+3	; 0x03
     e4a:	28 2f       	mov	r18, r24
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	81 e0       	ldi	r24, 0x01	; 1
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	02 2e       	mov	r0, r18
     e54:	02 c0       	rjmp	.+4      	; 0xe5a <DIO_u8SetPinDirection+0x182>
     e56:	88 0f       	add	r24, r24
     e58:	99 1f       	adc	r25, r25
     e5a:	0a 94       	dec	r0
     e5c:	e2 f7       	brpl	.-8      	; 0xe56 <DIO_u8SetPinDirection+0x17e>
     e5e:	84 2b       	or	r24, r20
     e60:	8c 93       	st	X, r24
     e62:	16 c0       	rjmp	.+44     	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
                case DIO_u8_INPUT  : CLR_BIT(DIO_DDRD_REG,Copy_u8PinId)  ; break;  
     e64:	aa e2       	ldi	r26, 0x2A	; 42
     e66:	b0 e0       	ldi	r27, 0x00	; 0
     e68:	ea e2       	ldi	r30, 0x2A	; 42
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	80 81       	ld	r24, Z
     e6e:	48 2f       	mov	r20, r24
     e70:	8b 81       	ldd	r24, Y+3	; 0x03
     e72:	28 2f       	mov	r18, r24
     e74:	30 e0       	ldi	r19, 0x00	; 0
     e76:	81 e0       	ldi	r24, 0x01	; 1
     e78:	90 e0       	ldi	r25, 0x00	; 0
     e7a:	02 2e       	mov	r0, r18
     e7c:	02 c0       	rjmp	.+4      	; 0xe82 <DIO_u8SetPinDirection+0x1aa>
     e7e:	88 0f       	add	r24, r24
     e80:	99 1f       	adc	r25, r25
     e82:	0a 94       	dec	r0
     e84:	e2 f7       	brpl	.-8      	; 0xe7e <DIO_u8SetPinDirection+0x1a6>
     e86:	80 95       	com	r24
     e88:	84 23       	and	r24, r20
     e8a:	8c 93       	st	X, r24
     e8c:	01 c0       	rjmp	.+2      	; 0xe90 <DIO_u8SetPinDirection+0x1b8>
            } 
        }
    }
    else 
    {
        Local_u8ReturnState = STD_TYPE_NOK;
     e8e:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ReturnState;
     e90:	89 81       	ldd	r24, Y+1	; 0x01
}
     e92:	2c 96       	adiw	r28, 0x0c	; 12
     e94:	0f b6       	in	r0, 0x3f	; 63
     e96:	f8 94       	cli
     e98:	de bf       	out	0x3e, r29	; 62
     e9a:	0f be       	out	0x3f, r0	; 63
     e9c:	cd bf       	out	0x3d, r28	; 61
     e9e:	cf 91       	pop	r28
     ea0:	df 91       	pop	r29
     ea2:	08 95       	ret

00000ea4 <DIO_u8SetPinValue>:

u8 DIO_u8SetPinValue      (u8 Copy_u8PortId,u8 Copy_u8PinId,u8 Copy_u8PinValue)
{
     ea4:	df 93       	push	r29
     ea6:	cf 93       	push	r28
     ea8:	cd b7       	in	r28, 0x3d	; 61
     eaa:	de b7       	in	r29, 0x3e	; 62
     eac:	2c 97       	sbiw	r28, 0x0c	; 12
     eae:	0f b6       	in	r0, 0x3f	; 63
     eb0:	f8 94       	cli
     eb2:	de bf       	out	0x3e, r29	; 62
     eb4:	0f be       	out	0x3f, r0	; 63
     eb6:	cd bf       	out	0x3d, r28	; 61
     eb8:	8a 83       	std	Y+2, r24	; 0x02
     eba:	6b 83       	std	Y+3, r22	; 0x03
     ebc:	4c 83       	std	Y+4, r20	; 0x04
    u8 Local_u8ReturnState = STD_TYPE_OK;
     ebe:	81 e0       	ldi	r24, 0x01	; 1
     ec0:	89 83       	std	Y+1, r24	; 0x01
    if((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_u8PinId <=DIO_u8_PIN7)&& ((Copy_u8PinValue == DIO_u8_HIGH)||(Copy_u8PinValue == DIO_u8_LOW)))
     ec2:	8a 81       	ldd	r24, Y+2	; 0x02
     ec4:	83 30       	cpi	r24, 0x03	; 3
     ec6:	08 f0       	brcs	.+2      	; 0xeca <DIO_u8SetPinValue+0x26>
     ec8:	c8 c0       	rjmp	.+400    	; 0x105a <DIO_u8SetPinValue+0x1b6>
     eca:	8b 81       	ldd	r24, Y+3	; 0x03
     ecc:	88 30       	cpi	r24, 0x08	; 8
     ece:	08 f0       	brcs	.+2      	; 0xed2 <DIO_u8SetPinValue+0x2e>
     ed0:	c4 c0       	rjmp	.+392    	; 0x105a <DIO_u8SetPinValue+0x1b6>
     ed2:	8c 81       	ldd	r24, Y+4	; 0x04
     ed4:	81 30       	cpi	r24, 0x01	; 1
     ed6:	21 f0       	breq	.+8      	; 0xee0 <DIO_u8SetPinValue+0x3c>
     ed8:	8c 81       	ldd	r24, Y+4	; 0x04
     eda:	88 23       	and	r24, r24
     edc:	09 f0       	breq	.+2      	; 0xee0 <DIO_u8SetPinValue+0x3c>
     ede:	bd c0       	rjmp	.+378    	; 0x105a <DIO_u8SetPinValue+0x1b6>
    {
        switch (Copy_u8PortId)
     ee0:	8a 81       	ldd	r24, Y+2	; 0x02
     ee2:	28 2f       	mov	r18, r24
     ee4:	30 e0       	ldi	r19, 0x00	; 0
     ee6:	3c 87       	std	Y+12, r19	; 0x0c
     ee8:	2b 87       	std	Y+11, r18	; 0x0b
     eea:	8b 85       	ldd	r24, Y+11	; 0x0b
     eec:	9c 85       	ldd	r25, Y+12	; 0x0c
     eee:	81 30       	cpi	r24, 0x01	; 1
     ef0:	91 05       	cpc	r25, r1
     ef2:	09 f4       	brne	.+2      	; 0xef6 <DIO_u8SetPinValue+0x52>
     ef4:	43 c0       	rjmp	.+134    	; 0xf7c <DIO_u8SetPinValue+0xd8>
     ef6:	2b 85       	ldd	r18, Y+11	; 0x0b
     ef8:	3c 85       	ldd	r19, Y+12	; 0x0c
     efa:	22 30       	cpi	r18, 0x02	; 2
     efc:	31 05       	cpc	r19, r1
     efe:	09 f4       	brne	.+2      	; 0xf02 <DIO_u8SetPinValue+0x5e>
     f00:	75 c0       	rjmp	.+234    	; 0xfec <DIO_u8SetPinValue+0x148>
     f02:	8b 85       	ldd	r24, Y+11	; 0x0b
     f04:	9c 85       	ldd	r25, Y+12	; 0x0c
     f06:	00 97       	sbiw	r24, 0x00	; 0
     f08:	09 f0       	breq	.+2      	; 0xf0c <DIO_u8SetPinValue+0x68>
     f0a:	a8 c0       	rjmp	.+336    	; 0x105c <DIO_u8SetPinValue+0x1b8>
        {
        case DIO_u8_PORTB : 
            switch (Copy_u8PinValue)
     f0c:	8c 81       	ldd	r24, Y+4	; 0x04
     f0e:	28 2f       	mov	r18, r24
     f10:	30 e0       	ldi	r19, 0x00	; 0
     f12:	3a 87       	std	Y+10, r19	; 0x0a
     f14:	29 87       	std	Y+9, r18	; 0x09
     f16:	89 85       	ldd	r24, Y+9	; 0x09
     f18:	9a 85       	ldd	r25, Y+10	; 0x0a
     f1a:	00 97       	sbiw	r24, 0x00	; 0
     f1c:	d1 f0       	breq	.+52     	; 0xf52 <DIO_u8SetPinValue+0xae>
     f1e:	29 85       	ldd	r18, Y+9	; 0x09
     f20:	3a 85       	ldd	r19, Y+10	; 0x0a
     f22:	21 30       	cpi	r18, 0x01	; 1
     f24:	31 05       	cpc	r19, r1
     f26:	09 f0       	breq	.+2      	; 0xf2a <DIO_u8SetPinValue+0x86>
     f28:	99 c0       	rjmp	.+306    	; 0x105c <DIO_u8SetPinValue+0x1b8>
            {
                case DIO_u8_HIGH : SET_BIT(DIO_PORTB_REG,Copy_u8PinId)   ; break;
     f2a:	a5 e2       	ldi	r26, 0x25	; 37
     f2c:	b0 e0       	ldi	r27, 0x00	; 0
     f2e:	e5 e2       	ldi	r30, 0x25	; 37
     f30:	f0 e0       	ldi	r31, 0x00	; 0
     f32:	80 81       	ld	r24, Z
     f34:	48 2f       	mov	r20, r24
     f36:	8b 81       	ldd	r24, Y+3	; 0x03
     f38:	28 2f       	mov	r18, r24
     f3a:	30 e0       	ldi	r19, 0x00	; 0
     f3c:	81 e0       	ldi	r24, 0x01	; 1
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	02 2e       	mov	r0, r18
     f42:	02 c0       	rjmp	.+4      	; 0xf48 <DIO_u8SetPinValue+0xa4>
     f44:	88 0f       	add	r24, r24
     f46:	99 1f       	adc	r25, r25
     f48:	0a 94       	dec	r0
     f4a:	e2 f7       	brpl	.-8      	; 0xf44 <DIO_u8SetPinValue+0xa0>
     f4c:	84 2b       	or	r24, r20
     f4e:	8c 93       	st	X, r24
     f50:	85 c0       	rjmp	.+266    	; 0x105c <DIO_u8SetPinValue+0x1b8>
                case DIO_u8_LOW  : CLR_BIT(DIO_PORTB_REG,Copy_u8PinId)   ; break;  
     f52:	a5 e2       	ldi	r26, 0x25	; 37
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	e5 e2       	ldi	r30, 0x25	; 37
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	48 2f       	mov	r20, r24
     f5e:	8b 81       	ldd	r24, Y+3	; 0x03
     f60:	28 2f       	mov	r18, r24
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	81 e0       	ldi	r24, 0x01	; 1
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	02 2e       	mov	r0, r18
     f6a:	02 c0       	rjmp	.+4      	; 0xf70 <DIO_u8SetPinValue+0xcc>
     f6c:	88 0f       	add	r24, r24
     f6e:	99 1f       	adc	r25, r25
     f70:	0a 94       	dec	r0
     f72:	e2 f7       	brpl	.-8      	; 0xf6c <DIO_u8SetPinValue+0xc8>
     f74:	80 95       	com	r24
     f76:	84 23       	and	r24, r20
     f78:	8c 93       	st	X, r24
     f7a:	70 c0       	rjmp	.+224    	; 0x105c <DIO_u8SetPinValue+0x1b8>
            }    
            break;
        case DIO_u8_PORTC : 
            switch (Copy_u8PinValue)
     f7c:	8c 81       	ldd	r24, Y+4	; 0x04
     f7e:	28 2f       	mov	r18, r24
     f80:	30 e0       	ldi	r19, 0x00	; 0
     f82:	38 87       	std	Y+8, r19	; 0x08
     f84:	2f 83       	std	Y+7, r18	; 0x07
     f86:	8f 81       	ldd	r24, Y+7	; 0x07
     f88:	98 85       	ldd	r25, Y+8	; 0x08
     f8a:	00 97       	sbiw	r24, 0x00	; 0
     f8c:	d1 f0       	breq	.+52     	; 0xfc2 <DIO_u8SetPinValue+0x11e>
     f8e:	2f 81       	ldd	r18, Y+7	; 0x07
     f90:	38 85       	ldd	r19, Y+8	; 0x08
     f92:	21 30       	cpi	r18, 0x01	; 1
     f94:	31 05       	cpc	r19, r1
     f96:	09 f0       	breq	.+2      	; 0xf9a <DIO_u8SetPinValue+0xf6>
     f98:	61 c0       	rjmp	.+194    	; 0x105c <DIO_u8SetPinValue+0x1b8>
                {
                    case DIO_u8_HIGH : SET_BIT(DIO_PORTC_REG ,Copy_u8PinId)   ; break;
     f9a:	a8 e2       	ldi	r26, 0x28	; 40
     f9c:	b0 e0       	ldi	r27, 0x00	; 0
     f9e:	e8 e2       	ldi	r30, 0x28	; 40
     fa0:	f0 e0       	ldi	r31, 0x00	; 0
     fa2:	80 81       	ld	r24, Z
     fa4:	48 2f       	mov	r20, r24
     fa6:	8b 81       	ldd	r24, Y+3	; 0x03
     fa8:	28 2f       	mov	r18, r24
     faa:	30 e0       	ldi	r19, 0x00	; 0
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	02 2e       	mov	r0, r18
     fb2:	02 c0       	rjmp	.+4      	; 0xfb8 <DIO_u8SetPinValue+0x114>
     fb4:	88 0f       	add	r24, r24
     fb6:	99 1f       	adc	r25, r25
     fb8:	0a 94       	dec	r0
     fba:	e2 f7       	brpl	.-8      	; 0xfb4 <DIO_u8SetPinValue+0x110>
     fbc:	84 2b       	or	r24, r20
     fbe:	8c 93       	st	X, r24
     fc0:	4d c0       	rjmp	.+154    	; 0x105c <DIO_u8SetPinValue+0x1b8>
                    case DIO_u8_LOW  : CLR_BIT(DIO_PORTC_REG ,Copy_u8PinId)   ; break;
     fc2:	a8 e2       	ldi	r26, 0x28	; 40
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	e8 e2       	ldi	r30, 0x28	; 40
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	48 2f       	mov	r20, r24
     fce:	8b 81       	ldd	r24, Y+3	; 0x03
     fd0:	28 2f       	mov	r18, r24
     fd2:	30 e0       	ldi	r19, 0x00	; 0
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	02 2e       	mov	r0, r18
     fda:	02 c0       	rjmp	.+4      	; 0xfe0 <DIO_u8SetPinValue+0x13c>
     fdc:	88 0f       	add	r24, r24
     fde:	99 1f       	adc	r25, r25
     fe0:	0a 94       	dec	r0
     fe2:	e2 f7       	brpl	.-8      	; 0xfdc <DIO_u8SetPinValue+0x138>
     fe4:	80 95       	com	r24
     fe6:	84 23       	and	r24, r20
     fe8:	8c 93       	st	X, r24
     fea:	38 c0       	rjmp	.+112    	; 0x105c <DIO_u8SetPinValue+0x1b8>
                }
            break;
        case DIO_u8_PORTD : 
            switch (Copy_u8PinValue)
     fec:	8c 81       	ldd	r24, Y+4	; 0x04
     fee:	28 2f       	mov	r18, r24
     ff0:	30 e0       	ldi	r19, 0x00	; 0
     ff2:	3e 83       	std	Y+6, r19	; 0x06
     ff4:	2d 83       	std	Y+5, r18	; 0x05
     ff6:	8d 81       	ldd	r24, Y+5	; 0x05
     ff8:	9e 81       	ldd	r25, Y+6	; 0x06
     ffa:	00 97       	sbiw	r24, 0x00	; 0
     ffc:	c9 f0       	breq	.+50     	; 0x1030 <DIO_u8SetPinValue+0x18c>
     ffe:	2d 81       	ldd	r18, Y+5	; 0x05
    1000:	3e 81       	ldd	r19, Y+6	; 0x06
    1002:	21 30       	cpi	r18, 0x01	; 1
    1004:	31 05       	cpc	r19, r1
    1006:	51 f5       	brne	.+84     	; 0x105c <DIO_u8SetPinValue+0x1b8>
                {
                    case DIO_u8_HIGH : SET_BIT(DIO_PORTD_REG,Copy_u8PinId)   ; break;
    1008:	ab e2       	ldi	r26, 0x2B	; 43
    100a:	b0 e0       	ldi	r27, 0x00	; 0
    100c:	eb e2       	ldi	r30, 0x2B	; 43
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	80 81       	ld	r24, Z
    1012:	48 2f       	mov	r20, r24
    1014:	8b 81       	ldd	r24, Y+3	; 0x03
    1016:	28 2f       	mov	r18, r24
    1018:	30 e0       	ldi	r19, 0x00	; 0
    101a:	81 e0       	ldi	r24, 0x01	; 1
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	02 2e       	mov	r0, r18
    1020:	02 c0       	rjmp	.+4      	; 0x1026 <DIO_u8SetPinValue+0x182>
    1022:	88 0f       	add	r24, r24
    1024:	99 1f       	adc	r25, r25
    1026:	0a 94       	dec	r0
    1028:	e2 f7       	brpl	.-8      	; 0x1022 <DIO_u8SetPinValue+0x17e>
    102a:	84 2b       	or	r24, r20
    102c:	8c 93       	st	X, r24
    102e:	16 c0       	rjmp	.+44     	; 0x105c <DIO_u8SetPinValue+0x1b8>
                    case DIO_u8_LOW  : CLR_BIT(DIO_PORTD_REG,Copy_u8PinId)   ; break; 
    1030:	ab e2       	ldi	r26, 0x2B	; 43
    1032:	b0 e0       	ldi	r27, 0x00	; 0
    1034:	eb e2       	ldi	r30, 0x2B	; 43
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	48 2f       	mov	r20, r24
    103c:	8b 81       	ldd	r24, Y+3	; 0x03
    103e:	28 2f       	mov	r18, r24
    1040:	30 e0       	ldi	r19, 0x00	; 0
    1042:	81 e0       	ldi	r24, 0x01	; 1
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	02 2e       	mov	r0, r18
    1048:	02 c0       	rjmp	.+4      	; 0x104e <DIO_u8SetPinValue+0x1aa>
    104a:	88 0f       	add	r24, r24
    104c:	99 1f       	adc	r25, r25
    104e:	0a 94       	dec	r0
    1050:	e2 f7       	brpl	.-8      	; 0x104a <DIO_u8SetPinValue+0x1a6>
    1052:	80 95       	com	r24
    1054:	84 23       	and	r24, r20
    1056:	8c 93       	st	X, r24
    1058:	01 c0       	rjmp	.+2      	; 0x105c <DIO_u8SetPinValue+0x1b8>
            break;        
        }
    }
    else 
    {
        Local_u8ReturnState = STD_TYPE_NOK;
    105a:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ReturnState;
    105c:	89 81       	ldd	r24, Y+1	; 0x01
}
    105e:	2c 96       	adiw	r28, 0x0c	; 12
    1060:	0f b6       	in	r0, 0x3f	; 63
    1062:	f8 94       	cli
    1064:	de bf       	out	0x3e, r29	; 62
    1066:	0f be       	out	0x3f, r0	; 63
    1068:	cd bf       	out	0x3d, r28	; 61
    106a:	cf 91       	pop	r28
    106c:	df 91       	pop	r29
    106e:	08 95       	ret

00001070 <DIO_u8TogglePin>:

u8 DIO_u8TogglePin     (u8 Copy_u8PortId,u8 Copy_u8PinId)
{
    1070:	df 93       	push	r29
    1072:	cf 93       	push	r28
    1074:	00 d0       	rcall	.+0      	; 0x1076 <DIO_u8TogglePin+0x6>
    1076:	00 d0       	rcall	.+0      	; 0x1078 <DIO_u8TogglePin+0x8>
    1078:	0f 92       	push	r0
    107a:	cd b7       	in	r28, 0x3d	; 61
    107c:	de b7       	in	r29, 0x3e	; 62
    107e:	8a 83       	std	Y+2, r24	; 0x02
    1080:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ReturnState = STD_TYPE_OK;
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	89 83       	std	Y+1, r24	; 0x01
    if((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_u8PinId <=DIO_u8_PIN7))
    1086:	8a 81       	ldd	r24, Y+2	; 0x02
    1088:	83 30       	cpi	r24, 0x03	; 3
    108a:	08 f0       	brcs	.+2      	; 0x108e <DIO_u8TogglePin+0x1e>
    108c:	53 c0       	rjmp	.+166    	; 0x1134 <DIO_u8TogglePin+0xc4>
    108e:	8b 81       	ldd	r24, Y+3	; 0x03
    1090:	88 30       	cpi	r24, 0x08	; 8
    1092:	08 f0       	brcs	.+2      	; 0x1096 <DIO_u8TogglePin+0x26>
    1094:	4f c0       	rjmp	.+158    	; 0x1134 <DIO_u8TogglePin+0xc4>
    {
        switch (Copy_u8PortId)
    1096:	8a 81       	ldd	r24, Y+2	; 0x02
    1098:	28 2f       	mov	r18, r24
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	3d 83       	std	Y+5, r19	; 0x05
    109e:	2c 83       	std	Y+4, r18	; 0x04
    10a0:	8c 81       	ldd	r24, Y+4	; 0x04
    10a2:	9d 81       	ldd	r25, Y+5	; 0x05
    10a4:	81 30       	cpi	r24, 0x01	; 1
    10a6:	91 05       	cpc	r25, r1
    10a8:	e9 f0       	breq	.+58     	; 0x10e4 <DIO_u8TogglePin+0x74>
    10aa:	2c 81       	ldd	r18, Y+4	; 0x04
    10ac:	3d 81       	ldd	r19, Y+5	; 0x05
    10ae:	22 30       	cpi	r18, 0x02	; 2
    10b0:	31 05       	cpc	r19, r1
    10b2:	61 f1       	breq	.+88     	; 0x110c <DIO_u8TogglePin+0x9c>
    10b4:	8c 81       	ldd	r24, Y+4	; 0x04
    10b6:	9d 81       	ldd	r25, Y+5	; 0x05
    10b8:	00 97       	sbiw	r24, 0x00	; 0
    10ba:	e9 f5       	brne	.+122    	; 0x1136 <DIO_u8TogglePin+0xc6>
        {
        case DIO_u8_PORTB :TOG_BIT(DIO_PORTB_REG,Copy_u8PinId)   ; break;
    10bc:	a5 e2       	ldi	r26, 0x25	; 37
    10be:	b0 e0       	ldi	r27, 0x00	; 0
    10c0:	e5 e2       	ldi	r30, 0x25	; 37
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	48 2f       	mov	r20, r24
    10c8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ca:	28 2f       	mov	r18, r24
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	81 e0       	ldi	r24, 0x01	; 1
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	02 2e       	mov	r0, r18
    10d4:	02 c0       	rjmp	.+4      	; 0x10da <DIO_u8TogglePin+0x6a>
    10d6:	88 0f       	add	r24, r24
    10d8:	99 1f       	adc	r25, r25
    10da:	0a 94       	dec	r0
    10dc:	e2 f7       	brpl	.-8      	; 0x10d6 <DIO_u8TogglePin+0x66>
    10de:	84 27       	eor	r24, r20
    10e0:	8c 93       	st	X, r24
    10e2:	29 c0       	rjmp	.+82     	; 0x1136 <DIO_u8TogglePin+0xc6>
        case DIO_u8_PORTC :TOG_BIT(DIO_PORTC_REG,Copy_u8PinId)   ; break;
    10e4:	a8 e2       	ldi	r26, 0x28	; 40
    10e6:	b0 e0       	ldi	r27, 0x00	; 0
    10e8:	e8 e2       	ldi	r30, 0x28	; 40
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	80 81       	ld	r24, Z
    10ee:	48 2f       	mov	r20, r24
    10f0:	8b 81       	ldd	r24, Y+3	; 0x03
    10f2:	28 2f       	mov	r18, r24
    10f4:	30 e0       	ldi	r19, 0x00	; 0
    10f6:	81 e0       	ldi	r24, 0x01	; 1
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	02 2e       	mov	r0, r18
    10fc:	02 c0       	rjmp	.+4      	; 0x1102 <DIO_u8TogglePin+0x92>
    10fe:	88 0f       	add	r24, r24
    1100:	99 1f       	adc	r25, r25
    1102:	0a 94       	dec	r0
    1104:	e2 f7       	brpl	.-8      	; 0x10fe <DIO_u8TogglePin+0x8e>
    1106:	84 27       	eor	r24, r20
    1108:	8c 93       	st	X, r24
    110a:	15 c0       	rjmp	.+42     	; 0x1136 <DIO_u8TogglePin+0xc6>
        case DIO_u8_PORTD :TOG_BIT(DIO_PORTD_REG,Copy_u8PinId)   ; break;
    110c:	ab e2       	ldi	r26, 0x2B	; 43
    110e:	b0 e0       	ldi	r27, 0x00	; 0
    1110:	eb e2       	ldi	r30, 0x2B	; 43
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	48 2f       	mov	r20, r24
    1118:	8b 81       	ldd	r24, Y+3	; 0x03
    111a:	28 2f       	mov	r18, r24
    111c:	30 e0       	ldi	r19, 0x00	; 0
    111e:	81 e0       	ldi	r24, 0x01	; 1
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	02 2e       	mov	r0, r18
    1124:	02 c0       	rjmp	.+4      	; 0x112a <DIO_u8TogglePin+0xba>
    1126:	88 0f       	add	r24, r24
    1128:	99 1f       	adc	r25, r25
    112a:	0a 94       	dec	r0
    112c:	e2 f7       	brpl	.-8      	; 0x1126 <DIO_u8TogglePin+0xb6>
    112e:	84 27       	eor	r24, r20
    1130:	8c 93       	st	X, r24
    1132:	01 c0       	rjmp	.+2      	; 0x1136 <DIO_u8TogglePin+0xc6>
        }
    }
    else 
    {
        Local_u8ReturnState = STD_TYPE_NOK;
    1134:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ReturnState;
    1136:	89 81       	ldd	r24, Y+1	; 0x01
}
    1138:	0f 90       	pop	r0
    113a:	0f 90       	pop	r0
    113c:	0f 90       	pop	r0
    113e:	0f 90       	pop	r0
    1140:	0f 90       	pop	r0
    1142:	cf 91       	pop	r28
    1144:	df 91       	pop	r29
    1146:	08 95       	ret

00001148 <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue      (u8 Copy_u8PortId,u8 Copy_u8PinId,u8 *Copy_Pu8PinValue)
{
    1148:	df 93       	push	r29
    114a:	cf 93       	push	r28
    114c:	cd b7       	in	r28, 0x3d	; 61
    114e:	de b7       	in	r29, 0x3e	; 62
    1150:	28 97       	sbiw	r28, 0x08	; 8
    1152:	0f b6       	in	r0, 0x3f	; 63
    1154:	f8 94       	cli
    1156:	de bf       	out	0x3e, r29	; 62
    1158:	0f be       	out	0x3f, r0	; 63
    115a:	cd bf       	out	0x3d, r28	; 61
    115c:	8b 83       	std	Y+3, r24	; 0x03
    115e:	6c 83       	std	Y+4, r22	; 0x04
    1160:	5e 83       	std	Y+6, r21	; 0x06
    1162:	4d 83       	std	Y+5, r20	; 0x05
    u8 Local_u8ReturnState = STD_TYPE_OK;
    1164:	81 e0       	ldi	r24, 0x01	; 1
    1166:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8PinValue; // variable to read the pin value
    if((Copy_u8PortId <= DIO_u8_PORTD)&&(Copy_u8PinId <= DIO_u8_PIN7)&&(Copy_Pu8PinValue!=NULL))
    1168:	8b 81       	ldd	r24, Y+3	; 0x03
    116a:	83 30       	cpi	r24, 0x03	; 3
    116c:	08 f0       	brcs	.+2      	; 0x1170 <DIO_u8GetPinValue+0x28>
    116e:	76 c0       	rjmp	.+236    	; 0x125c <DIO_u8GetPinValue+0x114>
    1170:	8c 81       	ldd	r24, Y+4	; 0x04
    1172:	88 30       	cpi	r24, 0x08	; 8
    1174:	08 f0       	brcs	.+2      	; 0x1178 <DIO_u8GetPinValue+0x30>
    1176:	72 c0       	rjmp	.+228    	; 0x125c <DIO_u8GetPinValue+0x114>
    1178:	8d 81       	ldd	r24, Y+5	; 0x05
    117a:	9e 81       	ldd	r25, Y+6	; 0x06
    117c:	00 97       	sbiw	r24, 0x00	; 0
    117e:	09 f4       	brne	.+2      	; 0x1182 <DIO_u8GetPinValue+0x3a>
    1180:	6d c0       	rjmp	.+218    	; 0x125c <DIO_u8GetPinValue+0x114>
    {
        switch (Copy_u8PortId)
    1182:	8b 81       	ldd	r24, Y+3	; 0x03
    1184:	28 2f       	mov	r18, r24
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	38 87       	std	Y+8, r19	; 0x08
    118a:	2f 83       	std	Y+7, r18	; 0x07
    118c:	4f 81       	ldd	r20, Y+7	; 0x07
    118e:	58 85       	ldd	r21, Y+8	; 0x08
    1190:	41 30       	cpi	r20, 0x01	; 1
    1192:	51 05       	cpc	r21, r1
    1194:	49 f1       	breq	.+82     	; 0x11e8 <DIO_u8GetPinValue+0xa0>
    1196:	8f 81       	ldd	r24, Y+7	; 0x07
    1198:	98 85       	ldd	r25, Y+8	; 0x08
    119a:	82 30       	cpi	r24, 0x02	; 2
    119c:	91 05       	cpc	r25, r1
    119e:	09 f4       	brne	.+2      	; 0x11a2 <DIO_u8GetPinValue+0x5a>
    11a0:	40 c0       	rjmp	.+128    	; 0x1222 <DIO_u8GetPinValue+0xda>
    11a2:	2f 81       	ldd	r18, Y+7	; 0x07
    11a4:	38 85       	ldd	r19, Y+8	; 0x08
    11a6:	21 15       	cp	r18, r1
    11a8:	31 05       	cpc	r19, r1
    11aa:	09 f0       	breq	.+2      	; 0x11ae <DIO_u8GetPinValue+0x66>
    11ac:	58 c0       	rjmp	.+176    	; 0x125e <DIO_u8GetPinValue+0x116>
        {
            case DIO_u8_PORTB :
                Local_u8PinValue = GET_BIT(DIO_PINB_REG,Copy_u8PinId);
    11ae:	e3 e2       	ldi	r30, 0x23	; 35
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	80 81       	ld	r24, Z
    11b4:	28 2f       	mov	r18, r24
    11b6:	30 e0       	ldi	r19, 0x00	; 0
    11b8:	8c 81       	ldd	r24, Y+4	; 0x04
    11ba:	88 2f       	mov	r24, r24
    11bc:	90 e0       	ldi	r25, 0x00	; 0
    11be:	a9 01       	movw	r20, r18
    11c0:	02 c0       	rjmp	.+4      	; 0x11c6 <DIO_u8GetPinValue+0x7e>
    11c2:	55 95       	asr	r21
    11c4:	47 95       	ror	r20
    11c6:	8a 95       	dec	r24
    11c8:	e2 f7       	brpl	.-8      	; 0x11c2 <DIO_u8GetPinValue+0x7a>
    11ca:	ca 01       	movw	r24, r20
    11cc:	81 70       	andi	r24, 0x01	; 1
    11ce:	89 83       	std	Y+1, r24	; 0x01
                if(DIO_u8_HIGH==Local_u8PinValue)
    11d0:	89 81       	ldd	r24, Y+1	; 0x01
    11d2:	81 30       	cpi	r24, 0x01	; 1
    11d4:	29 f4       	brne	.+10     	; 0x11e0 <DIO_u8GetPinValue+0x98>
                	{*Copy_Pu8PinValue = DIO_u8_HIGH;}
    11d6:	ed 81       	ldd	r30, Y+5	; 0x05
    11d8:	fe 81       	ldd	r31, Y+6	; 0x06
    11da:	81 e0       	ldi	r24, 0x01	; 1
    11dc:	80 83       	st	Z, r24
    11de:	3f c0       	rjmp	.+126    	; 0x125e <DIO_u8GetPinValue+0x116>
                else
                	{*Copy_Pu8PinValue = DIO_u8_LOW ;}
    11e0:	ed 81       	ldd	r30, Y+5	; 0x05
    11e2:	fe 81       	ldd	r31, Y+6	; 0x06
    11e4:	10 82       	st	Z, r1
    11e6:	3b c0       	rjmp	.+118    	; 0x125e <DIO_u8GetPinValue+0x116>
            break;
            case DIO_u8_PORTC :
                Local_u8PinValue = GET_BIT(DIO_PINC_REG,Copy_u8PinId);
    11e8:	e6 e2       	ldi	r30, 0x26	; 38
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	28 2f       	mov	r18, r24
    11f0:	30 e0       	ldi	r19, 0x00	; 0
    11f2:	8c 81       	ldd	r24, Y+4	; 0x04
    11f4:	88 2f       	mov	r24, r24
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	a9 01       	movw	r20, r18
    11fa:	02 c0       	rjmp	.+4      	; 0x1200 <DIO_u8GetPinValue+0xb8>
    11fc:	55 95       	asr	r21
    11fe:	47 95       	ror	r20
    1200:	8a 95       	dec	r24
    1202:	e2 f7       	brpl	.-8      	; 0x11fc <DIO_u8GetPinValue+0xb4>
    1204:	ca 01       	movw	r24, r20
    1206:	81 70       	andi	r24, 0x01	; 1
    1208:	89 83       	std	Y+1, r24	; 0x01
                if(DIO_u8_HIGH==Local_u8PinValue)
    120a:	89 81       	ldd	r24, Y+1	; 0x01
    120c:	81 30       	cpi	r24, 0x01	; 1
    120e:	29 f4       	brne	.+10     	; 0x121a <DIO_u8GetPinValue+0xd2>
					{*Copy_Pu8PinValue = DIO_u8_HIGH;}
    1210:	ed 81       	ldd	r30, Y+5	; 0x05
    1212:	fe 81       	ldd	r31, Y+6	; 0x06
    1214:	81 e0       	ldi	r24, 0x01	; 1
    1216:	80 83       	st	Z, r24
    1218:	22 c0       	rjmp	.+68     	; 0x125e <DIO_u8GetPinValue+0x116>
				else
					{*Copy_Pu8PinValue = DIO_u8_LOW ;}
    121a:	ed 81       	ldd	r30, Y+5	; 0x05
    121c:	fe 81       	ldd	r31, Y+6	; 0x06
    121e:	10 82       	st	Z, r1
    1220:	1e c0       	rjmp	.+60     	; 0x125e <DIO_u8GetPinValue+0x116>
            break;
            case DIO_u8_PORTD :
                Local_u8PinValue = GET_BIT(DIO_PIND_REG,Copy_u8PinId);
    1222:	e9 e2       	ldi	r30, 0x29	; 41
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	28 2f       	mov	r18, r24
    122a:	30 e0       	ldi	r19, 0x00	; 0
    122c:	8c 81       	ldd	r24, Y+4	; 0x04
    122e:	88 2f       	mov	r24, r24
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	a9 01       	movw	r20, r18
    1234:	02 c0       	rjmp	.+4      	; 0x123a <DIO_u8GetPinValue+0xf2>
    1236:	55 95       	asr	r21
    1238:	47 95       	ror	r20
    123a:	8a 95       	dec	r24
    123c:	e2 f7       	brpl	.-8      	; 0x1236 <DIO_u8GetPinValue+0xee>
    123e:	ca 01       	movw	r24, r20
    1240:	81 70       	andi	r24, 0x01	; 1
    1242:	89 83       	std	Y+1, r24	; 0x01
                if(DIO_u8_HIGH==Local_u8PinValue)
    1244:	89 81       	ldd	r24, Y+1	; 0x01
    1246:	81 30       	cpi	r24, 0x01	; 1
    1248:	29 f4       	brne	.+10     	; 0x1254 <DIO_u8GetPinValue+0x10c>
					{*Copy_Pu8PinValue = DIO_u8_HIGH;}
    124a:	ed 81       	ldd	r30, Y+5	; 0x05
    124c:	fe 81       	ldd	r31, Y+6	; 0x06
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	80 83       	st	Z, r24
    1252:	05 c0       	rjmp	.+10     	; 0x125e <DIO_u8GetPinValue+0x116>
				else
					{*Copy_Pu8PinValue = DIO_u8_LOW ;}
    1254:	ed 81       	ldd	r30, Y+5	; 0x05
    1256:	fe 81       	ldd	r31, Y+6	; 0x06
    1258:	10 82       	st	Z, r1
    125a:	01 c0       	rjmp	.+2      	; 0x125e <DIO_u8GetPinValue+0x116>

        }
    }
    else
    {
        Local_u8ReturnState = STD_TYPE_NOK;
    125c:	1a 82       	std	Y+2, r1	; 0x02
    }
    return Local_u8ReturnState;
    125e:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1260:	28 96       	adiw	r28, 0x08	; 8
    1262:	0f b6       	in	r0, 0x3f	; 63
    1264:	f8 94       	cli
    1266:	de bf       	out	0x3e, r29	; 62
    1268:	0f be       	out	0x3f, r0	; 63
    126a:	cd bf       	out	0x3d, r28	; 61
    126c:	cf 91       	pop	r28
    126e:	df 91       	pop	r29
    1270:	08 95       	ret

00001272 <DIO_u8SetPortDirection>:

u8 DIO_u8SetPortDirection (u8 Copy_u8PortId, u8 Copy_u8PortDirection)
{
    1272:	df 93       	push	r29
    1274:	cf 93       	push	r28
    1276:	cd b7       	in	r28, 0x3d	; 61
    1278:	de b7       	in	r29, 0x3e	; 62
    127a:	2b 97       	sbiw	r28, 0x0b	; 11
    127c:	0f b6       	in	r0, 0x3f	; 63
    127e:	f8 94       	cli
    1280:	de bf       	out	0x3e, r29	; 62
    1282:	0f be       	out	0x3f, r0	; 63
    1284:	cd bf       	out	0x3d, r28	; 61
    1286:	8a 83       	std	Y+2, r24	; 0x02
    1288:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ReturnState = STD_TYPE_OK;
    128a:	81 e0       	ldi	r24, 0x01	; 1
    128c:	89 83       	std	Y+1, r24	; 0x01
    if((Copy_u8PortId <= DIO_u8_PORTD)&&((Copy_u8PortDirection == DIO_u8_INPUT)||(Copy_u8PortDirection == DIO_u8_OUTPUT)))
    128e:	8a 81       	ldd	r24, Y+2	; 0x02
    1290:	83 30       	cpi	r24, 0x03	; 3
    1292:	08 f0       	brcs	.+2      	; 0x1296 <DIO_u8SetPortDirection+0x24>
    1294:	60 c0       	rjmp	.+192    	; 0x1356 <DIO_u8SetPortDirection+0xe4>
    1296:	8b 81       	ldd	r24, Y+3	; 0x03
    1298:	88 23       	and	r24, r24
    129a:	21 f0       	breq	.+8      	; 0x12a4 <DIO_u8SetPortDirection+0x32>
    129c:	8b 81       	ldd	r24, Y+3	; 0x03
    129e:	81 30       	cpi	r24, 0x01	; 1
    12a0:	09 f0       	breq	.+2      	; 0x12a4 <DIO_u8SetPortDirection+0x32>
    12a2:	59 c0       	rjmp	.+178    	; 0x1356 <DIO_u8SetPortDirection+0xe4>
    {
        switch (Copy_u8PortId)
    12a4:	8a 81       	ldd	r24, Y+2	; 0x02
    12a6:	28 2f       	mov	r18, r24
    12a8:	30 e0       	ldi	r19, 0x00	; 0
    12aa:	3b 87       	std	Y+11, r19	; 0x0b
    12ac:	2a 87       	std	Y+10, r18	; 0x0a
    12ae:	8a 85       	ldd	r24, Y+10	; 0x0a
    12b0:	9b 85       	ldd	r25, Y+11	; 0x0b
    12b2:	81 30       	cpi	r24, 0x01	; 1
    12b4:	91 05       	cpc	r25, r1
    12b6:	09 f1       	breq	.+66     	; 0x12fa <DIO_u8SetPortDirection+0x88>
    12b8:	2a 85       	ldd	r18, Y+10	; 0x0a
    12ba:	3b 85       	ldd	r19, Y+11	; 0x0b
    12bc:	22 30       	cpi	r18, 0x02	; 2
    12be:	31 05       	cpc	r19, r1
    12c0:	99 f1       	breq	.+102    	; 0x1328 <DIO_u8SetPortDirection+0xb6>
    12c2:	8a 85       	ldd	r24, Y+10	; 0x0a
    12c4:	9b 85       	ldd	r25, Y+11	; 0x0b
    12c6:	00 97       	sbiw	r24, 0x00	; 0
    12c8:	09 f0       	breq	.+2      	; 0x12cc <DIO_u8SetPortDirection+0x5a>
    12ca:	46 c0       	rjmp	.+140    	; 0x1358 <DIO_u8SetPortDirection+0xe6>
        {
            case DIO_u8_PORTB : 
                switch (Copy_u8PortDirection)
    12cc:	8b 81       	ldd	r24, Y+3	; 0x03
    12ce:	28 2f       	mov	r18, r24
    12d0:	30 e0       	ldi	r19, 0x00	; 0
    12d2:	39 87       	std	Y+9, r19	; 0x09
    12d4:	28 87       	std	Y+8, r18	; 0x08
    12d6:	88 85       	ldd	r24, Y+8	; 0x08
    12d8:	99 85       	ldd	r25, Y+9	; 0x09
    12da:	00 97       	sbiw	r24, 0x00	; 0
    12dc:	51 f0       	breq	.+20     	; 0x12f2 <DIO_u8SetPortDirection+0x80>
    12de:	28 85       	ldd	r18, Y+8	; 0x08
    12e0:	39 85       	ldd	r19, Y+9	; 0x09
    12e2:	21 30       	cpi	r18, 0x01	; 1
    12e4:	31 05       	cpc	r19, r1
    12e6:	c1 f5       	brne	.+112    	; 0x1358 <DIO_u8SetPortDirection+0xe6>
                {
                    case DIO_u8_OUTPUT:  DIO_DDRB_REG =0xff; break;
    12e8:	e4 e2       	ldi	r30, 0x24	; 36
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	8f ef       	ldi	r24, 0xFF	; 255
    12ee:	80 83       	st	Z, r24
    12f0:	33 c0       	rjmp	.+102    	; 0x1358 <DIO_u8SetPortDirection+0xe6>
                    case DIO_u8_INPUT :  DIO_DDRB_REG =0x00; break;
    12f2:	e4 e2       	ldi	r30, 0x24	; 36
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	10 82       	st	Z, r1
    12f8:	2f c0       	rjmp	.+94     	; 0x1358 <DIO_u8SetPortDirection+0xe6>
                }
            break;
            case DIO_u8_PORTC : 
                switch (Copy_u8PortDirection)
    12fa:	8b 81       	ldd	r24, Y+3	; 0x03
    12fc:	28 2f       	mov	r18, r24
    12fe:	30 e0       	ldi	r19, 0x00	; 0
    1300:	3f 83       	std	Y+7, r19	; 0x07
    1302:	2e 83       	std	Y+6, r18	; 0x06
    1304:	8e 81       	ldd	r24, Y+6	; 0x06
    1306:	9f 81       	ldd	r25, Y+7	; 0x07
    1308:	00 97       	sbiw	r24, 0x00	; 0
    130a:	51 f0       	breq	.+20     	; 0x1320 <DIO_u8SetPortDirection+0xae>
    130c:	2e 81       	ldd	r18, Y+6	; 0x06
    130e:	3f 81       	ldd	r19, Y+7	; 0x07
    1310:	21 30       	cpi	r18, 0x01	; 1
    1312:	31 05       	cpc	r19, r1
    1314:	09 f5       	brne	.+66     	; 0x1358 <DIO_u8SetPortDirection+0xe6>
                {
                    case DIO_u8_OUTPUT:  DIO_DDRC_REG =0xff; break;
    1316:	e7 e2       	ldi	r30, 0x27	; 39
    1318:	f0 e0       	ldi	r31, 0x00	; 0
    131a:	8f ef       	ldi	r24, 0xFF	; 255
    131c:	80 83       	st	Z, r24
    131e:	1c c0       	rjmp	.+56     	; 0x1358 <DIO_u8SetPortDirection+0xe6>
                    case DIO_u8_INPUT :  DIO_DDRC_REG =0x00; break;
    1320:	e7 e2       	ldi	r30, 0x27	; 39
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	10 82       	st	Z, r1
    1326:	18 c0       	rjmp	.+48     	; 0x1358 <DIO_u8SetPortDirection+0xe6>
                }
            break;
            case DIO_u8_PORTD : 
                switch (Copy_u8PortDirection)
    1328:	8b 81       	ldd	r24, Y+3	; 0x03
    132a:	28 2f       	mov	r18, r24
    132c:	30 e0       	ldi	r19, 0x00	; 0
    132e:	3d 83       	std	Y+5, r19	; 0x05
    1330:	2c 83       	std	Y+4, r18	; 0x04
    1332:	8c 81       	ldd	r24, Y+4	; 0x04
    1334:	9d 81       	ldd	r25, Y+5	; 0x05
    1336:	00 97       	sbiw	r24, 0x00	; 0
    1338:	51 f0       	breq	.+20     	; 0x134e <DIO_u8SetPortDirection+0xdc>
    133a:	2c 81       	ldd	r18, Y+4	; 0x04
    133c:	3d 81       	ldd	r19, Y+5	; 0x05
    133e:	21 30       	cpi	r18, 0x01	; 1
    1340:	31 05       	cpc	r19, r1
    1342:	51 f4       	brne	.+20     	; 0x1358 <DIO_u8SetPortDirection+0xe6>
                {
                    case DIO_u8_OUTPUT:  DIO_DDRD_REG =0xff; break;
    1344:	ea e2       	ldi	r30, 0x2A	; 42
    1346:	f0 e0       	ldi	r31, 0x00	; 0
    1348:	8f ef       	ldi	r24, 0xFF	; 255
    134a:	80 83       	st	Z, r24
    134c:	05 c0       	rjmp	.+10     	; 0x1358 <DIO_u8SetPortDirection+0xe6>
                    case DIO_u8_INPUT :  DIO_DDRD_REG =0x00; break;
    134e:	ea e2       	ldi	r30, 0x2A	; 42
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	10 82       	st	Z, r1
    1354:	01 c0       	rjmp	.+2      	; 0x1358 <DIO_u8SetPortDirection+0xe6>
            break;
        }
    }
    else 
    {
        Local_u8ReturnState = STD_TYPE_NOK;
    1356:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ReturnState;
    1358:	89 81       	ldd	r24, Y+1	; 0x01

}
    135a:	2b 96       	adiw	r28, 0x0b	; 11
    135c:	0f b6       	in	r0, 0x3f	; 63
    135e:	f8 94       	cli
    1360:	de bf       	out	0x3e, r29	; 62
    1362:	0f be       	out	0x3f, r0	; 63
    1364:	cd bf       	out	0x3d, r28	; 61
    1366:	cf 91       	pop	r28
    1368:	df 91       	pop	r29
    136a:	08 95       	ret

0000136c <DIO_u8SetPortValue>:

u8 DIO_u8SetPortValue     (u8 Copy_u8PortId, u8 Copy_u8PortValue)
{
    136c:	df 93       	push	r29
    136e:	cf 93       	push	r28
    1370:	00 d0       	rcall	.+0      	; 0x1372 <DIO_u8SetPortValue+0x6>
    1372:	00 d0       	rcall	.+0      	; 0x1374 <DIO_u8SetPortValue+0x8>
    1374:	0f 92       	push	r0
    1376:	cd b7       	in	r28, 0x3d	; 61
    1378:	de b7       	in	r29, 0x3e	; 62
    137a:	8a 83       	std	Y+2, r24	; 0x02
    137c:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ReturnState = STD_TYPE_OK;
    137e:	81 e0       	ldi	r24, 0x01	; 1
    1380:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_u8PortId)
    1382:	8a 81       	ldd	r24, Y+2	; 0x02
    1384:	28 2f       	mov	r18, r24
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	3d 83       	std	Y+5, r19	; 0x05
    138a:	2c 83       	std	Y+4, r18	; 0x04
    138c:	8c 81       	ldd	r24, Y+4	; 0x04
    138e:	9d 81       	ldd	r25, Y+5	; 0x05
    1390:	81 30       	cpi	r24, 0x01	; 1
    1392:	91 05       	cpc	r25, r1
    1394:	71 f0       	breq	.+28     	; 0x13b2 <DIO_u8SetPortValue+0x46>
    1396:	2c 81       	ldd	r18, Y+4	; 0x04
    1398:	3d 81       	ldd	r19, Y+5	; 0x05
    139a:	22 30       	cpi	r18, 0x02	; 2
    139c:	31 05       	cpc	r19, r1
    139e:	71 f0       	breq	.+28     	; 0x13bc <DIO_u8SetPortValue+0x50>
    13a0:	8c 81       	ldd	r24, Y+4	; 0x04
    13a2:	9d 81       	ldd	r25, Y+5	; 0x05
    13a4:	00 97       	sbiw	r24, 0x00	; 0
    13a6:	79 f4       	brne	.+30     	; 0x13c6 <DIO_u8SetPortValue+0x5a>
    {
        case DIO_u8_PORTB : DIO_PORTB_REG = Copy_u8PortValue; break;
    13a8:	e5 e2       	ldi	r30, 0x25	; 37
    13aa:	f0 e0       	ldi	r31, 0x00	; 0
    13ac:	8b 81       	ldd	r24, Y+3	; 0x03
    13ae:	80 83       	st	Z, r24
    13b0:	0b c0       	rjmp	.+22     	; 0x13c8 <DIO_u8SetPortValue+0x5c>
        case DIO_u8_PORTC : DIO_PORTC_REG = Copy_u8PortValue; break;
    13b2:	e8 e2       	ldi	r30, 0x28	; 40
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	8b 81       	ldd	r24, Y+3	; 0x03
    13b8:	80 83       	st	Z, r24
    13ba:	06 c0       	rjmp	.+12     	; 0x13c8 <DIO_u8SetPortValue+0x5c>
        case DIO_u8_PORTD : DIO_PORTD_REG = Copy_u8PortValue; break;
    13bc:	eb e2       	ldi	r30, 0x2B	; 43
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	8b 81       	ldd	r24, Y+3	; 0x03
    13c2:	80 83       	st	Z, r24
    13c4:	01 c0       	rjmp	.+2      	; 0x13c8 <DIO_u8SetPortValue+0x5c>
        default : Local_u8ReturnState = STD_TYPE_NOK;         break;
    13c6:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ReturnState;
    13c8:	89 81       	ldd	r24, Y+1	; 0x01
}
    13ca:	0f 90       	pop	r0
    13cc:	0f 90       	pop	r0
    13ce:	0f 90       	pop	r0
    13d0:	0f 90       	pop	r0
    13d2:	0f 90       	pop	r0
    13d4:	cf 91       	pop	r28
    13d6:	df 91       	pop	r29
    13d8:	08 95       	ret

000013da <Dio_u8GetPortValue>:

u8 Dio_u8GetPortValue     (u8 Copy_u8PortId,u8 *Copy_Pu8PortValue)
{
    13da:	df 93       	push	r29
    13dc:	cf 93       	push	r28
    13de:	00 d0       	rcall	.+0      	; 0x13e0 <Dio_u8GetPortValue+0x6>
    13e0:	00 d0       	rcall	.+0      	; 0x13e2 <Dio_u8GetPortValue+0x8>
    13e2:	00 d0       	rcall	.+0      	; 0x13e4 <Dio_u8GetPortValue+0xa>
    13e4:	cd b7       	in	r28, 0x3d	; 61
    13e6:	de b7       	in	r29, 0x3e	; 62
    13e8:	8a 83       	std	Y+2, r24	; 0x02
    13ea:	7c 83       	std	Y+4, r23	; 0x04
    13ec:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ReturnState = STD_TYPE_OK;
    13ee:	81 e0       	ldi	r24, 0x01	; 1
    13f0:	89 83       	std	Y+1, r24	; 0x01
    if((Copy_u8PortId >= DIO_u8_PORTD)&&(Copy_Pu8PortValue!=NULL))
    13f2:	8a 81       	ldd	r24, Y+2	; 0x02
    13f4:	82 30       	cpi	r24, 0x02	; 2
    13f6:	60 f1       	brcs	.+88     	; 0x1450 <Dio_u8GetPortValue+0x76>
    13f8:	8b 81       	ldd	r24, Y+3	; 0x03
    13fa:	9c 81       	ldd	r25, Y+4	; 0x04
    13fc:	00 97       	sbiw	r24, 0x00	; 0
    13fe:	41 f1       	breq	.+80     	; 0x1450 <Dio_u8GetPortValue+0x76>
    {
        switch (Copy_u8PortId)
    1400:	8a 81       	ldd	r24, Y+2	; 0x02
    1402:	28 2f       	mov	r18, r24
    1404:	30 e0       	ldi	r19, 0x00	; 0
    1406:	3e 83       	std	Y+6, r19	; 0x06
    1408:	2d 83       	std	Y+5, r18	; 0x05
    140a:	8d 81       	ldd	r24, Y+5	; 0x05
    140c:	9e 81       	ldd	r25, Y+6	; 0x06
    140e:	81 30       	cpi	r24, 0x01	; 1
    1410:	91 05       	cpc	r25, r1
    1412:	81 f0       	breq	.+32     	; 0x1434 <Dio_u8GetPortValue+0x5a>
    1414:	2d 81       	ldd	r18, Y+5	; 0x05
    1416:	3e 81       	ldd	r19, Y+6	; 0x06
    1418:	22 30       	cpi	r18, 0x02	; 2
    141a:	31 05       	cpc	r19, r1
    141c:	91 f0       	breq	.+36     	; 0x1442 <Dio_u8GetPortValue+0x68>
    141e:	8d 81       	ldd	r24, Y+5	; 0x05
    1420:	9e 81       	ldd	r25, Y+6	; 0x06
    1422:	00 97       	sbiw	r24, 0x00	; 0
    1424:	b1 f4       	brne	.+44     	; 0x1452 <Dio_u8GetPortValue+0x78>
        {
        case DIO_u8_PORTB :*Copy_Pu8PortValue = DIO_PINB_REG; break;
    1426:	e3 e2       	ldi	r30, 0x23	; 35
    1428:	f0 e0       	ldi	r31, 0x00	; 0
    142a:	80 81       	ld	r24, Z
    142c:	eb 81       	ldd	r30, Y+3	; 0x03
    142e:	fc 81       	ldd	r31, Y+4	; 0x04
    1430:	80 83       	st	Z, r24
    1432:	0f c0       	rjmp	.+30     	; 0x1452 <Dio_u8GetPortValue+0x78>
        case DIO_u8_PORTC :*Copy_Pu8PortValue = DIO_PINC_REG; break;
    1434:	e6 e2       	ldi	r30, 0x26	; 38
    1436:	f0 e0       	ldi	r31, 0x00	; 0
    1438:	80 81       	ld	r24, Z
    143a:	eb 81       	ldd	r30, Y+3	; 0x03
    143c:	fc 81       	ldd	r31, Y+4	; 0x04
    143e:	80 83       	st	Z, r24
    1440:	08 c0       	rjmp	.+16     	; 0x1452 <Dio_u8GetPortValue+0x78>
        case DIO_u8_PORTD :*Copy_Pu8PortValue = DIO_PIND_REG; break;
    1442:	e9 e2       	ldi	r30, 0x29	; 41
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	80 81       	ld	r24, Z
    1448:	eb 81       	ldd	r30, Y+3	; 0x03
    144a:	fc 81       	ldd	r31, Y+4	; 0x04
    144c:	80 83       	st	Z, r24
    144e:	01 c0       	rjmp	.+2      	; 0x1452 <Dio_u8GetPortValue+0x78>
        }
    }
    else 
    {
        Local_u8ReturnState = STD_TYPE_NOK;
    1450:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ReturnState;
    1452:	89 81       	ldd	r24, Y+1	; 0x01
}
    1454:	26 96       	adiw	r28, 0x06	; 6
    1456:	0f b6       	in	r0, 0x3f	; 63
    1458:	f8 94       	cli
    145a:	de bf       	out	0x3e, r29	; 62
    145c:	0f be       	out	0x3f, r0	; 63
    145e:	cd bf       	out	0x3d, r28	; 61
    1460:	cf 91       	pop	r28
    1462:	df 91       	pop	r29
    1464:	08 95       	ret

00001466 <LCD_voidEnable>:
void LCD_4bitCmndDivider(u8 Copy_u8Cmnd);
void LCD_4bitCharDivider(u8 Copy_u8Cmnd);


void LCD_voidEnable(void)
{
    1466:	df 93       	push	r29
    1468:	cf 93       	push	r28
    146a:	cd b7       	in	r28, 0x3d	; 61
    146c:	de b7       	in	r29, 0x3e	; 62
    146e:	68 97       	sbiw	r28, 0x18	; 24
    1470:	0f b6       	in	r0, 0x3f	; 63
    1472:	f8 94       	cli
    1474:	de bf       	out	0x3e, r29	; 62
    1476:	0f be       	out	0x3f, r0	; 63
    1478:	cd bf       	out	0x3d, r28	; 61
    DIO_u8SetPinValue(LCD_u8_CONTROL_PORT,LCD_u8_E_PIN,DIO_u8_HIGH);
    147a:	80 e0       	ldi	r24, 0x00	; 0
    147c:	61 e0       	ldi	r22, 0x01	; 1
    147e:	41 e0       	ldi	r20, 0x01	; 1
    1480:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    1484:	80 e0       	ldi	r24, 0x00	; 0
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	a0 e8       	ldi	r26, 0x80	; 128
    148a:	bf e3       	ldi	r27, 0x3F	; 63
    148c:	8d 8b       	std	Y+21, r24	; 0x15
    148e:	9e 8b       	std	Y+22, r25	; 0x16
    1490:	af 8b       	std	Y+23, r26	; 0x17
    1492:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1494:	6d 89       	ldd	r22, Y+21	; 0x15
    1496:	7e 89       	ldd	r23, Y+22	; 0x16
    1498:	8f 89       	ldd	r24, Y+23	; 0x17
    149a:	98 8d       	ldd	r25, Y+24	; 0x18
    149c:	2b ea       	ldi	r18, 0xAB	; 171
    149e:	3a ea       	ldi	r19, 0xAA	; 170
    14a0:	4a ea       	ldi	r20, 0xAA	; 170
    14a2:	50 e4       	ldi	r21, 0x40	; 64
    14a4:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    14a8:	dc 01       	movw	r26, r24
    14aa:	cb 01       	movw	r24, r22
    14ac:	89 8b       	std	Y+17, r24	; 0x11
    14ae:	9a 8b       	std	Y+18, r25	; 0x12
    14b0:	ab 8b       	std	Y+19, r26	; 0x13
    14b2:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    14b4:	69 89       	ldd	r22, Y+17	; 0x11
    14b6:	7a 89       	ldd	r23, Y+18	; 0x12
    14b8:	8b 89       	ldd	r24, Y+19	; 0x13
    14ba:	9c 89       	ldd	r25, Y+20	; 0x14
    14bc:	20 e0       	ldi	r18, 0x00	; 0
    14be:	30 e0       	ldi	r19, 0x00	; 0
    14c0:	40 e8       	ldi	r20, 0x80	; 128
    14c2:	5f e3       	ldi	r21, 0x3F	; 63
    14c4:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    14c8:	88 23       	and	r24, r24
    14ca:	1c f4       	brge	.+6      	; 0x14d2 <LCD_voidEnable+0x6c>
		__ticks = 1;
    14cc:	81 e0       	ldi	r24, 0x01	; 1
    14ce:	88 8b       	std	Y+16, r24	; 0x10
    14d0:	91 c0       	rjmp	.+290    	; 0x15f4 <LCD_voidEnable+0x18e>
	else if (__tmp > 255)
    14d2:	69 89       	ldd	r22, Y+17	; 0x11
    14d4:	7a 89       	ldd	r23, Y+18	; 0x12
    14d6:	8b 89       	ldd	r24, Y+19	; 0x13
    14d8:	9c 89       	ldd	r25, Y+20	; 0x14
    14da:	20 e0       	ldi	r18, 0x00	; 0
    14dc:	30 e0       	ldi	r19, 0x00	; 0
    14de:	4f e7       	ldi	r20, 0x7F	; 127
    14e0:	53 e4       	ldi	r21, 0x43	; 67
    14e2:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    14e6:	18 16       	cp	r1, r24
    14e8:	0c f0       	brlt	.+2      	; 0x14ec <LCD_voidEnable+0x86>
    14ea:	7b c0       	rjmp	.+246    	; 0x15e2 <LCD_voidEnable+0x17c>
	{
		_delay_ms(__us / 1000.0);
    14ec:	6d 89       	ldd	r22, Y+21	; 0x15
    14ee:	7e 89       	ldd	r23, Y+22	; 0x16
    14f0:	8f 89       	ldd	r24, Y+23	; 0x17
    14f2:	98 8d       	ldd	r25, Y+24	; 0x18
    14f4:	20 e0       	ldi	r18, 0x00	; 0
    14f6:	30 e0       	ldi	r19, 0x00	; 0
    14f8:	4a e7       	ldi	r20, 0x7A	; 122
    14fa:	54 e4       	ldi	r21, 0x44	; 68
    14fc:	0e 94 1b 03 	call	0x636	; 0x636 <__divsf3>
    1500:	dc 01       	movw	r26, r24
    1502:	cb 01       	movw	r24, r22
    1504:	8c 87       	std	Y+12, r24	; 0x0c
    1506:	9d 87       	std	Y+13, r25	; 0x0d
    1508:	ae 87       	std	Y+14, r26	; 0x0e
    150a:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    150c:	6c 85       	ldd	r22, Y+12	; 0x0c
    150e:	7d 85       	ldd	r23, Y+13	; 0x0d
    1510:	8e 85       	ldd	r24, Y+14	; 0x0e
    1512:	9f 85       	ldd	r25, Y+15	; 0x0f
    1514:	20 e0       	ldi	r18, 0x00	; 0
    1516:	30 e0       	ldi	r19, 0x00	; 0
    1518:	4a e7       	ldi	r20, 0x7A	; 122
    151a:	55 e4       	ldi	r21, 0x45	; 69
    151c:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1520:	dc 01       	movw	r26, r24
    1522:	cb 01       	movw	r24, r22
    1524:	88 87       	std	Y+8, r24	; 0x08
    1526:	99 87       	std	Y+9, r25	; 0x09
    1528:	aa 87       	std	Y+10, r26	; 0x0a
    152a:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    152c:	68 85       	ldd	r22, Y+8	; 0x08
    152e:	79 85       	ldd	r23, Y+9	; 0x09
    1530:	8a 85       	ldd	r24, Y+10	; 0x0a
    1532:	9b 85       	ldd	r25, Y+11	; 0x0b
    1534:	20 e0       	ldi	r18, 0x00	; 0
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	40 e8       	ldi	r20, 0x80	; 128
    153a:	5f e3       	ldi	r21, 0x3F	; 63
    153c:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    1540:	88 23       	and	r24, r24
    1542:	2c f4       	brge	.+10     	; 0x154e <LCD_voidEnable+0xe8>
		__ticks = 1;
    1544:	81 e0       	ldi	r24, 0x01	; 1
    1546:	90 e0       	ldi	r25, 0x00	; 0
    1548:	9f 83       	std	Y+7, r25	; 0x07
    154a:	8e 83       	std	Y+6, r24	; 0x06
    154c:	3f c0       	rjmp	.+126    	; 0x15cc <LCD_voidEnable+0x166>
	else if (__tmp > 65535)
    154e:	68 85       	ldd	r22, Y+8	; 0x08
    1550:	79 85       	ldd	r23, Y+9	; 0x09
    1552:	8a 85       	ldd	r24, Y+10	; 0x0a
    1554:	9b 85       	ldd	r25, Y+11	; 0x0b
    1556:	20 e0       	ldi	r18, 0x00	; 0
    1558:	3f ef       	ldi	r19, 0xFF	; 255
    155a:	4f e7       	ldi	r20, 0x7F	; 127
    155c:	57 e4       	ldi	r21, 0x47	; 71
    155e:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    1562:	18 16       	cp	r1, r24
    1564:	4c f5       	brge	.+82     	; 0x15b8 <LCD_voidEnable+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1566:	6c 85       	ldd	r22, Y+12	; 0x0c
    1568:	7d 85       	ldd	r23, Y+13	; 0x0d
    156a:	8e 85       	ldd	r24, Y+14	; 0x0e
    156c:	9f 85       	ldd	r25, Y+15	; 0x0f
    156e:	20 e0       	ldi	r18, 0x00	; 0
    1570:	30 e0       	ldi	r19, 0x00	; 0
    1572:	40 e2       	ldi	r20, 0x20	; 32
    1574:	51 e4       	ldi	r21, 0x41	; 65
    1576:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    157a:	dc 01       	movw	r26, r24
    157c:	cb 01       	movw	r24, r22
    157e:	bc 01       	movw	r22, r24
    1580:	cd 01       	movw	r24, r26
    1582:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1586:	dc 01       	movw	r26, r24
    1588:	cb 01       	movw	r24, r22
    158a:	9f 83       	std	Y+7, r25	; 0x07
    158c:	8e 83       	std	Y+6, r24	; 0x06
    158e:	0f c0       	rjmp	.+30     	; 0x15ae <LCD_voidEnable+0x148>
    1590:	80 e9       	ldi	r24, 0x90	; 144
    1592:	91 e0       	ldi	r25, 0x01	; 1
    1594:	9d 83       	std	Y+5, r25	; 0x05
    1596:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1598:	8c 81       	ldd	r24, Y+4	; 0x04
    159a:	9d 81       	ldd	r25, Y+5	; 0x05
    159c:	01 97       	sbiw	r24, 0x01	; 1
    159e:	f1 f7       	brne	.-4      	; 0x159c <LCD_voidEnable+0x136>
    15a0:	9d 83       	std	Y+5, r25	; 0x05
    15a2:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15a4:	8e 81       	ldd	r24, Y+6	; 0x06
    15a6:	9f 81       	ldd	r25, Y+7	; 0x07
    15a8:	01 97       	sbiw	r24, 0x01	; 1
    15aa:	9f 83       	std	Y+7, r25	; 0x07
    15ac:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15ae:	8e 81       	ldd	r24, Y+6	; 0x06
    15b0:	9f 81       	ldd	r25, Y+7	; 0x07
    15b2:	00 97       	sbiw	r24, 0x00	; 0
    15b4:	69 f7       	brne	.-38     	; 0x1590 <LCD_voidEnable+0x12a>
    15b6:	24 c0       	rjmp	.+72     	; 0x1600 <LCD_voidEnable+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15b8:	68 85       	ldd	r22, Y+8	; 0x08
    15ba:	79 85       	ldd	r23, Y+9	; 0x09
    15bc:	8a 85       	ldd	r24, Y+10	; 0x0a
    15be:	9b 85       	ldd	r25, Y+11	; 0x0b
    15c0:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    15c4:	dc 01       	movw	r26, r24
    15c6:	cb 01       	movw	r24, r22
    15c8:	9f 83       	std	Y+7, r25	; 0x07
    15ca:	8e 83       	std	Y+6, r24	; 0x06
    15cc:	8e 81       	ldd	r24, Y+6	; 0x06
    15ce:	9f 81       	ldd	r25, Y+7	; 0x07
    15d0:	9b 83       	std	Y+3, r25	; 0x03
    15d2:	8a 83       	std	Y+2, r24	; 0x02
    15d4:	8a 81       	ldd	r24, Y+2	; 0x02
    15d6:	9b 81       	ldd	r25, Y+3	; 0x03
    15d8:	01 97       	sbiw	r24, 0x01	; 1
    15da:	f1 f7       	brne	.-4      	; 0x15d8 <LCD_voidEnable+0x172>
    15dc:	9b 83       	std	Y+3, r25	; 0x03
    15de:	8a 83       	std	Y+2, r24	; 0x02
    15e0:	0f c0       	rjmp	.+30     	; 0x1600 <LCD_voidEnable+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    15e2:	69 89       	ldd	r22, Y+17	; 0x11
    15e4:	7a 89       	ldd	r23, Y+18	; 0x12
    15e6:	8b 89       	ldd	r24, Y+19	; 0x13
    15e8:	9c 89       	ldd	r25, Y+20	; 0x14
    15ea:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    15ee:	dc 01       	movw	r26, r24
    15f0:	cb 01       	movw	r24, r22
    15f2:	88 8b       	std	Y+16, r24	; 0x10
    15f4:	88 89       	ldd	r24, Y+16	; 0x10
    15f6:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    15f8:	89 81       	ldd	r24, Y+1	; 0x01
    15fa:	8a 95       	dec	r24
    15fc:	f1 f7       	brne	.-4      	; 0x15fa <LCD_voidEnable+0x194>
    15fe:	89 83       	std	Y+1, r24	; 0x01
    _delay_us(1);
    DIO_u8SetPinValue(LCD_u8_CONTROL_PORT,LCD_u8_E_PIN,DIO_u8_LOW); 
    1600:	80 e0       	ldi	r24, 0x00	; 0
    1602:	61 e0       	ldi	r22, 0x01	; 1
    1604:	40 e0       	ldi	r20, 0x00	; 0
    1606:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
}
    160a:	68 96       	adiw	r28, 0x18	; 24
    160c:	0f b6       	in	r0, 0x3f	; 63
    160e:	f8 94       	cli
    1610:	de bf       	out	0x3e, r29	; 62
    1612:	0f be       	out	0x3f, r0	; 63
    1614:	cd bf       	out	0x3d, r28	; 61
    1616:	cf 91       	pop	r28
    1618:	df 91       	pop	r29
    161a:	08 95       	ret

0000161c <LCD_4bitCmndDivider>:

    void LCD_4bitCmndDivider(u8 Copy_u8Cmnd)
    {
    161c:	df 93       	push	r29
    161e:	cf 93       	push	r28
    1620:	cd b7       	in	r28, 0x3d	; 61
    1622:	de b7       	in	r29, 0x3e	; 62
    1624:	6d 97       	sbiw	r28, 0x1d	; 29
    1626:	0f b6       	in	r0, 0x3f	; 63
    1628:	f8 94       	cli
    162a:	de bf       	out	0x3e, r29	; 62
    162c:	0f be       	out	0x3f, r0	; 63
    162e:	cd bf       	out	0x3d, r28	; 61
    1630:	8d 8f       	std	Y+29, r24	; 0x1d
        LCD_voidSend4BitCmnd(Copy_u8Cmnd);
    1632:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1634:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <LCD_voidSend4BitCmnd>
    1638:	80 e0       	ldi	r24, 0x00	; 0
    163a:	90 e0       	ldi	r25, 0x00	; 0
    163c:	a0 e8       	ldi	r26, 0x80	; 128
    163e:	bf e3       	ldi	r27, 0x3F	; 63
    1640:	89 8f       	std	Y+25, r24	; 0x19
    1642:	9a 8f       	std	Y+26, r25	; 0x1a
    1644:	ab 8f       	std	Y+27, r26	; 0x1b
    1646:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1648:	69 8d       	ldd	r22, Y+25	; 0x19
    164a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    164c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    164e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1650:	20 e0       	ldi	r18, 0x00	; 0
    1652:	30 e0       	ldi	r19, 0x00	; 0
    1654:	4a e7       	ldi	r20, 0x7A	; 122
    1656:	55 e4       	ldi	r21, 0x45	; 69
    1658:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    165c:	dc 01       	movw	r26, r24
    165e:	cb 01       	movw	r24, r22
    1660:	8d 8b       	std	Y+21, r24	; 0x15
    1662:	9e 8b       	std	Y+22, r25	; 0x16
    1664:	af 8b       	std	Y+23, r26	; 0x17
    1666:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1668:	6d 89       	ldd	r22, Y+21	; 0x15
    166a:	7e 89       	ldd	r23, Y+22	; 0x16
    166c:	8f 89       	ldd	r24, Y+23	; 0x17
    166e:	98 8d       	ldd	r25, Y+24	; 0x18
    1670:	20 e0       	ldi	r18, 0x00	; 0
    1672:	30 e0       	ldi	r19, 0x00	; 0
    1674:	40 e8       	ldi	r20, 0x80	; 128
    1676:	5f e3       	ldi	r21, 0x3F	; 63
    1678:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    167c:	88 23       	and	r24, r24
    167e:	2c f4       	brge	.+10     	; 0x168a <LCD_4bitCmndDivider+0x6e>
		__ticks = 1;
    1680:	81 e0       	ldi	r24, 0x01	; 1
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	9c 8b       	std	Y+20, r25	; 0x14
    1686:	8b 8b       	std	Y+19, r24	; 0x13
    1688:	3f c0       	rjmp	.+126    	; 0x1708 <LCD_4bitCmndDivider+0xec>
	else if (__tmp > 65535)
    168a:	6d 89       	ldd	r22, Y+21	; 0x15
    168c:	7e 89       	ldd	r23, Y+22	; 0x16
    168e:	8f 89       	ldd	r24, Y+23	; 0x17
    1690:	98 8d       	ldd	r25, Y+24	; 0x18
    1692:	20 e0       	ldi	r18, 0x00	; 0
    1694:	3f ef       	ldi	r19, 0xFF	; 255
    1696:	4f e7       	ldi	r20, 0x7F	; 127
    1698:	57 e4       	ldi	r21, 0x47	; 71
    169a:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    169e:	18 16       	cp	r1, r24
    16a0:	4c f5       	brge	.+82     	; 0x16f4 <LCD_4bitCmndDivider+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16a2:	69 8d       	ldd	r22, Y+25	; 0x19
    16a4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    16a6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    16a8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    16aa:	20 e0       	ldi	r18, 0x00	; 0
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	40 e2       	ldi	r20, 0x20	; 32
    16b0:	51 e4       	ldi	r21, 0x41	; 65
    16b2:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    16b6:	dc 01       	movw	r26, r24
    16b8:	cb 01       	movw	r24, r22
    16ba:	bc 01       	movw	r22, r24
    16bc:	cd 01       	movw	r24, r26
    16be:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    16c2:	dc 01       	movw	r26, r24
    16c4:	cb 01       	movw	r24, r22
    16c6:	9c 8b       	std	Y+20, r25	; 0x14
    16c8:	8b 8b       	std	Y+19, r24	; 0x13
    16ca:	0f c0       	rjmp	.+30     	; 0x16ea <LCD_4bitCmndDivider+0xce>
    16cc:	80 e9       	ldi	r24, 0x90	; 144
    16ce:	91 e0       	ldi	r25, 0x01	; 1
    16d0:	9a 8b       	std	Y+18, r25	; 0x12
    16d2:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    16d4:	89 89       	ldd	r24, Y+17	; 0x11
    16d6:	9a 89       	ldd	r25, Y+18	; 0x12
    16d8:	01 97       	sbiw	r24, 0x01	; 1
    16da:	f1 f7       	brne	.-4      	; 0x16d8 <LCD_4bitCmndDivider+0xbc>
    16dc:	9a 8b       	std	Y+18, r25	; 0x12
    16de:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16e0:	8b 89       	ldd	r24, Y+19	; 0x13
    16e2:	9c 89       	ldd	r25, Y+20	; 0x14
    16e4:	01 97       	sbiw	r24, 0x01	; 1
    16e6:	9c 8b       	std	Y+20, r25	; 0x14
    16e8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16ea:	8b 89       	ldd	r24, Y+19	; 0x13
    16ec:	9c 89       	ldd	r25, Y+20	; 0x14
    16ee:	00 97       	sbiw	r24, 0x00	; 0
    16f0:	69 f7       	brne	.-38     	; 0x16cc <LCD_4bitCmndDivider+0xb0>
    16f2:	14 c0       	rjmp	.+40     	; 0x171c <LCD_4bitCmndDivider+0x100>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16f4:	6d 89       	ldd	r22, Y+21	; 0x15
    16f6:	7e 89       	ldd	r23, Y+22	; 0x16
    16f8:	8f 89       	ldd	r24, Y+23	; 0x17
    16fa:	98 8d       	ldd	r25, Y+24	; 0x18
    16fc:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1700:	dc 01       	movw	r26, r24
    1702:	cb 01       	movw	r24, r22
    1704:	9c 8b       	std	Y+20, r25	; 0x14
    1706:	8b 8b       	std	Y+19, r24	; 0x13
    1708:	8b 89       	ldd	r24, Y+19	; 0x13
    170a:	9c 89       	ldd	r25, Y+20	; 0x14
    170c:	98 8b       	std	Y+16, r25	; 0x10
    170e:	8f 87       	std	Y+15, r24	; 0x0f
    1710:	8f 85       	ldd	r24, Y+15	; 0x0f
    1712:	98 89       	ldd	r25, Y+16	; 0x10
    1714:	01 97       	sbiw	r24, 0x01	; 1
    1716:	f1 f7       	brne	.-4      	; 0x1714 <LCD_4bitCmndDivider+0xf8>
    1718:	98 8b       	std	Y+16, r25	; 0x10
    171a:	8f 87       	std	Y+15, r24	; 0x0f
        _delay_ms(1);
        LCD_voidSend4BitCmnd(Copy_u8Cmnd<<4);
    171c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    171e:	82 95       	swap	r24
    1720:	80 7f       	andi	r24, 0xF0	; 240
    1722:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <LCD_voidSend4BitCmnd>
    1726:	80 e0       	ldi	r24, 0x00	; 0
    1728:	90 e0       	ldi	r25, 0x00	; 0
    172a:	a0 e8       	ldi	r26, 0x80	; 128
    172c:	bf e3       	ldi	r27, 0x3F	; 63
    172e:	8b 87       	std	Y+11, r24	; 0x0b
    1730:	9c 87       	std	Y+12, r25	; 0x0c
    1732:	ad 87       	std	Y+13, r26	; 0x0d
    1734:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1736:	6b 85       	ldd	r22, Y+11	; 0x0b
    1738:	7c 85       	ldd	r23, Y+12	; 0x0c
    173a:	8d 85       	ldd	r24, Y+13	; 0x0d
    173c:	9e 85       	ldd	r25, Y+14	; 0x0e
    173e:	20 e0       	ldi	r18, 0x00	; 0
    1740:	30 e0       	ldi	r19, 0x00	; 0
    1742:	4a e7       	ldi	r20, 0x7A	; 122
    1744:	55 e4       	ldi	r21, 0x45	; 69
    1746:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    174a:	dc 01       	movw	r26, r24
    174c:	cb 01       	movw	r24, r22
    174e:	8f 83       	std	Y+7, r24	; 0x07
    1750:	98 87       	std	Y+8, r25	; 0x08
    1752:	a9 87       	std	Y+9, r26	; 0x09
    1754:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1756:	6f 81       	ldd	r22, Y+7	; 0x07
    1758:	78 85       	ldd	r23, Y+8	; 0x08
    175a:	89 85       	ldd	r24, Y+9	; 0x09
    175c:	9a 85       	ldd	r25, Y+10	; 0x0a
    175e:	20 e0       	ldi	r18, 0x00	; 0
    1760:	30 e0       	ldi	r19, 0x00	; 0
    1762:	40 e8       	ldi	r20, 0x80	; 128
    1764:	5f e3       	ldi	r21, 0x3F	; 63
    1766:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    176a:	88 23       	and	r24, r24
    176c:	2c f4       	brge	.+10     	; 0x1778 <LCD_4bitCmndDivider+0x15c>
		__ticks = 1;
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	9e 83       	std	Y+6, r25	; 0x06
    1774:	8d 83       	std	Y+5, r24	; 0x05
    1776:	3f c0       	rjmp	.+126    	; 0x17f6 <LCD_4bitCmndDivider+0x1da>
	else if (__tmp > 65535)
    1778:	6f 81       	ldd	r22, Y+7	; 0x07
    177a:	78 85       	ldd	r23, Y+8	; 0x08
    177c:	89 85       	ldd	r24, Y+9	; 0x09
    177e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1780:	20 e0       	ldi	r18, 0x00	; 0
    1782:	3f ef       	ldi	r19, 0xFF	; 255
    1784:	4f e7       	ldi	r20, 0x7F	; 127
    1786:	57 e4       	ldi	r21, 0x47	; 71
    1788:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    178c:	18 16       	cp	r1, r24
    178e:	4c f5       	brge	.+82     	; 0x17e2 <LCD_4bitCmndDivider+0x1c6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1790:	6b 85       	ldd	r22, Y+11	; 0x0b
    1792:	7c 85       	ldd	r23, Y+12	; 0x0c
    1794:	8d 85       	ldd	r24, Y+13	; 0x0d
    1796:	9e 85       	ldd	r25, Y+14	; 0x0e
    1798:	20 e0       	ldi	r18, 0x00	; 0
    179a:	30 e0       	ldi	r19, 0x00	; 0
    179c:	40 e2       	ldi	r20, 0x20	; 32
    179e:	51 e4       	ldi	r21, 0x41	; 65
    17a0:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    17a4:	dc 01       	movw	r26, r24
    17a6:	cb 01       	movw	r24, r22
    17a8:	bc 01       	movw	r22, r24
    17aa:	cd 01       	movw	r24, r26
    17ac:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    17b0:	dc 01       	movw	r26, r24
    17b2:	cb 01       	movw	r24, r22
    17b4:	9e 83       	std	Y+6, r25	; 0x06
    17b6:	8d 83       	std	Y+5, r24	; 0x05
    17b8:	0f c0       	rjmp	.+30     	; 0x17d8 <LCD_4bitCmndDivider+0x1bc>
    17ba:	80 e9       	ldi	r24, 0x90	; 144
    17bc:	91 e0       	ldi	r25, 0x01	; 1
    17be:	9c 83       	std	Y+4, r25	; 0x04
    17c0:	8b 83       	std	Y+3, r24	; 0x03
    17c2:	8b 81       	ldd	r24, Y+3	; 0x03
    17c4:	9c 81       	ldd	r25, Y+4	; 0x04
    17c6:	01 97       	sbiw	r24, 0x01	; 1
    17c8:	f1 f7       	brne	.-4      	; 0x17c6 <LCD_4bitCmndDivider+0x1aa>
    17ca:	9c 83       	std	Y+4, r25	; 0x04
    17cc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17ce:	8d 81       	ldd	r24, Y+5	; 0x05
    17d0:	9e 81       	ldd	r25, Y+6	; 0x06
    17d2:	01 97       	sbiw	r24, 0x01	; 1
    17d4:	9e 83       	std	Y+6, r25	; 0x06
    17d6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17d8:	8d 81       	ldd	r24, Y+5	; 0x05
    17da:	9e 81       	ldd	r25, Y+6	; 0x06
    17dc:	00 97       	sbiw	r24, 0x00	; 0
    17de:	69 f7       	brne	.-38     	; 0x17ba <LCD_4bitCmndDivider+0x19e>
    17e0:	14 c0       	rjmp	.+40     	; 0x180a <LCD_4bitCmndDivider+0x1ee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17e2:	6f 81       	ldd	r22, Y+7	; 0x07
    17e4:	78 85       	ldd	r23, Y+8	; 0x08
    17e6:	89 85       	ldd	r24, Y+9	; 0x09
    17e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    17ea:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    17ee:	dc 01       	movw	r26, r24
    17f0:	cb 01       	movw	r24, r22
    17f2:	9e 83       	std	Y+6, r25	; 0x06
    17f4:	8d 83       	std	Y+5, r24	; 0x05
    17f6:	8d 81       	ldd	r24, Y+5	; 0x05
    17f8:	9e 81       	ldd	r25, Y+6	; 0x06
    17fa:	9a 83       	std	Y+2, r25	; 0x02
    17fc:	89 83       	std	Y+1, r24	; 0x01
    17fe:	89 81       	ldd	r24, Y+1	; 0x01
    1800:	9a 81       	ldd	r25, Y+2	; 0x02
    1802:	01 97       	sbiw	r24, 0x01	; 1
    1804:	f1 f7       	brne	.-4      	; 0x1802 <LCD_4bitCmndDivider+0x1e6>
    1806:	9a 83       	std	Y+2, r25	; 0x02
    1808:	89 83       	std	Y+1, r24	; 0x01
        _delay_ms(1);
    }
    180a:	6d 96       	adiw	r28, 0x1d	; 29
    180c:	0f b6       	in	r0, 0x3f	; 63
    180e:	f8 94       	cli
    1810:	de bf       	out	0x3e, r29	; 62
    1812:	0f be       	out	0x3f, r0	; 63
    1814:	cd bf       	out	0x3d, r28	; 61
    1816:	cf 91       	pop	r28
    1818:	df 91       	pop	r29
    181a:	08 95       	ret

0000181c <LCD_4bitCharDivider>:

void LCD_4bitCharDivider(u8 Copy_u8Cmnd)
{
    181c:	df 93       	push	r29
    181e:	cf 93       	push	r28
    1820:	cd b7       	in	r28, 0x3d	; 61
    1822:	de b7       	in	r29, 0x3e	; 62
    1824:	6d 97       	sbiw	r28, 0x1d	; 29
    1826:	0f b6       	in	r0, 0x3f	; 63
    1828:	f8 94       	cli
    182a:	de bf       	out	0x3e, r29	; 62
    182c:	0f be       	out	0x3f, r0	; 63
    182e:	cd bf       	out	0x3d, r28	; 61
    1830:	8d 8f       	std	Y+29, r24	; 0x1d
    LCD_voidSend4BitChar(Copy_u8Cmnd);
    1832:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1834:	88 2f       	mov	r24, r24
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <LCD_voidSend4BitChar>
    183c:	80 e0       	ldi	r24, 0x00	; 0
    183e:	90 e0       	ldi	r25, 0x00	; 0
    1840:	a0 e8       	ldi	r26, 0x80	; 128
    1842:	bf e3       	ldi	r27, 0x3F	; 63
    1844:	89 8f       	std	Y+25, r24	; 0x19
    1846:	9a 8f       	std	Y+26, r25	; 0x1a
    1848:	ab 8f       	std	Y+27, r26	; 0x1b
    184a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    184c:	69 8d       	ldd	r22, Y+25	; 0x19
    184e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1850:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1852:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1854:	20 e0       	ldi	r18, 0x00	; 0
    1856:	30 e0       	ldi	r19, 0x00	; 0
    1858:	4a e7       	ldi	r20, 0x7A	; 122
    185a:	55 e4       	ldi	r21, 0x45	; 69
    185c:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1860:	dc 01       	movw	r26, r24
    1862:	cb 01       	movw	r24, r22
    1864:	8d 8b       	std	Y+21, r24	; 0x15
    1866:	9e 8b       	std	Y+22, r25	; 0x16
    1868:	af 8b       	std	Y+23, r26	; 0x17
    186a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    186c:	6d 89       	ldd	r22, Y+21	; 0x15
    186e:	7e 89       	ldd	r23, Y+22	; 0x16
    1870:	8f 89       	ldd	r24, Y+23	; 0x17
    1872:	98 8d       	ldd	r25, Y+24	; 0x18
    1874:	20 e0       	ldi	r18, 0x00	; 0
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	40 e8       	ldi	r20, 0x80	; 128
    187a:	5f e3       	ldi	r21, 0x3F	; 63
    187c:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    1880:	88 23       	and	r24, r24
    1882:	2c f4       	brge	.+10     	; 0x188e <LCD_4bitCharDivider+0x72>
		__ticks = 1;
    1884:	81 e0       	ldi	r24, 0x01	; 1
    1886:	90 e0       	ldi	r25, 0x00	; 0
    1888:	9c 8b       	std	Y+20, r25	; 0x14
    188a:	8b 8b       	std	Y+19, r24	; 0x13
    188c:	3f c0       	rjmp	.+126    	; 0x190c <LCD_4bitCharDivider+0xf0>
	else if (__tmp > 65535)
    188e:	6d 89       	ldd	r22, Y+21	; 0x15
    1890:	7e 89       	ldd	r23, Y+22	; 0x16
    1892:	8f 89       	ldd	r24, Y+23	; 0x17
    1894:	98 8d       	ldd	r25, Y+24	; 0x18
    1896:	20 e0       	ldi	r18, 0x00	; 0
    1898:	3f ef       	ldi	r19, 0xFF	; 255
    189a:	4f e7       	ldi	r20, 0x7F	; 127
    189c:	57 e4       	ldi	r21, 0x47	; 71
    189e:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    18a2:	18 16       	cp	r1, r24
    18a4:	4c f5       	brge	.+82     	; 0x18f8 <LCD_4bitCharDivider+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18a6:	69 8d       	ldd	r22, Y+25	; 0x19
    18a8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    18aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    18ac:	9c 8d       	ldd	r25, Y+28	; 0x1c
    18ae:	20 e0       	ldi	r18, 0x00	; 0
    18b0:	30 e0       	ldi	r19, 0x00	; 0
    18b2:	40 e2       	ldi	r20, 0x20	; 32
    18b4:	51 e4       	ldi	r21, 0x41	; 65
    18b6:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    18ba:	dc 01       	movw	r26, r24
    18bc:	cb 01       	movw	r24, r22
    18be:	bc 01       	movw	r22, r24
    18c0:	cd 01       	movw	r24, r26
    18c2:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    18c6:	dc 01       	movw	r26, r24
    18c8:	cb 01       	movw	r24, r22
    18ca:	9c 8b       	std	Y+20, r25	; 0x14
    18cc:	8b 8b       	std	Y+19, r24	; 0x13
    18ce:	0f c0       	rjmp	.+30     	; 0x18ee <LCD_4bitCharDivider+0xd2>
    18d0:	80 e9       	ldi	r24, 0x90	; 144
    18d2:	91 e0       	ldi	r25, 0x01	; 1
    18d4:	9a 8b       	std	Y+18, r25	; 0x12
    18d6:	89 8b       	std	Y+17, r24	; 0x11
    18d8:	89 89       	ldd	r24, Y+17	; 0x11
    18da:	9a 89       	ldd	r25, Y+18	; 0x12
    18dc:	01 97       	sbiw	r24, 0x01	; 1
    18de:	f1 f7       	brne	.-4      	; 0x18dc <LCD_4bitCharDivider+0xc0>
    18e0:	9a 8b       	std	Y+18, r25	; 0x12
    18e2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18e4:	8b 89       	ldd	r24, Y+19	; 0x13
    18e6:	9c 89       	ldd	r25, Y+20	; 0x14
    18e8:	01 97       	sbiw	r24, 0x01	; 1
    18ea:	9c 8b       	std	Y+20, r25	; 0x14
    18ec:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18ee:	8b 89       	ldd	r24, Y+19	; 0x13
    18f0:	9c 89       	ldd	r25, Y+20	; 0x14
    18f2:	00 97       	sbiw	r24, 0x00	; 0
    18f4:	69 f7       	brne	.-38     	; 0x18d0 <LCD_4bitCharDivider+0xb4>
    18f6:	14 c0       	rjmp	.+40     	; 0x1920 <LCD_4bitCharDivider+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18f8:	6d 89       	ldd	r22, Y+21	; 0x15
    18fa:	7e 89       	ldd	r23, Y+22	; 0x16
    18fc:	8f 89       	ldd	r24, Y+23	; 0x17
    18fe:	98 8d       	ldd	r25, Y+24	; 0x18
    1900:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1904:	dc 01       	movw	r26, r24
    1906:	cb 01       	movw	r24, r22
    1908:	9c 8b       	std	Y+20, r25	; 0x14
    190a:	8b 8b       	std	Y+19, r24	; 0x13
    190c:	8b 89       	ldd	r24, Y+19	; 0x13
    190e:	9c 89       	ldd	r25, Y+20	; 0x14
    1910:	98 8b       	std	Y+16, r25	; 0x10
    1912:	8f 87       	std	Y+15, r24	; 0x0f
    1914:	8f 85       	ldd	r24, Y+15	; 0x0f
    1916:	98 89       	ldd	r25, Y+16	; 0x10
    1918:	01 97       	sbiw	r24, 0x01	; 1
    191a:	f1 f7       	brne	.-4      	; 0x1918 <LCD_4bitCharDivider+0xfc>
    191c:	98 8b       	std	Y+16, r25	; 0x10
    191e:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(1);
    LCD_voidSend4BitChar(Copy_u8Cmnd<<4);
    1920:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1922:	88 2f       	mov	r24, r24
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	82 95       	swap	r24
    1928:	92 95       	swap	r25
    192a:	90 7f       	andi	r25, 0xF0	; 240
    192c:	98 27       	eor	r25, r24
    192e:	80 7f       	andi	r24, 0xF0	; 240
    1930:	98 27       	eor	r25, r24
    1932:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <LCD_voidSend4BitChar>
    1936:	80 e0       	ldi	r24, 0x00	; 0
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	a0 e8       	ldi	r26, 0x80	; 128
    193c:	bf e3       	ldi	r27, 0x3F	; 63
    193e:	8b 87       	std	Y+11, r24	; 0x0b
    1940:	9c 87       	std	Y+12, r25	; 0x0c
    1942:	ad 87       	std	Y+13, r26	; 0x0d
    1944:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1946:	6b 85       	ldd	r22, Y+11	; 0x0b
    1948:	7c 85       	ldd	r23, Y+12	; 0x0c
    194a:	8d 85       	ldd	r24, Y+13	; 0x0d
    194c:	9e 85       	ldd	r25, Y+14	; 0x0e
    194e:	20 e0       	ldi	r18, 0x00	; 0
    1950:	30 e0       	ldi	r19, 0x00	; 0
    1952:	4a e7       	ldi	r20, 0x7A	; 122
    1954:	55 e4       	ldi	r21, 0x45	; 69
    1956:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    195a:	dc 01       	movw	r26, r24
    195c:	cb 01       	movw	r24, r22
    195e:	8f 83       	std	Y+7, r24	; 0x07
    1960:	98 87       	std	Y+8, r25	; 0x08
    1962:	a9 87       	std	Y+9, r26	; 0x09
    1964:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1966:	6f 81       	ldd	r22, Y+7	; 0x07
    1968:	78 85       	ldd	r23, Y+8	; 0x08
    196a:	89 85       	ldd	r24, Y+9	; 0x09
    196c:	9a 85       	ldd	r25, Y+10	; 0x0a
    196e:	20 e0       	ldi	r18, 0x00	; 0
    1970:	30 e0       	ldi	r19, 0x00	; 0
    1972:	40 e8       	ldi	r20, 0x80	; 128
    1974:	5f e3       	ldi	r21, 0x3F	; 63
    1976:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    197a:	88 23       	and	r24, r24
    197c:	2c f4       	brge	.+10     	; 0x1988 <LCD_4bitCharDivider+0x16c>
		__ticks = 1;
    197e:	81 e0       	ldi	r24, 0x01	; 1
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	9e 83       	std	Y+6, r25	; 0x06
    1984:	8d 83       	std	Y+5, r24	; 0x05
    1986:	3f c0       	rjmp	.+126    	; 0x1a06 <LCD_4bitCharDivider+0x1ea>
	else if (__tmp > 65535)
    1988:	6f 81       	ldd	r22, Y+7	; 0x07
    198a:	78 85       	ldd	r23, Y+8	; 0x08
    198c:	89 85       	ldd	r24, Y+9	; 0x09
    198e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1990:	20 e0       	ldi	r18, 0x00	; 0
    1992:	3f ef       	ldi	r19, 0xFF	; 255
    1994:	4f e7       	ldi	r20, 0x7F	; 127
    1996:	57 e4       	ldi	r21, 0x47	; 71
    1998:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    199c:	18 16       	cp	r1, r24
    199e:	4c f5       	brge	.+82     	; 0x19f2 <LCD_4bitCharDivider+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    19a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    19a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    19a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    19a8:	20 e0       	ldi	r18, 0x00	; 0
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	40 e2       	ldi	r20, 0x20	; 32
    19ae:	51 e4       	ldi	r21, 0x41	; 65
    19b0:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    19b4:	dc 01       	movw	r26, r24
    19b6:	cb 01       	movw	r24, r22
    19b8:	bc 01       	movw	r22, r24
    19ba:	cd 01       	movw	r24, r26
    19bc:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    19c0:	dc 01       	movw	r26, r24
    19c2:	cb 01       	movw	r24, r22
    19c4:	9e 83       	std	Y+6, r25	; 0x06
    19c6:	8d 83       	std	Y+5, r24	; 0x05
    19c8:	0f c0       	rjmp	.+30     	; 0x19e8 <LCD_4bitCharDivider+0x1cc>
    19ca:	80 e9       	ldi	r24, 0x90	; 144
    19cc:	91 e0       	ldi	r25, 0x01	; 1
    19ce:	9c 83       	std	Y+4, r25	; 0x04
    19d0:	8b 83       	std	Y+3, r24	; 0x03
    19d2:	8b 81       	ldd	r24, Y+3	; 0x03
    19d4:	9c 81       	ldd	r25, Y+4	; 0x04
    19d6:	01 97       	sbiw	r24, 0x01	; 1
    19d8:	f1 f7       	brne	.-4      	; 0x19d6 <LCD_4bitCharDivider+0x1ba>
    19da:	9c 83       	std	Y+4, r25	; 0x04
    19dc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19de:	8d 81       	ldd	r24, Y+5	; 0x05
    19e0:	9e 81       	ldd	r25, Y+6	; 0x06
    19e2:	01 97       	sbiw	r24, 0x01	; 1
    19e4:	9e 83       	std	Y+6, r25	; 0x06
    19e6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19e8:	8d 81       	ldd	r24, Y+5	; 0x05
    19ea:	9e 81       	ldd	r25, Y+6	; 0x06
    19ec:	00 97       	sbiw	r24, 0x00	; 0
    19ee:	69 f7       	brne	.-38     	; 0x19ca <LCD_4bitCharDivider+0x1ae>
    19f0:	14 c0       	rjmp	.+40     	; 0x1a1a <LCD_4bitCharDivider+0x1fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19f2:	6f 81       	ldd	r22, Y+7	; 0x07
    19f4:	78 85       	ldd	r23, Y+8	; 0x08
    19f6:	89 85       	ldd	r24, Y+9	; 0x09
    19f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    19fa:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    19fe:	dc 01       	movw	r26, r24
    1a00:	cb 01       	movw	r24, r22
    1a02:	9e 83       	std	Y+6, r25	; 0x06
    1a04:	8d 83       	std	Y+5, r24	; 0x05
    1a06:	8d 81       	ldd	r24, Y+5	; 0x05
    1a08:	9e 81       	ldd	r25, Y+6	; 0x06
    1a0a:	9a 83       	std	Y+2, r25	; 0x02
    1a0c:	89 83       	std	Y+1, r24	; 0x01
    1a0e:	89 81       	ldd	r24, Y+1	; 0x01
    1a10:	9a 81       	ldd	r25, Y+2	; 0x02
    1a12:	01 97       	sbiw	r24, 0x01	; 1
    1a14:	f1 f7       	brne	.-4      	; 0x1a12 <LCD_4bitCharDivider+0x1f6>
    1a16:	9a 83       	std	Y+2, r25	; 0x02
    1a18:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
}
    1a1a:	6d 96       	adiw	r28, 0x1d	; 29
    1a1c:	0f b6       	in	r0, 0x3f	; 63
    1a1e:	f8 94       	cli
    1a20:	de bf       	out	0x3e, r29	; 62
    1a22:	0f be       	out	0x3f, r0	; 63
    1a24:	cd bf       	out	0x3d, r28	; 61
    1a26:	cf 91       	pop	r28
    1a28:	df 91       	pop	r29
    1a2a:	08 95       	ret

00001a2c <LCD_voidSend4BitCmnd>:

void LCD_voidSend4BitCmnd(u8 Copy_u8Cmnd)
{
    1a2c:	df 93       	push	r29
    1a2e:	cf 93       	push	r28
    1a30:	cd b7       	in	r28, 0x3d	; 61
    1a32:	de b7       	in	r29, 0x3e	; 62
    1a34:	2f 97       	sbiw	r28, 0x0f	; 15
    1a36:	0f b6       	in	r0, 0x3f	; 63
    1a38:	f8 94       	cli
    1a3a:	de bf       	out	0x3e, r29	; 62
    1a3c:	0f be       	out	0x3f, r0	; 63
    1a3e:	cd bf       	out	0x3d, r28	; 61
    1a40:	8f 87       	std	Y+15, r24	; 0x0f
    /*High nibble*/
    DIO_u8SetPinValue(LCD_u8_CONTROL_PORT,LCD_u8_RS_PIN,DIO_u8_LOW);
    1a42:	80 e0       	ldi	r24, 0x00	; 0
    1a44:	60 e0       	ldi	r22, 0x00	; 0
    1a46:	40 e0       	ldi	r20, 0x00	; 0
    1a48:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    DIO_u8SetPinValue(LCD_u8_DATA_PORT,LCD_u8_DATA_PIN7,GET_BIT(Copy_u8Cmnd,7));
    1a4c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a4e:	98 2f       	mov	r25, r24
    1a50:	99 1f       	adc	r25, r25
    1a52:	99 27       	eor	r25, r25
    1a54:	99 1f       	adc	r25, r25
    1a56:	82 e0       	ldi	r24, 0x02	; 2
    1a58:	67 e0       	ldi	r22, 0x07	; 7
    1a5a:	49 2f       	mov	r20, r25
    1a5c:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    DIO_u8SetPinValue(LCD_u8_DATA_PORT,LCD_u8_DATA_PIN6,GET_BIT(Copy_u8Cmnd,6));
    1a60:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a62:	82 95       	swap	r24
    1a64:	86 95       	lsr	r24
    1a66:	86 95       	lsr	r24
    1a68:	83 70       	andi	r24, 0x03	; 3
    1a6a:	98 2f       	mov	r25, r24
    1a6c:	91 70       	andi	r25, 0x01	; 1
    1a6e:	82 e0       	ldi	r24, 0x02	; 2
    1a70:	66 e0       	ldi	r22, 0x06	; 6
    1a72:	49 2f       	mov	r20, r25
    1a74:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    DIO_u8SetPinValue(LCD_u8_DATA_PORT,LCD_u8_DATA_PIN5,GET_BIT(Copy_u8Cmnd,5));
    1a78:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a7a:	82 95       	swap	r24
    1a7c:	86 95       	lsr	r24
    1a7e:	87 70       	andi	r24, 0x07	; 7
    1a80:	98 2f       	mov	r25, r24
    1a82:	91 70       	andi	r25, 0x01	; 1
    1a84:	82 e0       	ldi	r24, 0x02	; 2
    1a86:	65 e0       	ldi	r22, 0x05	; 5
    1a88:	49 2f       	mov	r20, r25
    1a8a:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    DIO_u8SetPinValue(LCD_u8_DATA_PORT,LCD_u8_DATA_PIN4,GET_BIT(Copy_u8Cmnd,4));
    1a8e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a90:	82 95       	swap	r24
    1a92:	8f 70       	andi	r24, 0x0F	; 15
    1a94:	98 2f       	mov	r25, r24
    1a96:	91 70       	andi	r25, 0x01	; 1
    1a98:	82 e0       	ldi	r24, 0x02	; 2
    1a9a:	64 e0       	ldi	r22, 0x04	; 4
    1a9c:	49 2f       	mov	r20, r25
    1a9e:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    LCD_voidEnable();
    1aa2:	0e 94 33 0a 	call	0x1466	; 0x1466 <LCD_voidEnable>
    1aa6:	80 e0       	ldi	r24, 0x00	; 0
    1aa8:	90 e0       	ldi	r25, 0x00	; 0
    1aaa:	a0 e8       	ldi	r26, 0x80	; 128
    1aac:	bf e3       	ldi	r27, 0x3F	; 63
    1aae:	8b 87       	std	Y+11, r24	; 0x0b
    1ab0:	9c 87       	std	Y+12, r25	; 0x0c
    1ab2:	ad 87       	std	Y+13, r26	; 0x0d
    1ab4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ab6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ab8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1aba:	8d 85       	ldd	r24, Y+13	; 0x0d
    1abc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1abe:	20 e0       	ldi	r18, 0x00	; 0
    1ac0:	30 e0       	ldi	r19, 0x00	; 0
    1ac2:	4a e7       	ldi	r20, 0x7A	; 122
    1ac4:	55 e4       	ldi	r21, 0x45	; 69
    1ac6:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1aca:	dc 01       	movw	r26, r24
    1acc:	cb 01       	movw	r24, r22
    1ace:	8f 83       	std	Y+7, r24	; 0x07
    1ad0:	98 87       	std	Y+8, r25	; 0x08
    1ad2:	a9 87       	std	Y+9, r26	; 0x09
    1ad4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ad6:	6f 81       	ldd	r22, Y+7	; 0x07
    1ad8:	78 85       	ldd	r23, Y+8	; 0x08
    1ada:	89 85       	ldd	r24, Y+9	; 0x09
    1adc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ade:	20 e0       	ldi	r18, 0x00	; 0
    1ae0:	30 e0       	ldi	r19, 0x00	; 0
    1ae2:	40 e8       	ldi	r20, 0x80	; 128
    1ae4:	5f e3       	ldi	r21, 0x3F	; 63
    1ae6:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    1aea:	88 23       	and	r24, r24
    1aec:	2c f4       	brge	.+10     	; 0x1af8 <LCD_voidSend4BitCmnd+0xcc>
		__ticks = 1;
    1aee:	81 e0       	ldi	r24, 0x01	; 1
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	9e 83       	std	Y+6, r25	; 0x06
    1af4:	8d 83       	std	Y+5, r24	; 0x05
    1af6:	3f c0       	rjmp	.+126    	; 0x1b76 <LCD_voidSend4BitCmnd+0x14a>
	else if (__tmp > 65535)
    1af8:	6f 81       	ldd	r22, Y+7	; 0x07
    1afa:	78 85       	ldd	r23, Y+8	; 0x08
    1afc:	89 85       	ldd	r24, Y+9	; 0x09
    1afe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b00:	20 e0       	ldi	r18, 0x00	; 0
    1b02:	3f ef       	ldi	r19, 0xFF	; 255
    1b04:	4f e7       	ldi	r20, 0x7F	; 127
    1b06:	57 e4       	ldi	r21, 0x47	; 71
    1b08:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    1b0c:	18 16       	cp	r1, r24
    1b0e:	4c f5       	brge	.+82     	; 0x1b62 <LCD_voidSend4BitCmnd+0x136>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b10:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b12:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b14:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b16:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b18:	20 e0       	ldi	r18, 0x00	; 0
    1b1a:	30 e0       	ldi	r19, 0x00	; 0
    1b1c:	40 e2       	ldi	r20, 0x20	; 32
    1b1e:	51 e4       	ldi	r21, 0x41	; 65
    1b20:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1b24:	dc 01       	movw	r26, r24
    1b26:	cb 01       	movw	r24, r22
    1b28:	bc 01       	movw	r22, r24
    1b2a:	cd 01       	movw	r24, r26
    1b2c:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1b30:	dc 01       	movw	r26, r24
    1b32:	cb 01       	movw	r24, r22
    1b34:	9e 83       	std	Y+6, r25	; 0x06
    1b36:	8d 83       	std	Y+5, r24	; 0x05
    1b38:	0f c0       	rjmp	.+30     	; 0x1b58 <LCD_voidSend4BitCmnd+0x12c>
    1b3a:	80 e9       	ldi	r24, 0x90	; 144
    1b3c:	91 e0       	ldi	r25, 0x01	; 1
    1b3e:	9c 83       	std	Y+4, r25	; 0x04
    1b40:	8b 83       	std	Y+3, r24	; 0x03
    1b42:	8b 81       	ldd	r24, Y+3	; 0x03
    1b44:	9c 81       	ldd	r25, Y+4	; 0x04
    1b46:	01 97       	sbiw	r24, 0x01	; 1
    1b48:	f1 f7       	brne	.-4      	; 0x1b46 <LCD_voidSend4BitCmnd+0x11a>
    1b4a:	9c 83       	std	Y+4, r25	; 0x04
    1b4c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b4e:	8d 81       	ldd	r24, Y+5	; 0x05
    1b50:	9e 81       	ldd	r25, Y+6	; 0x06
    1b52:	01 97       	sbiw	r24, 0x01	; 1
    1b54:	9e 83       	std	Y+6, r25	; 0x06
    1b56:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b58:	8d 81       	ldd	r24, Y+5	; 0x05
    1b5a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b5c:	00 97       	sbiw	r24, 0x00	; 0
    1b5e:	69 f7       	brne	.-38     	; 0x1b3a <LCD_voidSend4BitCmnd+0x10e>
    1b60:	14 c0       	rjmp	.+40     	; 0x1b8a <LCD_voidSend4BitCmnd+0x15e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b62:	6f 81       	ldd	r22, Y+7	; 0x07
    1b64:	78 85       	ldd	r23, Y+8	; 0x08
    1b66:	89 85       	ldd	r24, Y+9	; 0x09
    1b68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b6a:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1b6e:	dc 01       	movw	r26, r24
    1b70:	cb 01       	movw	r24, r22
    1b72:	9e 83       	std	Y+6, r25	; 0x06
    1b74:	8d 83       	std	Y+5, r24	; 0x05
    1b76:	8d 81       	ldd	r24, Y+5	; 0x05
    1b78:	9e 81       	ldd	r25, Y+6	; 0x06
    1b7a:	9a 83       	std	Y+2, r25	; 0x02
    1b7c:	89 83       	std	Y+1, r24	; 0x01
    1b7e:	89 81       	ldd	r24, Y+1	; 0x01
    1b80:	9a 81       	ldd	r25, Y+2	; 0x02
    1b82:	01 97       	sbiw	r24, 0x01	; 1
    1b84:	f1 f7       	brne	.-4      	; 0x1b82 <LCD_voidSend4BitCmnd+0x156>
    1b86:	9a 83       	std	Y+2, r25	; 0x02
    1b88:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
    /*remember to delay for hardware */
}
    1b8a:	2f 96       	adiw	r28, 0x0f	; 15
    1b8c:	0f b6       	in	r0, 0x3f	; 63
    1b8e:	f8 94       	cli
    1b90:	de bf       	out	0x3e, r29	; 62
    1b92:	0f be       	out	0x3f, r0	; 63
    1b94:	cd bf       	out	0x3d, r28	; 61
    1b96:	cf 91       	pop	r28
    1b98:	df 91       	pop	r29
    1b9a:	08 95       	ret

00001b9c <LCD_voidSend4BitChar>:

void LCD_voidSend4BitChar(u8 Copy_u8Cmnd)
{
    1b9c:	df 93       	push	r29
    1b9e:	cf 93       	push	r28
    1ba0:	cd b7       	in	r28, 0x3d	; 61
    1ba2:	de b7       	in	r29, 0x3e	; 62
    1ba4:	2f 97       	sbiw	r28, 0x0f	; 15
    1ba6:	0f b6       	in	r0, 0x3f	; 63
    1ba8:	f8 94       	cli
    1baa:	de bf       	out	0x3e, r29	; 62
    1bac:	0f be       	out	0x3f, r0	; 63
    1bae:	cd bf       	out	0x3d, r28	; 61
    1bb0:	8f 87       	std	Y+15, r24	; 0x0f
    /*High nibble*/
    DIO_u8SetPinValue(LCD_u8_CONTROL_PORT,LCD_u8_RS_PIN,DIO_u8_HIGH);
    1bb2:	80 e0       	ldi	r24, 0x00	; 0
    1bb4:	60 e0       	ldi	r22, 0x00	; 0
    1bb6:	41 e0       	ldi	r20, 0x01	; 1
    1bb8:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    DIO_u8SetPinValue(LCD_u8_DATA_PORT,LCD_u8_DATA_PIN7,GET_BIT(Copy_u8Cmnd,7));
    1bbc:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bbe:	98 2f       	mov	r25, r24
    1bc0:	99 1f       	adc	r25, r25
    1bc2:	99 27       	eor	r25, r25
    1bc4:	99 1f       	adc	r25, r25
    1bc6:	82 e0       	ldi	r24, 0x02	; 2
    1bc8:	67 e0       	ldi	r22, 0x07	; 7
    1bca:	49 2f       	mov	r20, r25
    1bcc:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    DIO_u8SetPinValue(LCD_u8_DATA_PORT,LCD_u8_DATA_PIN6,GET_BIT(Copy_u8Cmnd,6));
    1bd0:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bd2:	82 95       	swap	r24
    1bd4:	86 95       	lsr	r24
    1bd6:	86 95       	lsr	r24
    1bd8:	83 70       	andi	r24, 0x03	; 3
    1bda:	98 2f       	mov	r25, r24
    1bdc:	91 70       	andi	r25, 0x01	; 1
    1bde:	82 e0       	ldi	r24, 0x02	; 2
    1be0:	66 e0       	ldi	r22, 0x06	; 6
    1be2:	49 2f       	mov	r20, r25
    1be4:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    DIO_u8SetPinValue(LCD_u8_DATA_PORT,LCD_u8_DATA_PIN5,GET_BIT(Copy_u8Cmnd,5));
    1be8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bea:	82 95       	swap	r24
    1bec:	86 95       	lsr	r24
    1bee:	87 70       	andi	r24, 0x07	; 7
    1bf0:	98 2f       	mov	r25, r24
    1bf2:	91 70       	andi	r25, 0x01	; 1
    1bf4:	82 e0       	ldi	r24, 0x02	; 2
    1bf6:	65 e0       	ldi	r22, 0x05	; 5
    1bf8:	49 2f       	mov	r20, r25
    1bfa:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    DIO_u8SetPinValue(LCD_u8_DATA_PORT,LCD_u8_DATA_PIN4,GET_BIT(Copy_u8Cmnd,4));
    1bfe:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c00:	82 95       	swap	r24
    1c02:	8f 70       	andi	r24, 0x0F	; 15
    1c04:	98 2f       	mov	r25, r24
    1c06:	91 70       	andi	r25, 0x01	; 1
    1c08:	82 e0       	ldi	r24, 0x02	; 2
    1c0a:	64 e0       	ldi	r22, 0x04	; 4
    1c0c:	49 2f       	mov	r20, r25
    1c0e:	0e 94 52 07 	call	0xea4	; 0xea4 <DIO_u8SetPinValue>
    LCD_voidEnable();
    1c12:	0e 94 33 0a 	call	0x1466	; 0x1466 <LCD_voidEnable>
    1c16:	80 e0       	ldi	r24, 0x00	; 0
    1c18:	90 e0       	ldi	r25, 0x00	; 0
    1c1a:	a0 e8       	ldi	r26, 0x80	; 128
    1c1c:	bf e3       	ldi	r27, 0x3F	; 63
    1c1e:	8b 87       	std	Y+11, r24	; 0x0b
    1c20:	9c 87       	std	Y+12, r25	; 0x0c
    1c22:	ad 87       	std	Y+13, r26	; 0x0d
    1c24:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c26:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c28:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c2e:	20 e0       	ldi	r18, 0x00	; 0
    1c30:	30 e0       	ldi	r19, 0x00	; 0
    1c32:	4a e7       	ldi	r20, 0x7A	; 122
    1c34:	55 e4       	ldi	r21, 0x45	; 69
    1c36:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1c3a:	dc 01       	movw	r26, r24
    1c3c:	cb 01       	movw	r24, r22
    1c3e:	8f 83       	std	Y+7, r24	; 0x07
    1c40:	98 87       	std	Y+8, r25	; 0x08
    1c42:	a9 87       	std	Y+9, r26	; 0x09
    1c44:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c46:	6f 81       	ldd	r22, Y+7	; 0x07
    1c48:	78 85       	ldd	r23, Y+8	; 0x08
    1c4a:	89 85       	ldd	r24, Y+9	; 0x09
    1c4c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c4e:	20 e0       	ldi	r18, 0x00	; 0
    1c50:	30 e0       	ldi	r19, 0x00	; 0
    1c52:	40 e8       	ldi	r20, 0x80	; 128
    1c54:	5f e3       	ldi	r21, 0x3F	; 63
    1c56:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    1c5a:	88 23       	and	r24, r24
    1c5c:	2c f4       	brge	.+10     	; 0x1c68 <LCD_voidSend4BitChar+0xcc>
		__ticks = 1;
    1c5e:	81 e0       	ldi	r24, 0x01	; 1
    1c60:	90 e0       	ldi	r25, 0x00	; 0
    1c62:	9e 83       	std	Y+6, r25	; 0x06
    1c64:	8d 83       	std	Y+5, r24	; 0x05
    1c66:	3f c0       	rjmp	.+126    	; 0x1ce6 <LCD_voidSend4BitChar+0x14a>
	else if (__tmp > 65535)
    1c68:	6f 81       	ldd	r22, Y+7	; 0x07
    1c6a:	78 85       	ldd	r23, Y+8	; 0x08
    1c6c:	89 85       	ldd	r24, Y+9	; 0x09
    1c6e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c70:	20 e0       	ldi	r18, 0x00	; 0
    1c72:	3f ef       	ldi	r19, 0xFF	; 255
    1c74:	4f e7       	ldi	r20, 0x7F	; 127
    1c76:	57 e4       	ldi	r21, 0x47	; 71
    1c78:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    1c7c:	18 16       	cp	r1, r24
    1c7e:	4c f5       	brge	.+82     	; 0x1cd2 <LCD_voidSend4BitChar+0x136>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c80:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c82:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c84:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c86:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c88:	20 e0       	ldi	r18, 0x00	; 0
    1c8a:	30 e0       	ldi	r19, 0x00	; 0
    1c8c:	40 e2       	ldi	r20, 0x20	; 32
    1c8e:	51 e4       	ldi	r21, 0x41	; 65
    1c90:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1c94:	dc 01       	movw	r26, r24
    1c96:	cb 01       	movw	r24, r22
    1c98:	bc 01       	movw	r22, r24
    1c9a:	cd 01       	movw	r24, r26
    1c9c:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1ca0:	dc 01       	movw	r26, r24
    1ca2:	cb 01       	movw	r24, r22
    1ca4:	9e 83       	std	Y+6, r25	; 0x06
    1ca6:	8d 83       	std	Y+5, r24	; 0x05
    1ca8:	0f c0       	rjmp	.+30     	; 0x1cc8 <LCD_voidSend4BitChar+0x12c>
    1caa:	80 e9       	ldi	r24, 0x90	; 144
    1cac:	91 e0       	ldi	r25, 0x01	; 1
    1cae:	9c 83       	std	Y+4, r25	; 0x04
    1cb0:	8b 83       	std	Y+3, r24	; 0x03
    1cb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1cb4:	9c 81       	ldd	r25, Y+4	; 0x04
    1cb6:	01 97       	sbiw	r24, 0x01	; 1
    1cb8:	f1 f7       	brne	.-4      	; 0x1cb6 <LCD_voidSend4BitChar+0x11a>
    1cba:	9c 83       	std	Y+4, r25	; 0x04
    1cbc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cbe:	8d 81       	ldd	r24, Y+5	; 0x05
    1cc0:	9e 81       	ldd	r25, Y+6	; 0x06
    1cc2:	01 97       	sbiw	r24, 0x01	; 1
    1cc4:	9e 83       	std	Y+6, r25	; 0x06
    1cc6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cc8:	8d 81       	ldd	r24, Y+5	; 0x05
    1cca:	9e 81       	ldd	r25, Y+6	; 0x06
    1ccc:	00 97       	sbiw	r24, 0x00	; 0
    1cce:	69 f7       	brne	.-38     	; 0x1caa <LCD_voidSend4BitChar+0x10e>
    1cd0:	14 c0       	rjmp	.+40     	; 0x1cfa <LCD_voidSend4BitChar+0x15e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cd2:	6f 81       	ldd	r22, Y+7	; 0x07
    1cd4:	78 85       	ldd	r23, Y+8	; 0x08
    1cd6:	89 85       	ldd	r24, Y+9	; 0x09
    1cd8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cda:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1cde:	dc 01       	movw	r26, r24
    1ce0:	cb 01       	movw	r24, r22
    1ce2:	9e 83       	std	Y+6, r25	; 0x06
    1ce4:	8d 83       	std	Y+5, r24	; 0x05
    1ce6:	8d 81       	ldd	r24, Y+5	; 0x05
    1ce8:	9e 81       	ldd	r25, Y+6	; 0x06
    1cea:	9a 83       	std	Y+2, r25	; 0x02
    1cec:	89 83       	std	Y+1, r24	; 0x01
    1cee:	89 81       	ldd	r24, Y+1	; 0x01
    1cf0:	9a 81       	ldd	r25, Y+2	; 0x02
    1cf2:	01 97       	sbiw	r24, 0x01	; 1
    1cf4:	f1 f7       	brne	.-4      	; 0x1cf2 <LCD_voidSend4BitChar+0x156>
    1cf6:	9a 83       	std	Y+2, r25	; 0x02
    1cf8:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
    /*remember to delay for hardware */
}
    1cfa:	2f 96       	adiw	r28, 0x0f	; 15
    1cfc:	0f b6       	in	r0, 0x3f	; 63
    1cfe:	f8 94       	cli
    1d00:	de bf       	out	0x3e, r29	; 62
    1d02:	0f be       	out	0x3f, r0	; 63
    1d04:	cd bf       	out	0x3d, r28	; 61
    1d06:	cf 91       	pop	r28
    1d08:	df 91       	pop	r29
    1d0a:	08 95       	ret

00001d0c <LCD_voidWriteCmnd>:


void LCD_voidWriteCmnd(u8 Copy_u8Cmnd)
{
    1d0c:	df 93       	push	r29
    1d0e:	cf 93       	push	r28
    1d10:	0f 92       	push	r0
    1d12:	cd b7       	in	r28, 0x3d	; 61
    1d14:	de b7       	in	r29, 0x3e	; 62
    1d16:	89 83       	std	Y+1, r24	; 0x01
    /* 4- latching E  for "Tpw" to pass data from i\o buffer to registers*/
    LCD_voidEnable();
    #endif
    /*4 bit init*/
    #if LCD4BIT
    LCD_4bitCmndDivider(Copy_u8Cmnd);
    1d18:	89 81       	ldd	r24, Y+1	; 0x01
    1d1a:	0e 94 0e 0b 	call	0x161c	; 0x161c <LCD_4bitCmndDivider>
    #endif
}
    1d1e:	0f 90       	pop	r0
    1d20:	cf 91       	pop	r28
    1d22:	df 91       	pop	r29
    1d24:	08 95       	ret

00001d26 <LCD_voidWriteChar>:

void LCD_voidWriteChar(u8 Copy_u8Char)
{
    1d26:	df 93       	push	r29
    1d28:	cf 93       	push	r28
    1d2a:	0f 92       	push	r0
    1d2c:	cd b7       	in	r28, 0x3d	; 61
    1d2e:	de b7       	in	r29, 0x3e	; 62
    1d30:	89 83       	std	Y+1, r24	; 0x01
    #endif
    /* 4 bit */
    #if LCD4BIT    
    /*4 bit */
    
    LCD_4bitCharDivider(Copy_u8Char);
    1d32:	89 81       	ldd	r24, Y+1	; 0x01
    1d34:	0e 94 0e 0c 	call	0x181c	; 0x181c <LCD_4bitCharDivider>
      
    #endif 
}
    1d38:	0f 90       	pop	r0
    1d3a:	cf 91       	pop	r28
    1d3c:	df 91       	pop	r29
    1d3e:	08 95       	ret

00001d40 <LCD_voidInit>:

void LCD_voidInit(void)
{
    1d40:	df 93       	push	r29
    1d42:	cf 93       	push	r28
    1d44:	cd b7       	in	r28, 0x3d	; 61
    1d46:	de b7       	in	r29, 0x3e	; 62
    1d48:	e8 97       	sbiw	r28, 0x38	; 56
    1d4a:	0f b6       	in	r0, 0x3f	; 63
    1d4c:	f8 94       	cli
    1d4e:	de bf       	out	0x3e, r29	; 62
    1d50:	0f be       	out	0x3f, r0	; 63
    1d52:	cd bf       	out	0x3d, r28	; 61
    1d54:	80 e0       	ldi	r24, 0x00	; 0
    1d56:	90 e0       	ldi	r25, 0x00	; 0
    1d58:	a0 ea       	ldi	r26, 0xA0	; 160
    1d5a:	b1 e4       	ldi	r27, 0x41	; 65
    1d5c:	8d ab       	std	Y+53, r24	; 0x35
    1d5e:	9e ab       	std	Y+54, r25	; 0x36
    1d60:	af ab       	std	Y+55, r26	; 0x37
    1d62:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d64:	6d a9       	ldd	r22, Y+53	; 0x35
    1d66:	7e a9       	ldd	r23, Y+54	; 0x36
    1d68:	8f a9       	ldd	r24, Y+55	; 0x37
    1d6a:	98 ad       	ldd	r25, Y+56	; 0x38
    1d6c:	20 e0       	ldi	r18, 0x00	; 0
    1d6e:	30 e0       	ldi	r19, 0x00	; 0
    1d70:	4a e7       	ldi	r20, 0x7A	; 122
    1d72:	55 e4       	ldi	r21, 0x45	; 69
    1d74:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1d78:	dc 01       	movw	r26, r24
    1d7a:	cb 01       	movw	r24, r22
    1d7c:	89 ab       	std	Y+49, r24	; 0x31
    1d7e:	9a ab       	std	Y+50, r25	; 0x32
    1d80:	ab ab       	std	Y+51, r26	; 0x33
    1d82:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1d84:	69 a9       	ldd	r22, Y+49	; 0x31
    1d86:	7a a9       	ldd	r23, Y+50	; 0x32
    1d88:	8b a9       	ldd	r24, Y+51	; 0x33
    1d8a:	9c a9       	ldd	r25, Y+52	; 0x34
    1d8c:	20 e0       	ldi	r18, 0x00	; 0
    1d8e:	30 e0       	ldi	r19, 0x00	; 0
    1d90:	40 e8       	ldi	r20, 0x80	; 128
    1d92:	5f e3       	ldi	r21, 0x3F	; 63
    1d94:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    1d98:	88 23       	and	r24, r24
    1d9a:	2c f4       	brge	.+10     	; 0x1da6 <LCD_voidInit+0x66>
		__ticks = 1;
    1d9c:	81 e0       	ldi	r24, 0x01	; 1
    1d9e:	90 e0       	ldi	r25, 0x00	; 0
    1da0:	98 ab       	std	Y+48, r25	; 0x30
    1da2:	8f a7       	std	Y+47, r24	; 0x2f
    1da4:	3f c0       	rjmp	.+126    	; 0x1e24 <LCD_voidInit+0xe4>
	else if (__tmp > 65535)
    1da6:	69 a9       	ldd	r22, Y+49	; 0x31
    1da8:	7a a9       	ldd	r23, Y+50	; 0x32
    1daa:	8b a9       	ldd	r24, Y+51	; 0x33
    1dac:	9c a9       	ldd	r25, Y+52	; 0x34
    1dae:	20 e0       	ldi	r18, 0x00	; 0
    1db0:	3f ef       	ldi	r19, 0xFF	; 255
    1db2:	4f e7       	ldi	r20, 0x7F	; 127
    1db4:	57 e4       	ldi	r21, 0x47	; 71
    1db6:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    1dba:	18 16       	cp	r1, r24
    1dbc:	4c f5       	brge	.+82     	; 0x1e10 <LCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dbe:	6d a9       	ldd	r22, Y+53	; 0x35
    1dc0:	7e a9       	ldd	r23, Y+54	; 0x36
    1dc2:	8f a9       	ldd	r24, Y+55	; 0x37
    1dc4:	98 ad       	ldd	r25, Y+56	; 0x38
    1dc6:	20 e0       	ldi	r18, 0x00	; 0
    1dc8:	30 e0       	ldi	r19, 0x00	; 0
    1dca:	40 e2       	ldi	r20, 0x20	; 32
    1dcc:	51 e4       	ldi	r21, 0x41	; 65
    1dce:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1dd2:	dc 01       	movw	r26, r24
    1dd4:	cb 01       	movw	r24, r22
    1dd6:	bc 01       	movw	r22, r24
    1dd8:	cd 01       	movw	r24, r26
    1dda:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1dde:	dc 01       	movw	r26, r24
    1de0:	cb 01       	movw	r24, r22
    1de2:	98 ab       	std	Y+48, r25	; 0x30
    1de4:	8f a7       	std	Y+47, r24	; 0x2f
    1de6:	0f c0       	rjmp	.+30     	; 0x1e06 <LCD_voidInit+0xc6>
    1de8:	80 e9       	ldi	r24, 0x90	; 144
    1dea:	91 e0       	ldi	r25, 0x01	; 1
    1dec:	9e a7       	std	Y+46, r25	; 0x2e
    1dee:	8d a7       	std	Y+45, r24	; 0x2d
    1df0:	8d a5       	ldd	r24, Y+45	; 0x2d
    1df2:	9e a5       	ldd	r25, Y+46	; 0x2e
    1df4:	01 97       	sbiw	r24, 0x01	; 1
    1df6:	f1 f7       	brne	.-4      	; 0x1df4 <LCD_voidInit+0xb4>
    1df8:	9e a7       	std	Y+46, r25	; 0x2e
    1dfa:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dfc:	8f a5       	ldd	r24, Y+47	; 0x2f
    1dfe:	98 a9       	ldd	r25, Y+48	; 0x30
    1e00:	01 97       	sbiw	r24, 0x01	; 1
    1e02:	98 ab       	std	Y+48, r25	; 0x30
    1e04:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e06:	8f a5       	ldd	r24, Y+47	; 0x2f
    1e08:	98 a9       	ldd	r25, Y+48	; 0x30
    1e0a:	00 97       	sbiw	r24, 0x00	; 0
    1e0c:	69 f7       	brne	.-38     	; 0x1de8 <LCD_voidInit+0xa8>
    1e0e:	14 c0       	rjmp	.+40     	; 0x1e38 <LCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e10:	69 a9       	ldd	r22, Y+49	; 0x31
    1e12:	7a a9       	ldd	r23, Y+50	; 0x32
    1e14:	8b a9       	ldd	r24, Y+51	; 0x33
    1e16:	9c a9       	ldd	r25, Y+52	; 0x34
    1e18:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1e1c:	dc 01       	movw	r26, r24
    1e1e:	cb 01       	movw	r24, r22
    1e20:	98 ab       	std	Y+48, r25	; 0x30
    1e22:	8f a7       	std	Y+47, r24	; 0x2f
    1e24:	8f a5       	ldd	r24, Y+47	; 0x2f
    1e26:	98 a9       	ldd	r25, Y+48	; 0x30
    1e28:	9c a7       	std	Y+44, r25	; 0x2c
    1e2a:	8b a7       	std	Y+43, r24	; 0x2b
    1e2c:	8b a5       	ldd	r24, Y+43	; 0x2b
    1e2e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1e30:	01 97       	sbiw	r24, 0x01	; 1
    1e32:	f1 f7       	brne	.-4      	; 0x1e30 <LCD_voidInit+0xf0>
    1e34:	9c a7       	std	Y+44, r25	; 0x2c
    1e36:	8b a7       	std	Y+43, r24	; 0x2b
    LCD_voidWriteCmnd(0b00000110);
    #endif
    /*4 bit*/
    #if LCD4BIT
    _delay_ms(20);
    LCD_voidWriteCmnd(0x03); // N =F =0
    1e38:	83 e0       	ldi	r24, 0x03	; 3
    1e3a:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    1e3e:	80 e0       	ldi	r24, 0x00	; 0
    1e40:	90 e0       	ldi	r25, 0x00	; 0
    1e42:	a0 ea       	ldi	r26, 0xA0	; 160
    1e44:	b0 e4       	ldi	r27, 0x40	; 64
    1e46:	8f a3       	std	Y+39, r24	; 0x27
    1e48:	98 a7       	std	Y+40, r25	; 0x28
    1e4a:	a9 a7       	std	Y+41, r26	; 0x29
    1e4c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e4e:	6f a1       	ldd	r22, Y+39	; 0x27
    1e50:	78 a5       	ldd	r23, Y+40	; 0x28
    1e52:	89 a5       	ldd	r24, Y+41	; 0x29
    1e54:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e56:	20 e0       	ldi	r18, 0x00	; 0
    1e58:	30 e0       	ldi	r19, 0x00	; 0
    1e5a:	4a e7       	ldi	r20, 0x7A	; 122
    1e5c:	55 e4       	ldi	r21, 0x45	; 69
    1e5e:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1e62:	dc 01       	movw	r26, r24
    1e64:	cb 01       	movw	r24, r22
    1e66:	8b a3       	std	Y+35, r24	; 0x23
    1e68:	9c a3       	std	Y+36, r25	; 0x24
    1e6a:	ad a3       	std	Y+37, r26	; 0x25
    1e6c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1e6e:	6b a1       	ldd	r22, Y+35	; 0x23
    1e70:	7c a1       	ldd	r23, Y+36	; 0x24
    1e72:	8d a1       	ldd	r24, Y+37	; 0x25
    1e74:	9e a1       	ldd	r25, Y+38	; 0x26
    1e76:	20 e0       	ldi	r18, 0x00	; 0
    1e78:	30 e0       	ldi	r19, 0x00	; 0
    1e7a:	40 e8       	ldi	r20, 0x80	; 128
    1e7c:	5f e3       	ldi	r21, 0x3F	; 63
    1e7e:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    1e82:	88 23       	and	r24, r24
    1e84:	2c f4       	brge	.+10     	; 0x1e90 <LCD_voidInit+0x150>
		__ticks = 1;
    1e86:	81 e0       	ldi	r24, 0x01	; 1
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	9a a3       	std	Y+34, r25	; 0x22
    1e8c:	89 a3       	std	Y+33, r24	; 0x21
    1e8e:	3f c0       	rjmp	.+126    	; 0x1f0e <LCD_voidInit+0x1ce>
	else if (__tmp > 65535)
    1e90:	6b a1       	ldd	r22, Y+35	; 0x23
    1e92:	7c a1       	ldd	r23, Y+36	; 0x24
    1e94:	8d a1       	ldd	r24, Y+37	; 0x25
    1e96:	9e a1       	ldd	r25, Y+38	; 0x26
    1e98:	20 e0       	ldi	r18, 0x00	; 0
    1e9a:	3f ef       	ldi	r19, 0xFF	; 255
    1e9c:	4f e7       	ldi	r20, 0x7F	; 127
    1e9e:	57 e4       	ldi	r21, 0x47	; 71
    1ea0:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    1ea4:	18 16       	cp	r1, r24
    1ea6:	4c f5       	brge	.+82     	; 0x1efa <LCD_voidInit+0x1ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ea8:	6f a1       	ldd	r22, Y+39	; 0x27
    1eaa:	78 a5       	ldd	r23, Y+40	; 0x28
    1eac:	89 a5       	ldd	r24, Y+41	; 0x29
    1eae:	9a a5       	ldd	r25, Y+42	; 0x2a
    1eb0:	20 e0       	ldi	r18, 0x00	; 0
    1eb2:	30 e0       	ldi	r19, 0x00	; 0
    1eb4:	40 e2       	ldi	r20, 0x20	; 32
    1eb6:	51 e4       	ldi	r21, 0x41	; 65
    1eb8:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1ebc:	dc 01       	movw	r26, r24
    1ebe:	cb 01       	movw	r24, r22
    1ec0:	bc 01       	movw	r22, r24
    1ec2:	cd 01       	movw	r24, r26
    1ec4:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1ec8:	dc 01       	movw	r26, r24
    1eca:	cb 01       	movw	r24, r22
    1ecc:	9a a3       	std	Y+34, r25	; 0x22
    1ece:	89 a3       	std	Y+33, r24	; 0x21
    1ed0:	0f c0       	rjmp	.+30     	; 0x1ef0 <LCD_voidInit+0x1b0>
    1ed2:	80 e9       	ldi	r24, 0x90	; 144
    1ed4:	91 e0       	ldi	r25, 0x01	; 1
    1ed6:	98 a3       	std	Y+32, r25	; 0x20
    1ed8:	8f 8f       	std	Y+31, r24	; 0x1f
    1eda:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1edc:	98 a1       	ldd	r25, Y+32	; 0x20
    1ede:	01 97       	sbiw	r24, 0x01	; 1
    1ee0:	f1 f7       	brne	.-4      	; 0x1ede <LCD_voidInit+0x19e>
    1ee2:	98 a3       	std	Y+32, r25	; 0x20
    1ee4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ee6:	89 a1       	ldd	r24, Y+33	; 0x21
    1ee8:	9a a1       	ldd	r25, Y+34	; 0x22
    1eea:	01 97       	sbiw	r24, 0x01	; 1
    1eec:	9a a3       	std	Y+34, r25	; 0x22
    1eee:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ef0:	89 a1       	ldd	r24, Y+33	; 0x21
    1ef2:	9a a1       	ldd	r25, Y+34	; 0x22
    1ef4:	00 97       	sbiw	r24, 0x00	; 0
    1ef6:	69 f7       	brne	.-38     	; 0x1ed2 <LCD_voidInit+0x192>
    1ef8:	14 c0       	rjmp	.+40     	; 0x1f22 <LCD_voidInit+0x1e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1efa:	6b a1       	ldd	r22, Y+35	; 0x23
    1efc:	7c a1       	ldd	r23, Y+36	; 0x24
    1efe:	8d a1       	ldd	r24, Y+37	; 0x25
    1f00:	9e a1       	ldd	r25, Y+38	; 0x26
    1f02:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1f06:	dc 01       	movw	r26, r24
    1f08:	cb 01       	movw	r24, r22
    1f0a:	9a a3       	std	Y+34, r25	; 0x22
    1f0c:	89 a3       	std	Y+33, r24	; 0x21
    1f0e:	89 a1       	ldd	r24, Y+33	; 0x21
    1f10:	9a a1       	ldd	r25, Y+34	; 0x22
    1f12:	9e 8f       	std	Y+30, r25	; 0x1e
    1f14:	8d 8f       	std	Y+29, r24	; 0x1d
    1f16:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1f18:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1f1a:	01 97       	sbiw	r24, 0x01	; 1
    1f1c:	f1 f7       	brne	.-4      	; 0x1f1a <LCD_voidInit+0x1da>
    1f1e:	9e 8f       	std	Y+30, r25	; 0x1e
    1f20:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(5);
    LCD_voidWriteCmnd(0x02);
    1f22:	82 e0       	ldi	r24, 0x02	; 2
    1f24:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    1f28:	80 e0       	ldi	r24, 0x00	; 0
    1f2a:	90 e0       	ldi	r25, 0x00	; 0
    1f2c:	a6 e1       	ldi	r26, 0x16	; 22
    1f2e:	b3 e4       	ldi	r27, 0x43	; 67
    1f30:	89 8f       	std	Y+25, r24	; 0x19
    1f32:	9a 8f       	std	Y+26, r25	; 0x1a
    1f34:	ab 8f       	std	Y+27, r26	; 0x1b
    1f36:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f38:	69 8d       	ldd	r22, Y+25	; 0x19
    1f3a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f3c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f3e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f40:	20 e0       	ldi	r18, 0x00	; 0
    1f42:	30 e0       	ldi	r19, 0x00	; 0
    1f44:	4a e7       	ldi	r20, 0x7A	; 122
    1f46:	55 e4       	ldi	r21, 0x45	; 69
    1f48:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1f4c:	dc 01       	movw	r26, r24
    1f4e:	cb 01       	movw	r24, r22
    1f50:	8d 8b       	std	Y+21, r24	; 0x15
    1f52:	9e 8b       	std	Y+22, r25	; 0x16
    1f54:	af 8b       	std	Y+23, r26	; 0x17
    1f56:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1f58:	6d 89       	ldd	r22, Y+21	; 0x15
    1f5a:	7e 89       	ldd	r23, Y+22	; 0x16
    1f5c:	8f 89       	ldd	r24, Y+23	; 0x17
    1f5e:	98 8d       	ldd	r25, Y+24	; 0x18
    1f60:	20 e0       	ldi	r18, 0x00	; 0
    1f62:	30 e0       	ldi	r19, 0x00	; 0
    1f64:	40 e8       	ldi	r20, 0x80	; 128
    1f66:	5f e3       	ldi	r21, 0x3F	; 63
    1f68:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    1f6c:	88 23       	and	r24, r24
    1f6e:	2c f4       	brge	.+10     	; 0x1f7a <LCD_voidInit+0x23a>
		__ticks = 1;
    1f70:	81 e0       	ldi	r24, 0x01	; 1
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	9c 8b       	std	Y+20, r25	; 0x14
    1f76:	8b 8b       	std	Y+19, r24	; 0x13
    1f78:	3f c0       	rjmp	.+126    	; 0x1ff8 <LCD_voidInit+0x2b8>
	else if (__tmp > 65535)
    1f7a:	6d 89       	ldd	r22, Y+21	; 0x15
    1f7c:	7e 89       	ldd	r23, Y+22	; 0x16
    1f7e:	8f 89       	ldd	r24, Y+23	; 0x17
    1f80:	98 8d       	ldd	r25, Y+24	; 0x18
    1f82:	20 e0       	ldi	r18, 0x00	; 0
    1f84:	3f ef       	ldi	r19, 0xFF	; 255
    1f86:	4f e7       	ldi	r20, 0x7F	; 127
    1f88:	57 e4       	ldi	r21, 0x47	; 71
    1f8a:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    1f8e:	18 16       	cp	r1, r24
    1f90:	4c f5       	brge	.+82     	; 0x1fe4 <LCD_voidInit+0x2a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f92:	69 8d       	ldd	r22, Y+25	; 0x19
    1f94:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f96:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f98:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f9a:	20 e0       	ldi	r18, 0x00	; 0
    1f9c:	30 e0       	ldi	r19, 0x00	; 0
    1f9e:	40 e2       	ldi	r20, 0x20	; 32
    1fa0:	51 e4       	ldi	r21, 0x41	; 65
    1fa2:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    1fa6:	dc 01       	movw	r26, r24
    1fa8:	cb 01       	movw	r24, r22
    1faa:	bc 01       	movw	r22, r24
    1fac:	cd 01       	movw	r24, r26
    1fae:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1fb2:	dc 01       	movw	r26, r24
    1fb4:	cb 01       	movw	r24, r22
    1fb6:	9c 8b       	std	Y+20, r25	; 0x14
    1fb8:	8b 8b       	std	Y+19, r24	; 0x13
    1fba:	0f c0       	rjmp	.+30     	; 0x1fda <LCD_voidInit+0x29a>
    1fbc:	80 e9       	ldi	r24, 0x90	; 144
    1fbe:	91 e0       	ldi	r25, 0x01	; 1
    1fc0:	9a 8b       	std	Y+18, r25	; 0x12
    1fc2:	89 8b       	std	Y+17, r24	; 0x11
    1fc4:	89 89       	ldd	r24, Y+17	; 0x11
    1fc6:	9a 89       	ldd	r25, Y+18	; 0x12
    1fc8:	01 97       	sbiw	r24, 0x01	; 1
    1fca:	f1 f7       	brne	.-4      	; 0x1fc8 <LCD_voidInit+0x288>
    1fcc:	9a 8b       	std	Y+18, r25	; 0x12
    1fce:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fd0:	8b 89       	ldd	r24, Y+19	; 0x13
    1fd2:	9c 89       	ldd	r25, Y+20	; 0x14
    1fd4:	01 97       	sbiw	r24, 0x01	; 1
    1fd6:	9c 8b       	std	Y+20, r25	; 0x14
    1fd8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fda:	8b 89       	ldd	r24, Y+19	; 0x13
    1fdc:	9c 89       	ldd	r25, Y+20	; 0x14
    1fde:	00 97       	sbiw	r24, 0x00	; 0
    1fe0:	69 f7       	brne	.-38     	; 0x1fbc <LCD_voidInit+0x27c>
    1fe2:	14 c0       	rjmp	.+40     	; 0x200c <LCD_voidInit+0x2cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fe4:	6d 89       	ldd	r22, Y+21	; 0x15
    1fe6:	7e 89       	ldd	r23, Y+22	; 0x16
    1fe8:	8f 89       	ldd	r24, Y+23	; 0x17
    1fea:	98 8d       	ldd	r25, Y+24	; 0x18
    1fec:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    1ff0:	dc 01       	movw	r26, r24
    1ff2:	cb 01       	movw	r24, r22
    1ff4:	9c 8b       	std	Y+20, r25	; 0x14
    1ff6:	8b 8b       	std	Y+19, r24	; 0x13
    1ff8:	8b 89       	ldd	r24, Y+19	; 0x13
    1ffa:	9c 89       	ldd	r25, Y+20	; 0x14
    1ffc:	98 8b       	std	Y+16, r25	; 0x10
    1ffe:	8f 87       	std	Y+15, r24	; 0x0f
    2000:	8f 85       	ldd	r24, Y+15	; 0x0f
    2002:	98 89       	ldd	r25, Y+16	; 0x10
    2004:	01 97       	sbiw	r24, 0x01	; 1
    2006:	f1 f7       	brne	.-4      	; 0x2004 <LCD_voidInit+0x2c4>
    2008:	98 8b       	std	Y+16, r25	; 0x10
    200a:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(150); 
    LCD_voidWriteCmnd(0x28);
    200c:	88 e2       	ldi	r24, 0x28	; 40
    200e:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    2012:	80 e0       	ldi	r24, 0x00	; 0
    2014:	90 e0       	ldi	r25, 0x00	; 0
    2016:	a0 ea       	ldi	r26, 0xA0	; 160
    2018:	b0 e4       	ldi	r27, 0x40	; 64
    201a:	8b 87       	std	Y+11, r24	; 0x0b
    201c:	9c 87       	std	Y+12, r25	; 0x0c
    201e:	ad 87       	std	Y+13, r26	; 0x0d
    2020:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2022:	6b 85       	ldd	r22, Y+11	; 0x0b
    2024:	7c 85       	ldd	r23, Y+12	; 0x0c
    2026:	8d 85       	ldd	r24, Y+13	; 0x0d
    2028:	9e 85       	ldd	r25, Y+14	; 0x0e
    202a:	20 e0       	ldi	r18, 0x00	; 0
    202c:	30 e0       	ldi	r19, 0x00	; 0
    202e:	4a e7       	ldi	r20, 0x7A	; 122
    2030:	55 e4       	ldi	r21, 0x45	; 69
    2032:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    2036:	dc 01       	movw	r26, r24
    2038:	cb 01       	movw	r24, r22
    203a:	8f 83       	std	Y+7, r24	; 0x07
    203c:	98 87       	std	Y+8, r25	; 0x08
    203e:	a9 87       	std	Y+9, r26	; 0x09
    2040:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2042:	6f 81       	ldd	r22, Y+7	; 0x07
    2044:	78 85       	ldd	r23, Y+8	; 0x08
    2046:	89 85       	ldd	r24, Y+9	; 0x09
    2048:	9a 85       	ldd	r25, Y+10	; 0x0a
    204a:	20 e0       	ldi	r18, 0x00	; 0
    204c:	30 e0       	ldi	r19, 0x00	; 0
    204e:	40 e8       	ldi	r20, 0x80	; 128
    2050:	5f e3       	ldi	r21, 0x3F	; 63
    2052:	0e 94 27 04 	call	0x84e	; 0x84e <__ltsf2>
    2056:	88 23       	and	r24, r24
    2058:	2c f4       	brge	.+10     	; 0x2064 <LCD_voidInit+0x324>
		__ticks = 1;
    205a:	81 e0       	ldi	r24, 0x01	; 1
    205c:	90 e0       	ldi	r25, 0x00	; 0
    205e:	9e 83       	std	Y+6, r25	; 0x06
    2060:	8d 83       	std	Y+5, r24	; 0x05
    2062:	3f c0       	rjmp	.+126    	; 0x20e2 <LCD_voidInit+0x3a2>
	else if (__tmp > 65535)
    2064:	6f 81       	ldd	r22, Y+7	; 0x07
    2066:	78 85       	ldd	r23, Y+8	; 0x08
    2068:	89 85       	ldd	r24, Y+9	; 0x09
    206a:	9a 85       	ldd	r25, Y+10	; 0x0a
    206c:	20 e0       	ldi	r18, 0x00	; 0
    206e:	3f ef       	ldi	r19, 0xFF	; 255
    2070:	4f e7       	ldi	r20, 0x7F	; 127
    2072:	57 e4       	ldi	r21, 0x47	; 71
    2074:	0e 94 c7 03 	call	0x78e	; 0x78e <__gtsf2>
    2078:	18 16       	cp	r1, r24
    207a:	4c f5       	brge	.+82     	; 0x20ce <LCD_voidInit+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    207c:	6b 85       	ldd	r22, Y+11	; 0x0b
    207e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2080:	8d 85       	ldd	r24, Y+13	; 0x0d
    2082:	9e 85       	ldd	r25, Y+14	; 0x0e
    2084:	20 e0       	ldi	r18, 0x00	; 0
    2086:	30 e0       	ldi	r19, 0x00	; 0
    2088:	40 e2       	ldi	r20, 0x20	; 32
    208a:	51 e4       	ldi	r21, 0x41	; 65
    208c:	0e 94 21 02 	call	0x442	; 0x442 <__mulsf3>
    2090:	dc 01       	movw	r26, r24
    2092:	cb 01       	movw	r24, r22
    2094:	bc 01       	movw	r22, r24
    2096:	cd 01       	movw	r24, r26
    2098:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    209c:	dc 01       	movw	r26, r24
    209e:	cb 01       	movw	r24, r22
    20a0:	9e 83       	std	Y+6, r25	; 0x06
    20a2:	8d 83       	std	Y+5, r24	; 0x05
    20a4:	0f c0       	rjmp	.+30     	; 0x20c4 <LCD_voidInit+0x384>
    20a6:	80 e9       	ldi	r24, 0x90	; 144
    20a8:	91 e0       	ldi	r25, 0x01	; 1
    20aa:	9c 83       	std	Y+4, r25	; 0x04
    20ac:	8b 83       	std	Y+3, r24	; 0x03
    20ae:	8b 81       	ldd	r24, Y+3	; 0x03
    20b0:	9c 81       	ldd	r25, Y+4	; 0x04
    20b2:	01 97       	sbiw	r24, 0x01	; 1
    20b4:	f1 f7       	brne	.-4      	; 0x20b2 <LCD_voidInit+0x372>
    20b6:	9c 83       	std	Y+4, r25	; 0x04
    20b8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20ba:	8d 81       	ldd	r24, Y+5	; 0x05
    20bc:	9e 81       	ldd	r25, Y+6	; 0x06
    20be:	01 97       	sbiw	r24, 0x01	; 1
    20c0:	9e 83       	std	Y+6, r25	; 0x06
    20c2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20c4:	8d 81       	ldd	r24, Y+5	; 0x05
    20c6:	9e 81       	ldd	r25, Y+6	; 0x06
    20c8:	00 97       	sbiw	r24, 0x00	; 0
    20ca:	69 f7       	brne	.-38     	; 0x20a6 <LCD_voidInit+0x366>
    20cc:	14 c0       	rjmp	.+40     	; 0x20f6 <LCD_voidInit+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20ce:	6f 81       	ldd	r22, Y+7	; 0x07
    20d0:	78 85       	ldd	r23, Y+8	; 0x08
    20d2:	89 85       	ldd	r24, Y+9	; 0x09
    20d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    20d6:	0e 94 4b 00 	call	0x96	; 0x96 <__fixunssfsi>
    20da:	dc 01       	movw	r26, r24
    20dc:	cb 01       	movw	r24, r22
    20de:	9e 83       	std	Y+6, r25	; 0x06
    20e0:	8d 83       	std	Y+5, r24	; 0x05
    20e2:	8d 81       	ldd	r24, Y+5	; 0x05
    20e4:	9e 81       	ldd	r25, Y+6	; 0x06
    20e6:	9a 83       	std	Y+2, r25	; 0x02
    20e8:	89 83       	std	Y+1, r24	; 0x01
    20ea:	89 81       	ldd	r24, Y+1	; 0x01
    20ec:	9a 81       	ldd	r25, Y+2	; 0x02
    20ee:	01 97       	sbiw	r24, 0x01	; 1
    20f0:	f1 f7       	brne	.-4      	; 0x20ee <LCD_voidInit+0x3ae>
    20f2:	9a 83       	std	Y+2, r25	; 0x02
    20f4:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(5);
    LCD_voidWriteCmnd(0x0F); 
    20f6:	8f e0       	ldi	r24, 0x0F	; 15
    20f8:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    LCD_voidWriteCmnd(0x01); 
    20fc:	81 e0       	ldi	r24, 0x01	; 1
    20fe:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    LCD_voidWriteCmnd(0x06); 
    2102:	86 e0       	ldi	r24, 0x06	; 6
    2104:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    #endif
}
    2108:	e8 96       	adiw	r28, 0x38	; 56
    210a:	0f b6       	in	r0, 0x3f	; 63
    210c:	f8 94       	cli
    210e:	de bf       	out	0x3e, r29	; 62
    2110:	0f be       	out	0x3f, r0	; 63
    2112:	cd bf       	out	0x3d, r28	; 61
    2114:	cf 91       	pop	r28
    2116:	df 91       	pop	r29
    2118:	08 95       	ret

0000211a <LCD_voidWriteString>:

void LCD_voidWriteString(u8 *Copy_Pu8Srting)
{
    211a:	df 93       	push	r29
    211c:	cf 93       	push	r28
    211e:	00 d0       	rcall	.+0      	; 0x2120 <LCD_voidWriteString+0x6>
    2120:	0f 92       	push	r0
    2122:	cd b7       	in	r28, 0x3d	; 61
    2124:	de b7       	in	r29, 0x3e	; 62
    2126:	9b 83       	std	Y+3, r25	; 0x03
    2128:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8CharCounter = 0 ;
    212a:	19 82       	std	Y+1, r1	; 0x01
    212c:	0e c0       	rjmp	.+28     	; 0x214a <LCD_voidWriteString+0x30>
    while(Copy_Pu8Srting[Local_u8CharCounter] != '\0')
    {
        LCD_voidWriteChar(Copy_Pu8Srting[Local_u8CharCounter]);
    212e:	89 81       	ldd	r24, Y+1	; 0x01
    2130:	28 2f       	mov	r18, r24
    2132:	30 e0       	ldi	r19, 0x00	; 0
    2134:	8a 81       	ldd	r24, Y+2	; 0x02
    2136:	9b 81       	ldd	r25, Y+3	; 0x03
    2138:	fc 01       	movw	r30, r24
    213a:	e2 0f       	add	r30, r18
    213c:	f3 1f       	adc	r31, r19
    213e:	80 81       	ld	r24, Z
    2140:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <LCD_voidWriteChar>
        Local_u8CharCounter ++;
    2144:	89 81       	ldd	r24, Y+1	; 0x01
    2146:	8f 5f       	subi	r24, 0xFF	; 255
    2148:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_voidWriteString(u8 *Copy_Pu8Srting)
{
    u8 Local_u8CharCounter = 0 ;
    while(Copy_Pu8Srting[Local_u8CharCounter] != '\0')
    214a:	89 81       	ldd	r24, Y+1	; 0x01
    214c:	28 2f       	mov	r18, r24
    214e:	30 e0       	ldi	r19, 0x00	; 0
    2150:	8a 81       	ldd	r24, Y+2	; 0x02
    2152:	9b 81       	ldd	r25, Y+3	; 0x03
    2154:	fc 01       	movw	r30, r24
    2156:	e2 0f       	add	r30, r18
    2158:	f3 1f       	adc	r31, r19
    215a:	80 81       	ld	r24, Z
    215c:	88 23       	and	r24, r24
    215e:	39 f7       	brne	.-50     	; 0x212e <LCD_voidWriteString+0x14>
    {
        LCD_voidWriteChar(Copy_Pu8Srting[Local_u8CharCounter]);
        Local_u8CharCounter ++;
    }
}
    2160:	0f 90       	pop	r0
    2162:	0f 90       	pop	r0
    2164:	0f 90       	pop	r0
    2166:	cf 91       	pop	r28
    2168:	df 91       	pop	r29
    216a:	08 95       	ret

0000216c <LCD_u8GoToXY>:

u8 LCD_u8GoToXY(u8 Copy_u8LineNo ,u8 Copy_u8Location)
{
    216c:	df 93       	push	r29
    216e:	cf 93       	push	r28
    2170:	00 d0       	rcall	.+0      	; 0x2172 <LCD_u8GoToXY+0x6>
    2172:	00 d0       	rcall	.+0      	; 0x2174 <LCD_u8GoToXY+0x8>
    2174:	0f 92       	push	r0
    2176:	cd b7       	in	r28, 0x3d	; 61
    2178:	de b7       	in	r29, 0x3e	; 62
    217a:	8a 83       	std	Y+2, r24	; 0x02
    217c:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ReturnState = STD_TYPE_OK;
    217e:	81 e0       	ldi	r24, 0x01	; 1
    2180:	89 83       	std	Y+1, r24	; 0x01
    if(Copy_u8Location < 40)
    2182:	8b 81       	ldd	r24, Y+3	; 0x03
    2184:	88 32       	cpi	r24, 0x28	; 40
    2186:	e0 f4       	brcc	.+56     	; 0x21c0 <LCD_u8GoToXY+0x54>
    {
        switch (Copy_u8LineNo)
    2188:	8a 81       	ldd	r24, Y+2	; 0x02
    218a:	28 2f       	mov	r18, r24
    218c:	30 e0       	ldi	r19, 0x00	; 0
    218e:	3d 83       	std	Y+5, r19	; 0x05
    2190:	2c 83       	std	Y+4, r18	; 0x04
    2192:	8c 81       	ldd	r24, Y+4	; 0x04
    2194:	9d 81       	ldd	r25, Y+5	; 0x05
    2196:	81 30       	cpi	r24, 0x01	; 1
    2198:	91 05       	cpc	r25, r1
    219a:	31 f0       	breq	.+12     	; 0x21a8 <LCD_u8GoToXY+0x3c>
    219c:	2c 81       	ldd	r18, Y+4	; 0x04
    219e:	3d 81       	ldd	r19, Y+5	; 0x05
    21a0:	22 30       	cpi	r18, 0x02	; 2
    21a2:	31 05       	cpc	r19, r1
    21a4:	31 f0       	breq	.+12     	; 0x21b2 <LCD_u8GoToXY+0x46>
    21a6:	0a c0       	rjmp	.+20     	; 0x21bc <LCD_u8GoToXY+0x50>
        {
            case LCD_u8_LINE1 : LCD_voidWriteCmnd(Copy_u8Location + 0x80 );break;           
    21a8:	8b 81       	ldd	r24, Y+3	; 0x03
    21aa:	80 58       	subi	r24, 0x80	; 128
    21ac:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    21b0:	08 c0       	rjmp	.+16     	; 0x21c2 <LCD_u8GoToXY+0x56>
            case LCD_u8_LINE2 : LCD_voidWriteCmnd(Copy_u8Location + 0xC0 );break;  
    21b2:	8b 81       	ldd	r24, Y+3	; 0x03
    21b4:	80 54       	subi	r24, 0x40	; 64
    21b6:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    21ba:	03 c0       	rjmp	.+6      	; 0x21c2 <LCD_u8GoToXY+0x56>
            default           : Local_u8ReturnState = STD_TYPE_NOK;        break;
    21bc:	19 82       	std	Y+1, r1	; 0x01
    21be:	01 c0       	rjmp	.+2      	; 0x21c2 <LCD_u8GoToXY+0x56>
        }
    }
    else
    {
        Local_u8ReturnState = STD_TYPE_NOK; 
    21c0:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ReturnState;
    21c2:	89 81       	ldd	r24, Y+1	; 0x01
    0x00 : first location in line 1
    0x40 (64) : first location in line 2
    when we represent these nummbers in the stars of IR this will result the 
    instructions above 
    */
}
    21c4:	0f 90       	pop	r0
    21c6:	0f 90       	pop	r0
    21c8:	0f 90       	pop	r0
    21ca:	0f 90       	pop	r0
    21cc:	0f 90       	pop	r0
    21ce:	cf 91       	pop	r28
    21d0:	df 91       	pop	r29
    21d2:	08 95       	ret

000021d4 <LCD_voidShift>:

void LCD_voidShift(u8 Copy_u8ShiftDirection,u8 Copy_u8NumOfTimes)
{
    21d4:	df 93       	push	r29
    21d6:	cf 93       	push	r28
    21d8:	00 d0       	rcall	.+0      	; 0x21da <LCD_voidShift+0x6>
    21da:	00 d0       	rcall	.+0      	; 0x21dc <LCD_voidShift+0x8>
    21dc:	0f 92       	push	r0
    21de:	cd b7       	in	r28, 0x3d	; 61
    21e0:	de b7       	in	r29, 0x3e	; 62
    21e2:	8a 83       	std	Y+2, r24	; 0x02
    21e4:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8Counter = 0;
    21e6:	19 82       	std	Y+1, r1	; 0x01
    for(Local_u8Counter =0;Local_u8Counter<Copy_u8NumOfTimes;Copy_u8NumOfTimes++)
    21e8:	19 82       	std	Y+1, r1	; 0x01
    21ea:	19 c0       	rjmp	.+50     	; 0x221e <LCD_voidShift+0x4a>
    {
        switch (Copy_u8ShiftDirection)
    21ec:	8a 81       	ldd	r24, Y+2	; 0x02
    21ee:	28 2f       	mov	r18, r24
    21f0:	30 e0       	ldi	r19, 0x00	; 0
    21f2:	3d 83       	std	Y+5, r19	; 0x05
    21f4:	2c 83       	std	Y+4, r18	; 0x04
    21f6:	8c 81       	ldd	r24, Y+4	; 0x04
    21f8:	9d 81       	ldd	r25, Y+5	; 0x05
    21fa:	00 97       	sbiw	r24, 0x00	; 0
    21fc:	31 f0       	breq	.+12     	; 0x220a <LCD_voidShift+0x36>
    21fe:	2c 81       	ldd	r18, Y+4	; 0x04
    2200:	3d 81       	ldd	r19, Y+5	; 0x05
    2202:	21 30       	cpi	r18, 0x01	; 1
    2204:	31 05       	cpc	r19, r1
    2206:	29 f0       	breq	.+10     	; 0x2212 <LCD_voidShift+0x3e>
    2208:	07 c0       	rjmp	.+14     	; 0x2218 <LCD_voidShift+0x44>
        {
        case LCD_Right:LCD_voidWriteCmnd(0b00011100) ;break;
    220a:	8c e1       	ldi	r24, 0x1C	; 28
    220c:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    2210:	03 c0       	rjmp	.+6      	; 0x2218 <LCD_voidShift+0x44>
        case LCD_Left :LCD_voidWriteCmnd(0b00011000) ;break;
    2212:	88 e1       	ldi	r24, 0x18	; 24
    2214:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
}

void LCD_voidShift(u8 Copy_u8ShiftDirection,u8 Copy_u8NumOfTimes)
{
    u8 Local_u8Counter = 0;
    for(Local_u8Counter =0;Local_u8Counter<Copy_u8NumOfTimes;Copy_u8NumOfTimes++)
    2218:	8b 81       	ldd	r24, Y+3	; 0x03
    221a:	8f 5f       	subi	r24, 0xFF	; 255
    221c:	8b 83       	std	Y+3, r24	; 0x03
    221e:	99 81       	ldd	r25, Y+1	; 0x01
    2220:	8b 81       	ldd	r24, Y+3	; 0x03
    2222:	98 17       	cp	r25, r24
    2224:	18 f3       	brcs	.-58     	; 0x21ec <LCD_voidShift+0x18>
        case LCD_Right:LCD_voidWriteCmnd(0b00011100) ;break;
        case LCD_Left :LCD_voidWriteCmnd(0b00011000) ;break;
        _delay_ms(1);
        }
    }
}
    2226:	0f 90       	pop	r0
    2228:	0f 90       	pop	r0
    222a:	0f 90       	pop	r0
    222c:	0f 90       	pop	r0
    222e:	0f 90       	pop	r0
    2230:	cf 91       	pop	r28
    2232:	df 91       	pop	r29
    2234:	08 95       	ret

00002236 <LCD_voidXYString>:

void LCD_voidXYString(u8 Copy_u8LineNo ,u8 Copy_u8Location,u8 *Copy_Pu8Srting)
{
    2236:	df 93       	push	r29
    2238:	cf 93       	push	r28
    223a:	00 d0       	rcall	.+0      	; 0x223c <LCD_voidXYString+0x6>
    223c:	00 d0       	rcall	.+0      	; 0x223e <LCD_voidXYString+0x8>
    223e:	cd b7       	in	r28, 0x3d	; 61
    2240:	de b7       	in	r29, 0x3e	; 62
    2242:	89 83       	std	Y+1, r24	; 0x01
    2244:	6a 83       	std	Y+2, r22	; 0x02
    2246:	5c 83       	std	Y+4, r21	; 0x04
    2248:	4b 83       	std	Y+3, r20	; 0x03
    LCD_u8GoToXY(Copy_u8LineNo,Copy_u8Location);
    224a:	89 81       	ldd	r24, Y+1	; 0x01
    224c:	6a 81       	ldd	r22, Y+2	; 0x02
    224e:	0e 94 b6 10 	call	0x216c	; 0x216c <LCD_u8GoToXY>
    LCD_voidWriteString(Copy_Pu8Srting);
    2252:	8b 81       	ldd	r24, Y+3	; 0x03
    2254:	9c 81       	ldd	r25, Y+4	; 0x04
    2256:	0e 94 8d 10 	call	0x211a	; 0x211a <LCD_voidWriteString>
}
    225a:	0f 90       	pop	r0
    225c:	0f 90       	pop	r0
    225e:	0f 90       	pop	r0
    2260:	0f 90       	pop	r0
    2262:	cf 91       	pop	r28
    2264:	df 91       	pop	r29
    2266:	08 95       	ret

00002268 <LCD_u8WriteSpecialChar>:

u8 LCD_u8WriteSpecialChar(u8 Copy_u8CharIndex,u8 *Copy_Au8Char)
{
    2268:	df 93       	push	r29
    226a:	cf 93       	push	r28
    226c:	cd b7       	in	r28, 0x3d	; 61
    226e:	de b7       	in	r29, 0x3e	; 62
    2270:	27 97       	sbiw	r28, 0x07	; 7
    2272:	0f b6       	in	r0, 0x3f	; 63
    2274:	f8 94       	cli
    2276:	de bf       	out	0x3e, r29	; 62
    2278:	0f be       	out	0x3f, r0	; 63
    227a:	cd bf       	out	0x3d, r28	; 61
    227c:	8b 83       	std	Y+3, r24	; 0x03
    227e:	7d 83       	std	Y+5, r23	; 0x05
    2280:	6c 83       	std	Y+4, r22	; 0x04
    u8 Local_u8ReturnState = STD_TYPE_OK;
    2282:	81 e0       	ldi	r24, 0x01	; 1
    2284:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8Conter = 0;
    2286:	19 82       	std	Y+1, r1	; 0x01
    /*choose the place in CGRAM to write your special character*/
    switch (Copy_u8CharIndex)
    2288:	8b 81       	ldd	r24, Y+3	; 0x03
    228a:	28 2f       	mov	r18, r24
    228c:	30 e0       	ldi	r19, 0x00	; 0
    228e:	3f 83       	std	Y+7, r19	; 0x07
    2290:	2e 83       	std	Y+6, r18	; 0x06
    2292:	8e 81       	ldd	r24, Y+6	; 0x06
    2294:	9f 81       	ldd	r25, Y+7	; 0x07
    2296:	83 30       	cpi	r24, 0x03	; 3
    2298:	91 05       	cpc	r25, r1
    229a:	a9 f1       	breq	.+106    	; 0x2306 <LCD_u8WriteSpecialChar+0x9e>
    229c:	2e 81       	ldd	r18, Y+6	; 0x06
    229e:	3f 81       	ldd	r19, Y+7	; 0x07
    22a0:	24 30       	cpi	r18, 0x04	; 4
    22a2:	31 05       	cpc	r19, r1
    22a4:	7c f4       	brge	.+30     	; 0x22c4 <LCD_u8WriteSpecialChar+0x5c>
    22a6:	8e 81       	ldd	r24, Y+6	; 0x06
    22a8:	9f 81       	ldd	r25, Y+7	; 0x07
    22aa:	81 30       	cpi	r24, 0x01	; 1
    22ac:	91 05       	cpc	r25, r1
    22ae:	19 f1       	breq	.+70     	; 0x22f6 <LCD_u8WriteSpecialChar+0x8e>
    22b0:	2e 81       	ldd	r18, Y+6	; 0x06
    22b2:	3f 81       	ldd	r19, Y+7	; 0x07
    22b4:	22 30       	cpi	r18, 0x02	; 2
    22b6:	31 05       	cpc	r19, r1
    22b8:	14 f5       	brge	.+68     	; 0x22fe <LCD_u8WriteSpecialChar+0x96>
    22ba:	8e 81       	ldd	r24, Y+6	; 0x06
    22bc:	9f 81       	ldd	r25, Y+7	; 0x07
    22be:	00 97       	sbiw	r24, 0x00	; 0
    22c0:	b1 f0       	breq	.+44     	; 0x22ee <LCD_u8WriteSpecialChar+0x86>
    22c2:	35 c0       	rjmp	.+106    	; 0x232e <LCD_u8WriteSpecialChar+0xc6>
    22c4:	2e 81       	ldd	r18, Y+6	; 0x06
    22c6:	3f 81       	ldd	r19, Y+7	; 0x07
    22c8:	25 30       	cpi	r18, 0x05	; 5
    22ca:	31 05       	cpc	r19, r1
    22cc:	21 f1       	breq	.+72     	; 0x2316 <LCD_u8WriteSpecialChar+0xae>
    22ce:	8e 81       	ldd	r24, Y+6	; 0x06
    22d0:	9f 81       	ldd	r25, Y+7	; 0x07
    22d2:	85 30       	cpi	r24, 0x05	; 5
    22d4:	91 05       	cpc	r25, r1
    22d6:	dc f0       	brlt	.+54     	; 0x230e <LCD_u8WriteSpecialChar+0xa6>
    22d8:	2e 81       	ldd	r18, Y+6	; 0x06
    22da:	3f 81       	ldd	r19, Y+7	; 0x07
    22dc:	26 30       	cpi	r18, 0x06	; 6
    22de:	31 05       	cpc	r19, r1
    22e0:	f1 f0       	breq	.+60     	; 0x231e <LCD_u8WriteSpecialChar+0xb6>
    22e2:	8e 81       	ldd	r24, Y+6	; 0x06
    22e4:	9f 81       	ldd	r25, Y+7	; 0x07
    22e6:	87 30       	cpi	r24, 0x07	; 7
    22e8:	91 05       	cpc	r25, r1
    22ea:	e9 f0       	breq	.+58     	; 0x2326 <LCD_u8WriteSpecialChar+0xbe>
    22ec:	20 c0       	rjmp	.+64     	; 0x232e <LCD_u8WriteSpecialChar+0xc6>
    {
    case LCD_u8_SPECHIAL0: LCD_voidWriteCmnd(0b01000000); break;
    22ee:	80 e4       	ldi	r24, 0x40	; 64
    22f0:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    22f4:	1d c0       	rjmp	.+58     	; 0x2330 <LCD_u8WriteSpecialChar+0xc8>
    case LCD_u8_SPECHIAL1: LCD_voidWriteCmnd(0b01001000); break;
    22f6:	88 e4       	ldi	r24, 0x48	; 72
    22f8:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    22fc:	19 c0       	rjmp	.+50     	; 0x2330 <LCD_u8WriteSpecialChar+0xc8>
    case LCD_u8_SPECHIAL2: LCD_voidWriteCmnd(0b01010000); break;
    22fe:	80 e5       	ldi	r24, 0x50	; 80
    2300:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    2304:	15 c0       	rjmp	.+42     	; 0x2330 <LCD_u8WriteSpecialChar+0xc8>
    case LCD_u8_SPECHIAL3: LCD_voidWriteCmnd(0b01011000); break;
    2306:	88 e5       	ldi	r24, 0x58	; 88
    2308:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    230c:	11 c0       	rjmp	.+34     	; 0x2330 <LCD_u8WriteSpecialChar+0xc8>
    case LCD_u8_SPECHIAL4: LCD_voidWriteCmnd(0b01100000); break;
    230e:	80 e6       	ldi	r24, 0x60	; 96
    2310:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    2314:	0d c0       	rjmp	.+26     	; 0x2330 <LCD_u8WriteSpecialChar+0xc8>
    case LCD_u8_SPECHIAL5: LCD_voidWriteCmnd(0b01101000); break;
    2316:	88 e6       	ldi	r24, 0x68	; 104
    2318:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    231c:	09 c0       	rjmp	.+18     	; 0x2330 <LCD_u8WriteSpecialChar+0xc8>
    case LCD_u8_SPECHIAL6: LCD_voidWriteCmnd(0b01110000); break;
    231e:	80 e7       	ldi	r24, 0x70	; 112
    2320:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    2324:	05 c0       	rjmp	.+10     	; 0x2330 <LCD_u8WriteSpecialChar+0xc8>
    case LCD_u8_SPECHIAL7: LCD_voidWriteCmnd(0b01111000); break;
    2326:	88 e7       	ldi	r24, 0x78	; 120
    2328:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_voidWriteCmnd>
    232c:	01 c0       	rjmp	.+2      	; 0x2330 <LCD_u8WriteSpecialChar+0xc8>
    default:Local_u8ReturnState = STD_TYPE_NOK; break;
    232e:	1a 82       	std	Y+2, r1	; 0x02
    }
    /*write the char represented by array of u8 to CGRAM*/
    for (Local_u8Conter=0;Local_u8Conter<8;Local_u8Conter++)
    2330:	19 82       	std	Y+1, r1	; 0x01
    2332:	0e c0       	rjmp	.+28     	; 0x2350 <LCD_u8WriteSpecialChar+0xe8>
    {
        LCD_voidWriteChar(Copy_Au8Char[Local_u8Conter]);   
    2334:	89 81       	ldd	r24, Y+1	; 0x01
    2336:	28 2f       	mov	r18, r24
    2338:	30 e0       	ldi	r19, 0x00	; 0
    233a:	8c 81       	ldd	r24, Y+4	; 0x04
    233c:	9d 81       	ldd	r25, Y+5	; 0x05
    233e:	fc 01       	movw	r30, r24
    2340:	e2 0f       	add	r30, r18
    2342:	f3 1f       	adc	r31, r19
    2344:	80 81       	ld	r24, Z
    2346:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <LCD_voidWriteChar>
    case LCD_u8_SPECHIAL6: LCD_voidWriteCmnd(0b01110000); break;
    case LCD_u8_SPECHIAL7: LCD_voidWriteCmnd(0b01111000); break;
    default:Local_u8ReturnState = STD_TYPE_NOK; break;
    }
    /*write the char represented by array of u8 to CGRAM*/
    for (Local_u8Conter=0;Local_u8Conter<8;Local_u8Conter++)
    234a:	89 81       	ldd	r24, Y+1	; 0x01
    234c:	8f 5f       	subi	r24, 0xFF	; 255
    234e:	89 83       	std	Y+1, r24	; 0x01
    2350:	89 81       	ldd	r24, Y+1	; 0x01
    2352:	88 30       	cpi	r24, 0x08	; 8
    2354:	78 f3       	brcs	.-34     	; 0x2334 <LCD_u8WriteSpecialChar+0xcc>
    {
        LCD_voidWriteChar(Copy_Au8Char[Local_u8Conter]);   
    }
    return Local_u8ReturnState;
    2356:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2358:	27 96       	adiw	r28, 0x07	; 7
    235a:	0f b6       	in	r0, 0x3f	; 63
    235c:	f8 94       	cli
    235e:	de bf       	out	0x3e, r29	; 62
    2360:	0f be       	out	0x3f, r0	; 63
    2362:	cd bf       	out	0x3d, r28	; 61
    2364:	cf 91       	pop	r28
    2366:	df 91       	pop	r29
    2368:	08 95       	ret

0000236a <Num_u16ToString>:

void Num_u16ToString(u16 Copu_u16Num, u8 *Copu_Au8Str)
{
    236a:	df 93       	push	r29
    236c:	cf 93       	push	r28
    236e:	00 d0       	rcall	.+0      	; 0x2370 <Num_u16ToString+0x6>
    2370:	00 d0       	rcall	.+0      	; 0x2372 <Num_u16ToString+0x8>
    2372:	cd b7       	in	r28, 0x3d	; 61
    2374:	de b7       	in	r29, 0x3e	; 62
    2376:	9a 83       	std	Y+2, r25	; 0x02
    2378:	89 83       	std	Y+1, r24	; 0x01
    237a:	7c 83       	std	Y+4, r23	; 0x04
    237c:	6b 83       	std	Y+3, r22	; 0x03
    sprintf(Copu_Au8Str, "%d", Copu_u16Num);
    237e:	00 d0       	rcall	.+0      	; 0x2380 <Num_u16ToString+0x16>
    2380:	00 d0       	rcall	.+0      	; 0x2382 <Num_u16ToString+0x18>
    2382:	00 d0       	rcall	.+0      	; 0x2384 <Num_u16ToString+0x1a>
    2384:	ed b7       	in	r30, 0x3d	; 61
    2386:	fe b7       	in	r31, 0x3e	; 62
    2388:	31 96       	adiw	r30, 0x01	; 1
    238a:	8b 81       	ldd	r24, Y+3	; 0x03
    238c:	9c 81       	ldd	r25, Y+4	; 0x04
    238e:	91 83       	std	Z+1, r25	; 0x01
    2390:	80 83       	st	Z, r24
    2392:	80 e0       	ldi	r24, 0x00	; 0
    2394:	91 e0       	ldi	r25, 0x01	; 1
    2396:	93 83       	std	Z+3, r25	; 0x03
    2398:	82 83       	std	Z+2, r24	; 0x02
    239a:	89 81       	ldd	r24, Y+1	; 0x01
    239c:	9a 81       	ldd	r25, Y+2	; 0x02
    239e:	95 83       	std	Z+5, r25	; 0x05
    23a0:	84 83       	std	Z+4, r24	; 0x04
    23a2:	0e 94 08 13 	call	0x2610	; 0x2610 <sprintf>
    23a6:	8d b7       	in	r24, 0x3d	; 61
    23a8:	9e b7       	in	r25, 0x3e	; 62
    23aa:	06 96       	adiw	r24, 0x06	; 6
    23ac:	0f b6       	in	r0, 0x3f	; 63
    23ae:	f8 94       	cli
    23b0:	9e bf       	out	0x3e, r25	; 62
    23b2:	0f be       	out	0x3f, r0	; 63
    23b4:	8d bf       	out	0x3d, r24	; 61
}
    23b6:	0f 90       	pop	r0
    23b8:	0f 90       	pop	r0
    23ba:	0f 90       	pop	r0
    23bc:	0f 90       	pop	r0
    23be:	cf 91       	pop	r28
    23c0:	df 91       	pop	r29
    23c2:	08 95       	ret

000023c4 <LCD_voidWriteNumber>:

void LCD_voidWriteNumber(u16 Copy_u16Num)
{
    23c4:	df 93       	push	r29
    23c6:	cf 93       	push	r28
    23c8:	cd b7       	in	r28, 0x3d	; 61
    23ca:	de b7       	in	r29, 0x3e	; 62
    23cc:	2c 97       	sbiw	r28, 0x0c	; 12
    23ce:	0f b6       	in	r0, 0x3f	; 63
    23d0:	f8 94       	cli
    23d2:	de bf       	out	0x3e, r29	; 62
    23d4:	0f be       	out	0x3f, r0	; 63
    23d6:	cd bf       	out	0x3d, r28	; 61
    23d8:	9c 87       	std	Y+12, r25	; 0x0c
    23da:	8b 87       	std	Y+11, r24	; 0x0b
    u8 Local_u8Buffer[10];
    Num_u16ToString(Copy_u16Num,Local_u8Buffer);
    23dc:	8b 85       	ldd	r24, Y+11	; 0x0b
    23de:	9c 85       	ldd	r25, Y+12	; 0x0c
    23e0:	9e 01       	movw	r18, r28
    23e2:	2f 5f       	subi	r18, 0xFF	; 255
    23e4:	3f 4f       	sbci	r19, 0xFF	; 255
    23e6:	b9 01       	movw	r22, r18
    23e8:	0e 94 b5 11 	call	0x236a	; 0x236a <Num_u16ToString>
    LCD_voidWriteString(Local_u8Buffer);
    23ec:	ce 01       	movw	r24, r28
    23ee:	01 96       	adiw	r24, 0x01	; 1
    23f0:	0e 94 8d 10 	call	0x211a	; 0x211a <LCD_voidWriteString>
}
    23f4:	2c 96       	adiw	r28, 0x0c	; 12
    23f6:	0f b6       	in	r0, 0x3f	; 63
    23f8:	f8 94       	cli
    23fa:	de bf       	out	0x3e, r29	; 62
    23fc:	0f be       	out	0x3f, r0	; 63
    23fe:	cd bf       	out	0x3d, r28	; 61
    2400:	cf 91       	pop	r28
    2402:	df 91       	pop	r29
    2404:	08 95       	ret

00002406 <UART_voidInit>:
#include "UART_interface.h"

#define NONBLOCKONG_TIME_OUT    5000

void UART_voidInit(void)
{
    2406:	df 93       	push	r29
    2408:	cf 93       	push	r28
    240a:	0f 92       	push	r0
    240c:	cd b7       	in	r28, 0x3d	; 61
    240e:	de b7       	in	r29, 0x3e	; 62
    u8 local_u8Temp =0;
    2410:	19 82       	std	Y+1, r1	; 0x01
    #if(UART_BAUD_RATE == UART_SPEED_2400)
    UART_UBRROL = 416;
    #elif(UART_BAUD_RATE == UART_SPEED_4800)
    UART_UBRROL = 207;
    #elif(UART_BAUD_RATE == UART_SPEED_9600)
    UART_UBRROL = 103;
    2412:	e4 ec       	ldi	r30, 0xC4	; 196
    2414:	f0 e0       	ldi	r31, 0x00	; 0
    2416:	87 e6       	ldi	r24, 0x67	; 103
    2418:	90 e0       	ldi	r25, 0x00	; 0
    241a:	91 83       	std	Z+1, r25	; 0x01
    241c:	80 83       	st	Z, r24
    #endif

    /*normal speed*/
    //CLR_BIT(local_u8Temp,1);
    /*this line is because bit 2 , 3 & 4 must be zero when we write to this reg*/
    UART_UCSROA=local_u8Temp;
    241e:	e0 ec       	ldi	r30, 0xC0	; 192
    2420:	f0 e0       	ldi	r31, 0x00	; 0
    2422:	89 81       	ldd	r24, Y+1	; 0x01
    2424:	80 83       	st	Z, r24
    #elif (UART_CHAR_SIZE == UART_Frame_6)
    CLR_BIT(UART_UCSROB,2);     CLR_BIT(UART_UCSROC,2);     SET_BIT(UART_UCSROC,1);
    #elif (UART_CHAR_SIZE == UART_Frame_7)
    CLR_BIT(UART_UCSROB,2);     SET_BIT(UART_UCSROC,2);     CLR_BIT(UART_UCSROC,1);
    #elif (UART_CHAR_SIZE == UART_Frame_8)
    CLR_BIT(UART_UCSROB,2);     SET_BIT(UART_UCSROC,2);     SET_BIT(UART_UCSROC,1);
    2426:	a1 ec       	ldi	r26, 0xC1	; 193
    2428:	b0 e0       	ldi	r27, 0x00	; 0
    242a:	e1 ec       	ldi	r30, 0xC1	; 193
    242c:	f0 e0       	ldi	r31, 0x00	; 0
    242e:	80 81       	ld	r24, Z
    2430:	8b 7f       	andi	r24, 0xFB	; 251
    2432:	8c 93       	st	X, r24
    2434:	a2 ec       	ldi	r26, 0xC2	; 194
    2436:	b0 e0       	ldi	r27, 0x00	; 0
    2438:	e2 ec       	ldi	r30, 0xC2	; 194
    243a:	f0 e0       	ldi	r31, 0x00	; 0
    243c:	80 81       	ld	r24, Z
    243e:	84 60       	ori	r24, 0x04	; 4
    2440:	8c 93       	st	X, r24
    2442:	a2 ec       	ldi	r26, 0xC2	; 194
    2444:	b0 e0       	ldi	r27, 0x00	; 0
    2446:	e2 ec       	ldi	r30, 0xC2	; 194
    2448:	f0 e0       	ldi	r31, 0x00	; 0
    244a:	80 81       	ld	r24, Z
    244c:	82 60       	ori	r24, 0x02	; 2
    244e:	8c 93       	st	X, r24
    #elif (UART_CHAR_SIZE == UART_Frame_9)
    SET_BIT(UART_UCSROB,2);     SET_BIT(UART_UCSROC,2);     SET_BIT(UART_UCSROC,1);

    #endif
    /*enable EX and RX*/
    SET_BIT(UART_UCSROB,3);
    2450:	a1 ec       	ldi	r26, 0xC1	; 193
    2452:	b0 e0       	ldi	r27, 0x00	; 0
    2454:	e1 ec       	ldi	r30, 0xC1	; 193
    2456:	f0 e0       	ldi	r31, 0x00	; 0
    2458:	80 81       	ld	r24, Z
    245a:	88 60       	ori	r24, 0x08	; 8
    245c:	8c 93       	st	X, r24
    SET_BIT(UART_UCSROB,4);
    245e:	a1 ec       	ldi	r26, 0xC1	; 193
    2460:	b0 e0       	ldi	r27, 0x00	; 0
    2462:	e1 ec       	ldi	r30, 0xC1	; 193
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	80 81       	ld	r24, Z
    2468:	80 61       	ori	r24, 0x10	; 16
    246a:	8c 93       	st	X, r24

    /*select async operation*/
    #if  (UART_MODE == UART_ASYNC)
    CLR_BIT(UART_UCSROC,7);     CLR_BIT(UART_UCSROC,6);
    246c:	a2 ec       	ldi	r26, 0xC2	; 194
    246e:	b0 e0       	ldi	r27, 0x00	; 0
    2470:	e2 ec       	ldi	r30, 0xC2	; 194
    2472:	f0 e0       	ldi	r31, 0x00	; 0
    2474:	80 81       	ld	r24, Z
    2476:	8f 77       	andi	r24, 0x7F	; 127
    2478:	8c 93       	st	X, r24
    247a:	a2 ec       	ldi	r26, 0xC2	; 194
    247c:	b0 e0       	ldi	r27, 0x00	; 0
    247e:	e2 ec       	ldi	r30, 0xC2	; 194
    2480:	f0 e0       	ldi	r31, 0x00	; 0
    2482:	80 81       	ld	r24, Z
    2484:	8f 7b       	andi	r24, 0xBF	; 191
    2486:	8c 93       	st	X, r24
    SET_BIT(UART_UCSROC,7);     SET_BIT(UART_UCSROC,6);
    #endif

    /*parity bit*/
    #if(UART_PB == PB_DISABLE)
    CLR_BIT(UART_UCSROC,5);     CLR_BIT(UART_UCSROC,4);
    2488:	a2 ec       	ldi	r26, 0xC2	; 194
    248a:	b0 e0       	ldi	r27, 0x00	; 0
    248c:	e2 ec       	ldi	r30, 0xC2	; 194
    248e:	f0 e0       	ldi	r31, 0x00	; 0
    2490:	80 81       	ld	r24, Z
    2492:	8f 7d       	andi	r24, 0xDF	; 223
    2494:	8c 93       	st	X, r24
    2496:	a2 ec       	ldi	r26, 0xC2	; 194
    2498:	b0 e0       	ldi	r27, 0x00	; 0
    249a:	e2 ec       	ldi	r30, 0xC2	; 194
    249c:	f0 e0       	ldi	r31, 0x00	; 0
    249e:	80 81       	ld	r24, Z
    24a0:	8f 7e       	andi	r24, 0xEF	; 239
    24a2:	8c 93       	st	X, r24
    SET_BIT(UART_UCSROC,5);     SET_BIT(UART_UCSROC,4);
    #endif
    
    /*enable 2 stop bits*/
    #if(UART_SB_NO == UART_SB_2)
    SET_BIT(UART_UCSROC,3);
    24a4:	a2 ec       	ldi	r26, 0xC2	; 194
    24a6:	b0 e0       	ldi	r27, 0x00	; 0
    24a8:	e2 ec       	ldi	r30, 0xC2	; 194
    24aa:	f0 e0       	ldi	r31, 0x00	; 0
    24ac:	80 81       	ld	r24, Z
    24ae:	88 60       	ori	r24, 0x08	; 8
    24b0:	8c 93       	st	X, r24
    #elif(UART_SB_NO == UART_SB_1)
    CLR_BIT(UART_UCSROC,3);
    #endif

}
    24b2:	0f 90       	pop	r0
    24b4:	cf 91       	pop	r28
    24b6:	df 91       	pop	r29
    24b8:	08 95       	ret

000024ba <UART_u8SendsyncByte>:

void UART_u8SendsyncByte(u8 Copy_u8DataByte)
{
    24ba:	df 93       	push	r29
    24bc:	cf 93       	push	r28
    24be:	00 d0       	rcall	.+0      	; 0x24c0 <UART_u8SendsyncByte+0x6>
    24c0:	0f 92       	push	r0
    24c2:	cd b7       	in	r28, 0x3d	; 61
    24c4:	de b7       	in	r29, 0x3e	; 62
    24c6:	8b 83       	std	Y+3, r24	; 0x03

    u16 Local_u8_TUpCnt = 0;
    24c8:	1a 82       	std	Y+2, r1	; 0x02
    24ca:	19 82       	std	Y+1, r1	; 0x01
    24cc:	05 c0       	rjmp	.+10     	; 0x24d8 <UART_u8SendsyncByte+0x1e>
    /*check that TX is empty :  UDRE bit*/
    while((GET_BIT(UART_UCSROA,5)==0)&& (Local_u8_TUpCnt<NONBLOCKONG_TIME_OUT) )
    {
        Local_u8_TUpCnt++;
    24ce:	89 81       	ldd	r24, Y+1	; 0x01
    24d0:	9a 81       	ldd	r25, Y+2	; 0x02
    24d2:	01 96       	adiw	r24, 0x01	; 1
    24d4:	9a 83       	std	Y+2, r25	; 0x02
    24d6:	89 83       	std	Y+1, r24	; 0x01
void UART_u8SendsyncByte(u8 Copy_u8DataByte)
{

    u16 Local_u8_TUpCnt = 0;
    /*check that TX is empty :  UDRE bit*/
    while((GET_BIT(UART_UCSROA,5)==0)&& (Local_u8_TUpCnt<NONBLOCKONG_TIME_OUT) )
    24d8:	e0 ec       	ldi	r30, 0xC0	; 192
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	80 81       	ld	r24, Z
    24de:	82 95       	swap	r24
    24e0:	86 95       	lsr	r24
    24e2:	87 70       	andi	r24, 0x07	; 7
    24e4:	88 2f       	mov	r24, r24
    24e6:	90 e0       	ldi	r25, 0x00	; 0
    24e8:	81 70       	andi	r24, 0x01	; 1
    24ea:	90 70       	andi	r25, 0x00	; 0
    24ec:	00 97       	sbiw	r24, 0x00	; 0
    24ee:	31 f4       	brne	.+12     	; 0x24fc <UART_u8SendsyncByte+0x42>
    24f0:	89 81       	ldd	r24, Y+1	; 0x01
    24f2:	9a 81       	ldd	r25, Y+2	; 0x02
    24f4:	23 e1       	ldi	r18, 0x13	; 19
    24f6:	88 38       	cpi	r24, 0x88	; 136
    24f8:	92 07       	cpc	r25, r18
    24fa:	48 f3       	brcs	.-46     	; 0x24ce <UART_u8SendsyncByte+0x14>
    {
        Local_u8_TUpCnt++;
    }
    /*write data to TX reg*/
    UART_UDRO = Copy_u8DataByte;
    24fc:	e6 ec       	ldi	r30, 0xC6	; 198
    24fe:	f0 e0       	ldi	r31, 0x00	; 0
    2500:	8b 81       	ldd	r24, Y+3	; 0x03
    2502:	80 83       	st	Z, r24

}
    2504:	0f 90       	pop	r0
    2506:	0f 90       	pop	r0
    2508:	0f 90       	pop	r0
    250a:	cf 91       	pop	r28
    250c:	df 91       	pop	r29
    250e:	08 95       	ret

00002510 <UART_u8ReceivesyncByte>:

u8 UART_u8ReceivesyncByte(u8 * Copy_Pu8RecDataByte)
{
    2510:	df 93       	push	r29
    2512:	cf 93       	push	r28
    2514:	00 d0       	rcall	.+0      	; 0x2516 <UART_u8ReceivesyncByte+0x6>
    2516:	00 d0       	rcall	.+0      	; 0x2518 <UART_u8ReceivesyncByte+0x8>
    2518:	0f 92       	push	r0
    251a:	cd b7       	in	r28, 0x3d	; 61
    251c:	de b7       	in	r29, 0x3e	; 62
    251e:	9d 83       	std	Y+5, r25	; 0x05
    2520:	8c 83       	std	Y+4, r24	; 0x04

    u8 local_u8ReturnState = STD_TYPE_OK;
    2522:	81 e0       	ldi	r24, 0x01	; 1
    2524:	8b 83       	std	Y+3, r24	; 0x03
    u16 Local_u8_TUpCnt = 0;
    2526:	1a 82       	std	Y+2, r1	; 0x02
    2528:	19 82       	std	Y+1, r1	; 0x01
    if (Copy_Pu8RecDataByte != NULL)
    252a:	8c 81       	ldd	r24, Y+4	; 0x04
    252c:	9d 81       	ldd	r25, Y+5	; 0x05
    252e:	00 97       	sbiw	r24, 0x00	; 0
    2530:	c1 f0       	breq	.+48     	; 0x2562 <UART_u8ReceivesyncByte+0x52>
    2532:	05 c0       	rjmp	.+10     	; 0x253e <UART_u8ReceivesyncByte+0x2e>
    {
        /*check that USART Receive Complete :  RXCn bit*/
        while((GET_BIT(UART_UCSROA,7)==0)&& (Local_u8_TUpCnt<NONBLOCKONG_TIME_OUT) )
        {
            Local_u8_TUpCnt++;
    2534:	89 81       	ldd	r24, Y+1	; 0x01
    2536:	9a 81       	ldd	r25, Y+2	; 0x02
    2538:	01 96       	adiw	r24, 0x01	; 1
    253a:	9a 83       	std	Y+2, r25	; 0x02
    253c:	89 83       	std	Y+1, r24	; 0x01
    u8 local_u8ReturnState = STD_TYPE_OK;
    u16 Local_u8_TUpCnt = 0;
    if (Copy_Pu8RecDataByte != NULL)
    {
        /*check that USART Receive Complete :  RXCn bit*/
        while((GET_BIT(UART_UCSROA,7)==0)&& (Local_u8_TUpCnt<NONBLOCKONG_TIME_OUT) )
    253e:	e0 ec       	ldi	r30, 0xC0	; 192
    2540:	f0 e0       	ldi	r31, 0x00	; 0
    2542:	80 81       	ld	r24, Z
    2544:	88 23       	and	r24, r24
    2546:	34 f0       	brlt	.+12     	; 0x2554 <UART_u8ReceivesyncByte+0x44>
    2548:	89 81       	ldd	r24, Y+1	; 0x01
    254a:	9a 81       	ldd	r25, Y+2	; 0x02
    254c:	23 e1       	ldi	r18, 0x13	; 19
    254e:	88 38       	cpi	r24, 0x88	; 136
    2550:	92 07       	cpc	r25, r18
    2552:	80 f3       	brcs	.-32     	; 0x2534 <UART_u8ReceivesyncByte+0x24>
        {
            Local_u8_TUpCnt++;
        }
        /*read the received data*/
        *Copy_Pu8RecDataByte = UART_UDRO ;
    2554:	e6 ec       	ldi	r30, 0xC6	; 198
    2556:	f0 e0       	ldi	r31, 0x00	; 0
    2558:	80 81       	ld	r24, Z
    255a:	ec 81       	ldd	r30, Y+4	; 0x04
    255c:	fd 81       	ldd	r31, Y+5	; 0x05
    255e:	80 83       	st	Z, r24
    2560:	01 c0       	rjmp	.+2      	; 0x2564 <UART_u8ReceivesyncByte+0x54>
    }
    else
    {
        local_u8ReturnState = STD_TYPE_NOK;
    2562:	1b 82       	std	Y+3, r1	; 0x03
    }
    return local_u8ReturnState;
    2564:	8b 81       	ldd	r24, Y+3	; 0x03
}
    2566:	0f 90       	pop	r0
    2568:	0f 90       	pop	r0
    256a:	0f 90       	pop	r0
    256c:	0f 90       	pop	r0
    256e:	0f 90       	pop	r0
    2570:	cf 91       	pop	r28
    2572:	df 91       	pop	r29
    2574:	08 95       	ret

00002576 <main>:
#include "UART_interface.h"



int main(void)
{
    2576:	df 93       	push	r29
    2578:	cf 93       	push	r28
    257a:	0f 92       	push	r0
    257c:	cd b7       	in	r28, 0x3d	; 61
    257e:	de b7       	in	r29, 0x3e	; 62
	u8 uartdata=0;
    2580:	19 82       	std	Y+1, r1	; 0x01
	/*initialize peripherals*/
	DIO_voidInit();
    2582:	0e 94 51 06 	call	0xca2	; 0xca2 <DIO_voidInit>
	/* RX is i/p pin and TX is O/p pin*/
	UART_voidInit();
    2586:	0e 94 03 12 	call	0x2406	; 0x2406 <UART_voidInit>
	while(1)
	{
		//UART_u8SendsyncByte('a');
		//_delay_ms(1000);
#if 1
		UART_u8ReceivesyncByte(&uartdata);
    258a:	ce 01       	movw	r24, r28
    258c:	01 96       	adiw	r24, 0x01	; 1
    258e:	0e 94 88 12 	call	0x2510	; 0x2510 <UART_u8ReceivesyncByte>
		if(uartdata == 'a' )
    2592:	89 81       	ldd	r24, Y+1	; 0x01
    2594:	81 36       	cpi	r24, 0x61	; 97
    2596:	c9 f7       	brne	.-14     	; 0x258a <main+0x14>
		{
			DIO_u8TogglePin(DIO_u8_PORTB,DIO_u8_PIN5);
    2598:	80 e0       	ldi	r24, 0x00	; 0
    259a:	65 e0       	ldi	r22, 0x05	; 5
    259c:	0e 94 38 08 	call	0x1070	; 0x1070 <DIO_u8TogglePin>
    25a0:	f4 cf       	rjmp	.-24     	; 0x258a <main+0x14>

000025a2 <__prologue_saves__>:
    25a2:	2f 92       	push	r2
    25a4:	3f 92       	push	r3
    25a6:	4f 92       	push	r4
    25a8:	5f 92       	push	r5
    25aa:	6f 92       	push	r6
    25ac:	7f 92       	push	r7
    25ae:	8f 92       	push	r8
    25b0:	9f 92       	push	r9
    25b2:	af 92       	push	r10
    25b4:	bf 92       	push	r11
    25b6:	cf 92       	push	r12
    25b8:	df 92       	push	r13
    25ba:	ef 92       	push	r14
    25bc:	ff 92       	push	r15
    25be:	0f 93       	push	r16
    25c0:	1f 93       	push	r17
    25c2:	cf 93       	push	r28
    25c4:	df 93       	push	r29
    25c6:	cd b7       	in	r28, 0x3d	; 61
    25c8:	de b7       	in	r29, 0x3e	; 62
    25ca:	ca 1b       	sub	r28, r26
    25cc:	db 0b       	sbc	r29, r27
    25ce:	0f b6       	in	r0, 0x3f	; 63
    25d0:	f8 94       	cli
    25d2:	de bf       	out	0x3e, r29	; 62
    25d4:	0f be       	out	0x3f, r0	; 63
    25d6:	cd bf       	out	0x3d, r28	; 61
    25d8:	09 94       	ijmp

000025da <__epilogue_restores__>:
    25da:	2a 88       	ldd	r2, Y+18	; 0x12
    25dc:	39 88       	ldd	r3, Y+17	; 0x11
    25de:	48 88       	ldd	r4, Y+16	; 0x10
    25e0:	5f 84       	ldd	r5, Y+15	; 0x0f
    25e2:	6e 84       	ldd	r6, Y+14	; 0x0e
    25e4:	7d 84       	ldd	r7, Y+13	; 0x0d
    25e6:	8c 84       	ldd	r8, Y+12	; 0x0c
    25e8:	9b 84       	ldd	r9, Y+11	; 0x0b
    25ea:	aa 84       	ldd	r10, Y+10	; 0x0a
    25ec:	b9 84       	ldd	r11, Y+9	; 0x09
    25ee:	c8 84       	ldd	r12, Y+8	; 0x08
    25f0:	df 80       	ldd	r13, Y+7	; 0x07
    25f2:	ee 80       	ldd	r14, Y+6	; 0x06
    25f4:	fd 80       	ldd	r15, Y+5	; 0x05
    25f6:	0c 81       	ldd	r16, Y+4	; 0x04
    25f8:	1b 81       	ldd	r17, Y+3	; 0x03
    25fa:	aa 81       	ldd	r26, Y+2	; 0x02
    25fc:	b9 81       	ldd	r27, Y+1	; 0x01
    25fe:	ce 0f       	add	r28, r30
    2600:	d1 1d       	adc	r29, r1
    2602:	0f b6       	in	r0, 0x3f	; 63
    2604:	f8 94       	cli
    2606:	de bf       	out	0x3e, r29	; 62
    2608:	0f be       	out	0x3f, r0	; 63
    260a:	cd bf       	out	0x3d, r28	; 61
    260c:	ed 01       	movw	r28, r26
    260e:	08 95       	ret

00002610 <sprintf>:
    2610:	ae e0       	ldi	r26, 0x0E	; 14
    2612:	b0 e0       	ldi	r27, 0x00	; 0
    2614:	ee e0       	ldi	r30, 0x0E	; 14
    2616:	f3 e1       	ldi	r31, 0x13	; 19
    2618:	0c 94 df 12 	jmp	0x25be	; 0x25be <__prologue_saves__+0x1c>
    261c:	0d 89       	ldd	r16, Y+21	; 0x15
    261e:	1e 89       	ldd	r17, Y+22	; 0x16
    2620:	86 e0       	ldi	r24, 0x06	; 6
    2622:	8c 83       	std	Y+4, r24	; 0x04
    2624:	1a 83       	std	Y+2, r17	; 0x02
    2626:	09 83       	std	Y+1, r16	; 0x01
    2628:	8f ef       	ldi	r24, 0xFF	; 255
    262a:	9f e7       	ldi	r25, 0x7F	; 127
    262c:	9e 83       	std	Y+6, r25	; 0x06
    262e:	8d 83       	std	Y+5, r24	; 0x05
    2630:	9e 01       	movw	r18, r28
    2632:	27 5e       	subi	r18, 0xE7	; 231
    2634:	3f 4f       	sbci	r19, 0xFF	; 255
    2636:	ce 01       	movw	r24, r28
    2638:	01 96       	adiw	r24, 0x01	; 1
    263a:	6f 89       	ldd	r22, Y+23	; 0x17
    263c:	78 8d       	ldd	r23, Y+24	; 0x18
    263e:	a9 01       	movw	r20, r18
    2640:	0e 94 2c 13 	call	0x2658	; 0x2658 <vfprintf>
    2644:	2f 81       	ldd	r18, Y+7	; 0x07
    2646:	38 85       	ldd	r19, Y+8	; 0x08
    2648:	02 0f       	add	r16, r18
    264a:	13 1f       	adc	r17, r19
    264c:	f8 01       	movw	r30, r16
    264e:	10 82       	st	Z, r1
    2650:	2e 96       	adiw	r28, 0x0e	; 14
    2652:	e4 e0       	ldi	r30, 0x04	; 4
    2654:	0c 94 fb 12 	jmp	0x25f6	; 0x25f6 <__epilogue_restores__+0x1c>

00002658 <vfprintf>:
    2658:	ab e0       	ldi	r26, 0x0B	; 11
    265a:	b0 e0       	ldi	r27, 0x00	; 0
    265c:	e2 e3       	ldi	r30, 0x32	; 50
    265e:	f3 e1       	ldi	r31, 0x13	; 19
    2660:	0c 94 d1 12 	jmp	0x25a2	; 0x25a2 <__prologue_saves__>
    2664:	3c 01       	movw	r6, r24
    2666:	2b 01       	movw	r4, r22
    2668:	5a 01       	movw	r10, r20
    266a:	fc 01       	movw	r30, r24
    266c:	17 82       	std	Z+7, r1	; 0x07
    266e:	16 82       	std	Z+6, r1	; 0x06
    2670:	83 81       	ldd	r24, Z+3	; 0x03
    2672:	81 fd       	sbrc	r24, 1
    2674:	03 c0       	rjmp	.+6      	; 0x267c <vfprintf+0x24>
    2676:	6f ef       	ldi	r22, 0xFF	; 255
    2678:	7f ef       	ldi	r23, 0xFF	; 255
    267a:	c6 c1       	rjmp	.+908    	; 0x2a08 <vfprintf+0x3b0>
    267c:	9a e0       	ldi	r25, 0x0A	; 10
    267e:	89 2e       	mov	r8, r25
    2680:	1e 01       	movw	r2, r28
    2682:	08 94       	sec
    2684:	21 1c       	adc	r2, r1
    2686:	31 1c       	adc	r3, r1
    2688:	f3 01       	movw	r30, r6
    268a:	23 81       	ldd	r18, Z+3	; 0x03
    268c:	f2 01       	movw	r30, r4
    268e:	23 fd       	sbrc	r18, 3
    2690:	85 91       	lpm	r24, Z+
    2692:	23 ff       	sbrs	r18, 3
    2694:	81 91       	ld	r24, Z+
    2696:	2f 01       	movw	r4, r30
    2698:	88 23       	and	r24, r24
    269a:	09 f4       	brne	.+2      	; 0x269e <vfprintf+0x46>
    269c:	b2 c1       	rjmp	.+868    	; 0x2a02 <vfprintf+0x3aa>
    269e:	85 32       	cpi	r24, 0x25	; 37
    26a0:	39 f4       	brne	.+14     	; 0x26b0 <vfprintf+0x58>
    26a2:	23 fd       	sbrc	r18, 3
    26a4:	85 91       	lpm	r24, Z+
    26a6:	23 ff       	sbrs	r18, 3
    26a8:	81 91       	ld	r24, Z+
    26aa:	2f 01       	movw	r4, r30
    26ac:	85 32       	cpi	r24, 0x25	; 37
    26ae:	29 f4       	brne	.+10     	; 0x26ba <vfprintf+0x62>
    26b0:	90 e0       	ldi	r25, 0x00	; 0
    26b2:	b3 01       	movw	r22, r6
    26b4:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <fputc>
    26b8:	e7 cf       	rjmp	.-50     	; 0x2688 <vfprintf+0x30>
    26ba:	98 2f       	mov	r25, r24
    26bc:	ff 24       	eor	r15, r15
    26be:	ee 24       	eor	r14, r14
    26c0:	99 24       	eor	r9, r9
    26c2:	ff e1       	ldi	r31, 0x1F	; 31
    26c4:	ff 15       	cp	r31, r15
    26c6:	d0 f0       	brcs	.+52     	; 0x26fc <vfprintf+0xa4>
    26c8:	9b 32       	cpi	r25, 0x2B	; 43
    26ca:	69 f0       	breq	.+26     	; 0x26e6 <vfprintf+0x8e>
    26cc:	9c 32       	cpi	r25, 0x2C	; 44
    26ce:	28 f4       	brcc	.+10     	; 0x26da <vfprintf+0x82>
    26d0:	90 32       	cpi	r25, 0x20	; 32
    26d2:	59 f0       	breq	.+22     	; 0x26ea <vfprintf+0x92>
    26d4:	93 32       	cpi	r25, 0x23	; 35
    26d6:	91 f4       	brne	.+36     	; 0x26fc <vfprintf+0xa4>
    26d8:	0e c0       	rjmp	.+28     	; 0x26f6 <vfprintf+0x9e>
    26da:	9d 32       	cpi	r25, 0x2D	; 45
    26dc:	49 f0       	breq	.+18     	; 0x26f0 <vfprintf+0x98>
    26de:	90 33       	cpi	r25, 0x30	; 48
    26e0:	69 f4       	brne	.+26     	; 0x26fc <vfprintf+0xa4>
    26e2:	41 e0       	ldi	r20, 0x01	; 1
    26e4:	24 c0       	rjmp	.+72     	; 0x272e <vfprintf+0xd6>
    26e6:	52 e0       	ldi	r21, 0x02	; 2
    26e8:	f5 2a       	or	r15, r21
    26ea:	84 e0       	ldi	r24, 0x04	; 4
    26ec:	f8 2a       	or	r15, r24
    26ee:	28 c0       	rjmp	.+80     	; 0x2740 <vfprintf+0xe8>
    26f0:	98 e0       	ldi	r25, 0x08	; 8
    26f2:	f9 2a       	or	r15, r25
    26f4:	25 c0       	rjmp	.+74     	; 0x2740 <vfprintf+0xe8>
    26f6:	e0 e1       	ldi	r30, 0x10	; 16
    26f8:	fe 2a       	or	r15, r30
    26fa:	22 c0       	rjmp	.+68     	; 0x2740 <vfprintf+0xe8>
    26fc:	f7 fc       	sbrc	r15, 7
    26fe:	29 c0       	rjmp	.+82     	; 0x2752 <vfprintf+0xfa>
    2700:	89 2f       	mov	r24, r25
    2702:	80 53       	subi	r24, 0x30	; 48
    2704:	8a 30       	cpi	r24, 0x0A	; 10
    2706:	70 f4       	brcc	.+28     	; 0x2724 <vfprintf+0xcc>
    2708:	f6 fe       	sbrs	r15, 6
    270a:	05 c0       	rjmp	.+10     	; 0x2716 <vfprintf+0xbe>
    270c:	98 9c       	mul	r9, r8
    270e:	90 2c       	mov	r9, r0
    2710:	11 24       	eor	r1, r1
    2712:	98 0e       	add	r9, r24
    2714:	15 c0       	rjmp	.+42     	; 0x2740 <vfprintf+0xe8>
    2716:	e8 9c       	mul	r14, r8
    2718:	e0 2c       	mov	r14, r0
    271a:	11 24       	eor	r1, r1
    271c:	e8 0e       	add	r14, r24
    271e:	f0 e2       	ldi	r31, 0x20	; 32
    2720:	ff 2a       	or	r15, r31
    2722:	0e c0       	rjmp	.+28     	; 0x2740 <vfprintf+0xe8>
    2724:	9e 32       	cpi	r25, 0x2E	; 46
    2726:	29 f4       	brne	.+10     	; 0x2732 <vfprintf+0xda>
    2728:	f6 fc       	sbrc	r15, 6
    272a:	6b c1       	rjmp	.+726    	; 0x2a02 <vfprintf+0x3aa>
    272c:	40 e4       	ldi	r20, 0x40	; 64
    272e:	f4 2a       	or	r15, r20
    2730:	07 c0       	rjmp	.+14     	; 0x2740 <vfprintf+0xe8>
    2732:	9c 36       	cpi	r25, 0x6C	; 108
    2734:	19 f4       	brne	.+6      	; 0x273c <vfprintf+0xe4>
    2736:	50 e8       	ldi	r21, 0x80	; 128
    2738:	f5 2a       	or	r15, r21
    273a:	02 c0       	rjmp	.+4      	; 0x2740 <vfprintf+0xe8>
    273c:	98 36       	cpi	r25, 0x68	; 104
    273e:	49 f4       	brne	.+18     	; 0x2752 <vfprintf+0xfa>
    2740:	f2 01       	movw	r30, r4
    2742:	23 fd       	sbrc	r18, 3
    2744:	95 91       	lpm	r25, Z+
    2746:	23 ff       	sbrs	r18, 3
    2748:	91 91       	ld	r25, Z+
    274a:	2f 01       	movw	r4, r30
    274c:	99 23       	and	r25, r25
    274e:	09 f0       	breq	.+2      	; 0x2752 <vfprintf+0xfa>
    2750:	b8 cf       	rjmp	.-144    	; 0x26c2 <vfprintf+0x6a>
    2752:	89 2f       	mov	r24, r25
    2754:	85 54       	subi	r24, 0x45	; 69
    2756:	83 30       	cpi	r24, 0x03	; 3
    2758:	18 f0       	brcs	.+6      	; 0x2760 <vfprintf+0x108>
    275a:	80 52       	subi	r24, 0x20	; 32
    275c:	83 30       	cpi	r24, 0x03	; 3
    275e:	38 f4       	brcc	.+14     	; 0x276e <vfprintf+0x116>
    2760:	44 e0       	ldi	r20, 0x04	; 4
    2762:	50 e0       	ldi	r21, 0x00	; 0
    2764:	a4 0e       	add	r10, r20
    2766:	b5 1e       	adc	r11, r21
    2768:	5f e3       	ldi	r21, 0x3F	; 63
    276a:	59 83       	std	Y+1, r21	; 0x01
    276c:	0f c0       	rjmp	.+30     	; 0x278c <vfprintf+0x134>
    276e:	93 36       	cpi	r25, 0x63	; 99
    2770:	31 f0       	breq	.+12     	; 0x277e <vfprintf+0x126>
    2772:	93 37       	cpi	r25, 0x73	; 115
    2774:	79 f0       	breq	.+30     	; 0x2794 <vfprintf+0x13c>
    2776:	93 35       	cpi	r25, 0x53	; 83
    2778:	09 f0       	breq	.+2      	; 0x277c <vfprintf+0x124>
    277a:	56 c0       	rjmp	.+172    	; 0x2828 <vfprintf+0x1d0>
    277c:	20 c0       	rjmp	.+64     	; 0x27be <vfprintf+0x166>
    277e:	f5 01       	movw	r30, r10
    2780:	80 81       	ld	r24, Z
    2782:	89 83       	std	Y+1, r24	; 0x01
    2784:	42 e0       	ldi	r20, 0x02	; 2
    2786:	50 e0       	ldi	r21, 0x00	; 0
    2788:	a4 0e       	add	r10, r20
    278a:	b5 1e       	adc	r11, r21
    278c:	61 01       	movw	r12, r2
    278e:	01 e0       	ldi	r16, 0x01	; 1
    2790:	10 e0       	ldi	r17, 0x00	; 0
    2792:	12 c0       	rjmp	.+36     	; 0x27b8 <vfprintf+0x160>
    2794:	f5 01       	movw	r30, r10
    2796:	c0 80       	ld	r12, Z
    2798:	d1 80       	ldd	r13, Z+1	; 0x01
    279a:	f6 fc       	sbrc	r15, 6
    279c:	03 c0       	rjmp	.+6      	; 0x27a4 <vfprintf+0x14c>
    279e:	6f ef       	ldi	r22, 0xFF	; 255
    27a0:	7f ef       	ldi	r23, 0xFF	; 255
    27a2:	02 c0       	rjmp	.+4      	; 0x27a8 <vfprintf+0x150>
    27a4:	69 2d       	mov	r22, r9
    27a6:	70 e0       	ldi	r23, 0x00	; 0
    27a8:	42 e0       	ldi	r20, 0x02	; 2
    27aa:	50 e0       	ldi	r21, 0x00	; 0
    27ac:	a4 0e       	add	r10, r20
    27ae:	b5 1e       	adc	r11, r21
    27b0:	c6 01       	movw	r24, r12
    27b2:	0e 94 14 15 	call	0x2a28	; 0x2a28 <strnlen>
    27b6:	8c 01       	movw	r16, r24
    27b8:	5f e7       	ldi	r21, 0x7F	; 127
    27ba:	f5 22       	and	r15, r21
    27bc:	14 c0       	rjmp	.+40     	; 0x27e6 <vfprintf+0x18e>
    27be:	f5 01       	movw	r30, r10
    27c0:	c0 80       	ld	r12, Z
    27c2:	d1 80       	ldd	r13, Z+1	; 0x01
    27c4:	f6 fc       	sbrc	r15, 6
    27c6:	03 c0       	rjmp	.+6      	; 0x27ce <vfprintf+0x176>
    27c8:	6f ef       	ldi	r22, 0xFF	; 255
    27ca:	7f ef       	ldi	r23, 0xFF	; 255
    27cc:	02 c0       	rjmp	.+4      	; 0x27d2 <vfprintf+0x17a>
    27ce:	69 2d       	mov	r22, r9
    27d0:	70 e0       	ldi	r23, 0x00	; 0
    27d2:	42 e0       	ldi	r20, 0x02	; 2
    27d4:	50 e0       	ldi	r21, 0x00	; 0
    27d6:	a4 0e       	add	r10, r20
    27d8:	b5 1e       	adc	r11, r21
    27da:	c6 01       	movw	r24, r12
    27dc:	0e 94 09 15 	call	0x2a12	; 0x2a12 <strnlen_P>
    27e0:	8c 01       	movw	r16, r24
    27e2:	50 e8       	ldi	r21, 0x80	; 128
    27e4:	f5 2a       	or	r15, r21
    27e6:	f3 fe       	sbrs	r15, 3
    27e8:	07 c0       	rjmp	.+14     	; 0x27f8 <vfprintf+0x1a0>
    27ea:	1a c0       	rjmp	.+52     	; 0x2820 <vfprintf+0x1c8>
    27ec:	80 e2       	ldi	r24, 0x20	; 32
    27ee:	90 e0       	ldi	r25, 0x00	; 0
    27f0:	b3 01       	movw	r22, r6
    27f2:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <fputc>
    27f6:	ea 94       	dec	r14
    27f8:	8e 2d       	mov	r24, r14
    27fa:	90 e0       	ldi	r25, 0x00	; 0
    27fc:	08 17       	cp	r16, r24
    27fe:	19 07       	cpc	r17, r25
    2800:	a8 f3       	brcs	.-22     	; 0x27ec <vfprintf+0x194>
    2802:	0e c0       	rjmp	.+28     	; 0x2820 <vfprintf+0x1c8>
    2804:	f6 01       	movw	r30, r12
    2806:	f7 fc       	sbrc	r15, 7
    2808:	85 91       	lpm	r24, Z+
    280a:	f7 fe       	sbrs	r15, 7
    280c:	81 91       	ld	r24, Z+
    280e:	6f 01       	movw	r12, r30
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	b3 01       	movw	r22, r6
    2814:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <fputc>
    2818:	e1 10       	cpse	r14, r1
    281a:	ea 94       	dec	r14
    281c:	01 50       	subi	r16, 0x01	; 1
    281e:	10 40       	sbci	r17, 0x00	; 0
    2820:	01 15       	cp	r16, r1
    2822:	11 05       	cpc	r17, r1
    2824:	79 f7       	brne	.-34     	; 0x2804 <vfprintf+0x1ac>
    2826:	ea c0       	rjmp	.+468    	; 0x29fc <vfprintf+0x3a4>
    2828:	94 36       	cpi	r25, 0x64	; 100
    282a:	11 f0       	breq	.+4      	; 0x2830 <vfprintf+0x1d8>
    282c:	99 36       	cpi	r25, 0x69	; 105
    282e:	69 f5       	brne	.+90     	; 0x288a <vfprintf+0x232>
    2830:	f7 fe       	sbrs	r15, 7
    2832:	08 c0       	rjmp	.+16     	; 0x2844 <vfprintf+0x1ec>
    2834:	f5 01       	movw	r30, r10
    2836:	20 81       	ld	r18, Z
    2838:	31 81       	ldd	r19, Z+1	; 0x01
    283a:	42 81       	ldd	r20, Z+2	; 0x02
    283c:	53 81       	ldd	r21, Z+3	; 0x03
    283e:	84 e0       	ldi	r24, 0x04	; 4
    2840:	90 e0       	ldi	r25, 0x00	; 0
    2842:	0a c0       	rjmp	.+20     	; 0x2858 <vfprintf+0x200>
    2844:	f5 01       	movw	r30, r10
    2846:	80 81       	ld	r24, Z
    2848:	91 81       	ldd	r25, Z+1	; 0x01
    284a:	9c 01       	movw	r18, r24
    284c:	44 27       	eor	r20, r20
    284e:	37 fd       	sbrc	r19, 7
    2850:	40 95       	com	r20
    2852:	54 2f       	mov	r21, r20
    2854:	82 e0       	ldi	r24, 0x02	; 2
    2856:	90 e0       	ldi	r25, 0x00	; 0
    2858:	a8 0e       	add	r10, r24
    285a:	b9 1e       	adc	r11, r25
    285c:	9f e6       	ldi	r25, 0x6F	; 111
    285e:	f9 22       	and	r15, r25
    2860:	57 ff       	sbrs	r21, 7
    2862:	09 c0       	rjmp	.+18     	; 0x2876 <vfprintf+0x21e>
    2864:	50 95       	com	r21
    2866:	40 95       	com	r20
    2868:	30 95       	com	r19
    286a:	21 95       	neg	r18
    286c:	3f 4f       	sbci	r19, 0xFF	; 255
    286e:	4f 4f       	sbci	r20, 0xFF	; 255
    2870:	5f 4f       	sbci	r21, 0xFF	; 255
    2872:	e0 e8       	ldi	r30, 0x80	; 128
    2874:	fe 2a       	or	r15, r30
    2876:	ca 01       	movw	r24, r20
    2878:	b9 01       	movw	r22, r18
    287a:	a1 01       	movw	r20, r2
    287c:	2a e0       	ldi	r18, 0x0A	; 10
    287e:	30 e0       	ldi	r19, 0x00	; 0
    2880:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__ultoa_invert>
    2884:	d8 2e       	mov	r13, r24
    2886:	d2 18       	sub	r13, r2
    2888:	40 c0       	rjmp	.+128    	; 0x290a <vfprintf+0x2b2>
    288a:	95 37       	cpi	r25, 0x75	; 117
    288c:	29 f4       	brne	.+10     	; 0x2898 <vfprintf+0x240>
    288e:	1f 2d       	mov	r17, r15
    2890:	1f 7e       	andi	r17, 0xEF	; 239
    2892:	2a e0       	ldi	r18, 0x0A	; 10
    2894:	30 e0       	ldi	r19, 0x00	; 0
    2896:	1d c0       	rjmp	.+58     	; 0x28d2 <vfprintf+0x27a>
    2898:	1f 2d       	mov	r17, r15
    289a:	19 7f       	andi	r17, 0xF9	; 249
    289c:	9f 36       	cpi	r25, 0x6F	; 111
    289e:	61 f0       	breq	.+24     	; 0x28b8 <vfprintf+0x260>
    28a0:	90 37       	cpi	r25, 0x70	; 112
    28a2:	20 f4       	brcc	.+8      	; 0x28ac <vfprintf+0x254>
    28a4:	98 35       	cpi	r25, 0x58	; 88
    28a6:	09 f0       	breq	.+2      	; 0x28aa <vfprintf+0x252>
    28a8:	ac c0       	rjmp	.+344    	; 0x2a02 <vfprintf+0x3aa>
    28aa:	0f c0       	rjmp	.+30     	; 0x28ca <vfprintf+0x272>
    28ac:	90 37       	cpi	r25, 0x70	; 112
    28ae:	39 f0       	breq	.+14     	; 0x28be <vfprintf+0x266>
    28b0:	98 37       	cpi	r25, 0x78	; 120
    28b2:	09 f0       	breq	.+2      	; 0x28b6 <vfprintf+0x25e>
    28b4:	a6 c0       	rjmp	.+332    	; 0x2a02 <vfprintf+0x3aa>
    28b6:	04 c0       	rjmp	.+8      	; 0x28c0 <vfprintf+0x268>
    28b8:	28 e0       	ldi	r18, 0x08	; 8
    28ba:	30 e0       	ldi	r19, 0x00	; 0
    28bc:	0a c0       	rjmp	.+20     	; 0x28d2 <vfprintf+0x27a>
    28be:	10 61       	ori	r17, 0x10	; 16
    28c0:	14 fd       	sbrc	r17, 4
    28c2:	14 60       	ori	r17, 0x04	; 4
    28c4:	20 e1       	ldi	r18, 0x10	; 16
    28c6:	30 e0       	ldi	r19, 0x00	; 0
    28c8:	04 c0       	rjmp	.+8      	; 0x28d2 <vfprintf+0x27a>
    28ca:	14 fd       	sbrc	r17, 4
    28cc:	16 60       	ori	r17, 0x06	; 6
    28ce:	20 e1       	ldi	r18, 0x10	; 16
    28d0:	32 e0       	ldi	r19, 0x02	; 2
    28d2:	17 ff       	sbrs	r17, 7
    28d4:	08 c0       	rjmp	.+16     	; 0x28e6 <vfprintf+0x28e>
    28d6:	f5 01       	movw	r30, r10
    28d8:	60 81       	ld	r22, Z
    28da:	71 81       	ldd	r23, Z+1	; 0x01
    28dc:	82 81       	ldd	r24, Z+2	; 0x02
    28de:	93 81       	ldd	r25, Z+3	; 0x03
    28e0:	44 e0       	ldi	r20, 0x04	; 4
    28e2:	50 e0       	ldi	r21, 0x00	; 0
    28e4:	08 c0       	rjmp	.+16     	; 0x28f6 <vfprintf+0x29e>
    28e6:	f5 01       	movw	r30, r10
    28e8:	80 81       	ld	r24, Z
    28ea:	91 81       	ldd	r25, Z+1	; 0x01
    28ec:	bc 01       	movw	r22, r24
    28ee:	80 e0       	ldi	r24, 0x00	; 0
    28f0:	90 e0       	ldi	r25, 0x00	; 0
    28f2:	42 e0       	ldi	r20, 0x02	; 2
    28f4:	50 e0       	ldi	r21, 0x00	; 0
    28f6:	a4 0e       	add	r10, r20
    28f8:	b5 1e       	adc	r11, r21
    28fa:	a1 01       	movw	r20, r2
    28fc:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__ultoa_invert>
    2900:	d8 2e       	mov	r13, r24
    2902:	d2 18       	sub	r13, r2
    2904:	8f e7       	ldi	r24, 0x7F	; 127
    2906:	f8 2e       	mov	r15, r24
    2908:	f1 22       	and	r15, r17
    290a:	f6 fe       	sbrs	r15, 6
    290c:	0b c0       	rjmp	.+22     	; 0x2924 <vfprintf+0x2cc>
    290e:	5e ef       	ldi	r21, 0xFE	; 254
    2910:	f5 22       	and	r15, r21
    2912:	d9 14       	cp	r13, r9
    2914:	38 f4       	brcc	.+14     	; 0x2924 <vfprintf+0x2cc>
    2916:	f4 fe       	sbrs	r15, 4
    2918:	07 c0       	rjmp	.+14     	; 0x2928 <vfprintf+0x2d0>
    291a:	f2 fc       	sbrc	r15, 2
    291c:	05 c0       	rjmp	.+10     	; 0x2928 <vfprintf+0x2d0>
    291e:	8f ee       	ldi	r24, 0xEF	; 239
    2920:	f8 22       	and	r15, r24
    2922:	02 c0       	rjmp	.+4      	; 0x2928 <vfprintf+0x2d0>
    2924:	1d 2d       	mov	r17, r13
    2926:	01 c0       	rjmp	.+2      	; 0x292a <vfprintf+0x2d2>
    2928:	19 2d       	mov	r17, r9
    292a:	f4 fe       	sbrs	r15, 4
    292c:	0d c0       	rjmp	.+26     	; 0x2948 <vfprintf+0x2f0>
    292e:	fe 01       	movw	r30, r28
    2930:	ed 0d       	add	r30, r13
    2932:	f1 1d       	adc	r31, r1
    2934:	80 81       	ld	r24, Z
    2936:	80 33       	cpi	r24, 0x30	; 48
    2938:	19 f4       	brne	.+6      	; 0x2940 <vfprintf+0x2e8>
    293a:	99 ee       	ldi	r25, 0xE9	; 233
    293c:	f9 22       	and	r15, r25
    293e:	08 c0       	rjmp	.+16     	; 0x2950 <vfprintf+0x2f8>
    2940:	1f 5f       	subi	r17, 0xFF	; 255
    2942:	f2 fe       	sbrs	r15, 2
    2944:	05 c0       	rjmp	.+10     	; 0x2950 <vfprintf+0x2f8>
    2946:	03 c0       	rjmp	.+6      	; 0x294e <vfprintf+0x2f6>
    2948:	8f 2d       	mov	r24, r15
    294a:	86 78       	andi	r24, 0x86	; 134
    294c:	09 f0       	breq	.+2      	; 0x2950 <vfprintf+0x2f8>
    294e:	1f 5f       	subi	r17, 0xFF	; 255
    2950:	0f 2d       	mov	r16, r15
    2952:	f3 fc       	sbrc	r15, 3
    2954:	14 c0       	rjmp	.+40     	; 0x297e <vfprintf+0x326>
    2956:	f0 fe       	sbrs	r15, 0
    2958:	0f c0       	rjmp	.+30     	; 0x2978 <vfprintf+0x320>
    295a:	1e 15       	cp	r17, r14
    295c:	10 f0       	brcs	.+4      	; 0x2962 <vfprintf+0x30a>
    295e:	9d 2c       	mov	r9, r13
    2960:	0b c0       	rjmp	.+22     	; 0x2978 <vfprintf+0x320>
    2962:	9d 2c       	mov	r9, r13
    2964:	9e 0c       	add	r9, r14
    2966:	91 1a       	sub	r9, r17
    2968:	1e 2d       	mov	r17, r14
    296a:	06 c0       	rjmp	.+12     	; 0x2978 <vfprintf+0x320>
    296c:	80 e2       	ldi	r24, 0x20	; 32
    296e:	90 e0       	ldi	r25, 0x00	; 0
    2970:	b3 01       	movw	r22, r6
    2972:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <fputc>
    2976:	1f 5f       	subi	r17, 0xFF	; 255
    2978:	1e 15       	cp	r17, r14
    297a:	c0 f3       	brcs	.-16     	; 0x296c <vfprintf+0x314>
    297c:	04 c0       	rjmp	.+8      	; 0x2986 <vfprintf+0x32e>
    297e:	1e 15       	cp	r17, r14
    2980:	10 f4       	brcc	.+4      	; 0x2986 <vfprintf+0x32e>
    2982:	e1 1a       	sub	r14, r17
    2984:	01 c0       	rjmp	.+2      	; 0x2988 <vfprintf+0x330>
    2986:	ee 24       	eor	r14, r14
    2988:	04 ff       	sbrs	r16, 4
    298a:	0f c0       	rjmp	.+30     	; 0x29aa <vfprintf+0x352>
    298c:	80 e3       	ldi	r24, 0x30	; 48
    298e:	90 e0       	ldi	r25, 0x00	; 0
    2990:	b3 01       	movw	r22, r6
    2992:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <fputc>
    2996:	02 ff       	sbrs	r16, 2
    2998:	1d c0       	rjmp	.+58     	; 0x29d4 <vfprintf+0x37c>
    299a:	01 fd       	sbrc	r16, 1
    299c:	03 c0       	rjmp	.+6      	; 0x29a4 <vfprintf+0x34c>
    299e:	88 e7       	ldi	r24, 0x78	; 120
    29a0:	90 e0       	ldi	r25, 0x00	; 0
    29a2:	0e c0       	rjmp	.+28     	; 0x29c0 <vfprintf+0x368>
    29a4:	88 e5       	ldi	r24, 0x58	; 88
    29a6:	90 e0       	ldi	r25, 0x00	; 0
    29a8:	0b c0       	rjmp	.+22     	; 0x29c0 <vfprintf+0x368>
    29aa:	80 2f       	mov	r24, r16
    29ac:	86 78       	andi	r24, 0x86	; 134
    29ae:	91 f0       	breq	.+36     	; 0x29d4 <vfprintf+0x37c>
    29b0:	01 ff       	sbrs	r16, 1
    29b2:	02 c0       	rjmp	.+4      	; 0x29b8 <vfprintf+0x360>
    29b4:	8b e2       	ldi	r24, 0x2B	; 43
    29b6:	01 c0       	rjmp	.+2      	; 0x29ba <vfprintf+0x362>
    29b8:	80 e2       	ldi	r24, 0x20	; 32
    29ba:	f7 fc       	sbrc	r15, 7
    29bc:	8d e2       	ldi	r24, 0x2D	; 45
    29be:	90 e0       	ldi	r25, 0x00	; 0
    29c0:	b3 01       	movw	r22, r6
    29c2:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <fputc>
    29c6:	06 c0       	rjmp	.+12     	; 0x29d4 <vfprintf+0x37c>
    29c8:	80 e3       	ldi	r24, 0x30	; 48
    29ca:	90 e0       	ldi	r25, 0x00	; 0
    29cc:	b3 01       	movw	r22, r6
    29ce:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <fputc>
    29d2:	9a 94       	dec	r9
    29d4:	d9 14       	cp	r13, r9
    29d6:	c0 f3       	brcs	.-16     	; 0x29c8 <vfprintf+0x370>
    29d8:	da 94       	dec	r13
    29da:	f1 01       	movw	r30, r2
    29dc:	ed 0d       	add	r30, r13
    29de:	f1 1d       	adc	r31, r1
    29e0:	80 81       	ld	r24, Z
    29e2:	90 e0       	ldi	r25, 0x00	; 0
    29e4:	b3 01       	movw	r22, r6
    29e6:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <fputc>
    29ea:	dd 20       	and	r13, r13
    29ec:	a9 f7       	brne	.-22     	; 0x29d8 <vfprintf+0x380>
    29ee:	06 c0       	rjmp	.+12     	; 0x29fc <vfprintf+0x3a4>
    29f0:	80 e2       	ldi	r24, 0x20	; 32
    29f2:	90 e0       	ldi	r25, 0x00	; 0
    29f4:	b3 01       	movw	r22, r6
    29f6:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <fputc>
    29fa:	ea 94       	dec	r14
    29fc:	ee 20       	and	r14, r14
    29fe:	c1 f7       	brne	.-16     	; 0x29f0 <vfprintf+0x398>
    2a00:	43 ce       	rjmp	.-890    	; 0x2688 <vfprintf+0x30>
    2a02:	f3 01       	movw	r30, r6
    2a04:	66 81       	ldd	r22, Z+6	; 0x06
    2a06:	77 81       	ldd	r23, Z+7	; 0x07
    2a08:	cb 01       	movw	r24, r22
    2a0a:	2b 96       	adiw	r28, 0x0b	; 11
    2a0c:	e2 e1       	ldi	r30, 0x12	; 18
    2a0e:	0c 94 ed 12 	jmp	0x25da	; 0x25da <__epilogue_restores__>

00002a12 <strnlen_P>:
    2a12:	fc 01       	movw	r30, r24
    2a14:	05 90       	lpm	r0, Z+
    2a16:	61 50       	subi	r22, 0x01	; 1
    2a18:	70 40       	sbci	r23, 0x00	; 0
    2a1a:	01 10       	cpse	r0, r1
    2a1c:	d8 f7       	brcc	.-10     	; 0x2a14 <strnlen_P+0x2>
    2a1e:	80 95       	com	r24
    2a20:	90 95       	com	r25
    2a22:	8e 0f       	add	r24, r30
    2a24:	9f 1f       	adc	r25, r31
    2a26:	08 95       	ret

00002a28 <strnlen>:
    2a28:	fc 01       	movw	r30, r24
    2a2a:	61 50       	subi	r22, 0x01	; 1
    2a2c:	70 40       	sbci	r23, 0x00	; 0
    2a2e:	01 90       	ld	r0, Z+
    2a30:	01 10       	cpse	r0, r1
    2a32:	d8 f7       	brcc	.-10     	; 0x2a2a <strnlen+0x2>
    2a34:	80 95       	com	r24
    2a36:	90 95       	com	r25
    2a38:	8e 0f       	add	r24, r30
    2a3a:	9f 1f       	adc	r25, r31
    2a3c:	08 95       	ret

00002a3e <fputc>:
    2a3e:	0f 93       	push	r16
    2a40:	1f 93       	push	r17
    2a42:	cf 93       	push	r28
    2a44:	df 93       	push	r29
    2a46:	8c 01       	movw	r16, r24
    2a48:	eb 01       	movw	r28, r22
    2a4a:	8b 81       	ldd	r24, Y+3	; 0x03
    2a4c:	81 ff       	sbrs	r24, 1
    2a4e:	1b c0       	rjmp	.+54     	; 0x2a86 <fputc+0x48>
    2a50:	82 ff       	sbrs	r24, 2
    2a52:	0d c0       	rjmp	.+26     	; 0x2a6e <fputc+0x30>
    2a54:	2e 81       	ldd	r18, Y+6	; 0x06
    2a56:	3f 81       	ldd	r19, Y+7	; 0x07
    2a58:	8c 81       	ldd	r24, Y+4	; 0x04
    2a5a:	9d 81       	ldd	r25, Y+5	; 0x05
    2a5c:	28 17       	cp	r18, r24
    2a5e:	39 07       	cpc	r19, r25
    2a60:	64 f4       	brge	.+24     	; 0x2a7a <fputc+0x3c>
    2a62:	e8 81       	ld	r30, Y
    2a64:	f9 81       	ldd	r31, Y+1	; 0x01
    2a66:	01 93       	st	Z+, r16
    2a68:	f9 83       	std	Y+1, r31	; 0x01
    2a6a:	e8 83       	st	Y, r30
    2a6c:	06 c0       	rjmp	.+12     	; 0x2a7a <fputc+0x3c>
    2a6e:	e8 85       	ldd	r30, Y+8	; 0x08
    2a70:	f9 85       	ldd	r31, Y+9	; 0x09
    2a72:	80 2f       	mov	r24, r16
    2a74:	09 95       	icall
    2a76:	89 2b       	or	r24, r25
    2a78:	31 f4       	brne	.+12     	; 0x2a86 <fputc+0x48>
    2a7a:	8e 81       	ldd	r24, Y+6	; 0x06
    2a7c:	9f 81       	ldd	r25, Y+7	; 0x07
    2a7e:	01 96       	adiw	r24, 0x01	; 1
    2a80:	9f 83       	std	Y+7, r25	; 0x07
    2a82:	8e 83       	std	Y+6, r24	; 0x06
    2a84:	02 c0       	rjmp	.+4      	; 0x2a8a <fputc+0x4c>
    2a86:	0f ef       	ldi	r16, 0xFF	; 255
    2a88:	1f ef       	ldi	r17, 0xFF	; 255
    2a8a:	c8 01       	movw	r24, r16
    2a8c:	df 91       	pop	r29
    2a8e:	cf 91       	pop	r28
    2a90:	1f 91       	pop	r17
    2a92:	0f 91       	pop	r16
    2a94:	08 95       	ret

00002a96 <__ultoa_invert>:
    2a96:	fa 01       	movw	r30, r20
    2a98:	aa 27       	eor	r26, r26
    2a9a:	28 30       	cpi	r18, 0x08	; 8
    2a9c:	51 f1       	breq	.+84     	; 0x2af2 <__ultoa_invert+0x5c>
    2a9e:	20 31       	cpi	r18, 0x10	; 16
    2aa0:	81 f1       	breq	.+96     	; 0x2b02 <__ultoa_invert+0x6c>
    2aa2:	e8 94       	clt
    2aa4:	6f 93       	push	r22
    2aa6:	6e 7f       	andi	r22, 0xFE	; 254
    2aa8:	6e 5f       	subi	r22, 0xFE	; 254
    2aaa:	7f 4f       	sbci	r23, 0xFF	; 255
    2aac:	8f 4f       	sbci	r24, 0xFF	; 255
    2aae:	9f 4f       	sbci	r25, 0xFF	; 255
    2ab0:	af 4f       	sbci	r26, 0xFF	; 255
    2ab2:	b1 e0       	ldi	r27, 0x01	; 1
    2ab4:	3e d0       	rcall	.+124    	; 0x2b32 <__ultoa_invert+0x9c>
    2ab6:	b4 e0       	ldi	r27, 0x04	; 4
    2ab8:	3c d0       	rcall	.+120    	; 0x2b32 <__ultoa_invert+0x9c>
    2aba:	67 0f       	add	r22, r23
    2abc:	78 1f       	adc	r23, r24
    2abe:	89 1f       	adc	r24, r25
    2ac0:	9a 1f       	adc	r25, r26
    2ac2:	a1 1d       	adc	r26, r1
    2ac4:	68 0f       	add	r22, r24
    2ac6:	79 1f       	adc	r23, r25
    2ac8:	8a 1f       	adc	r24, r26
    2aca:	91 1d       	adc	r25, r1
    2acc:	a1 1d       	adc	r26, r1
    2ace:	6a 0f       	add	r22, r26
    2ad0:	71 1d       	adc	r23, r1
    2ad2:	81 1d       	adc	r24, r1
    2ad4:	91 1d       	adc	r25, r1
    2ad6:	a1 1d       	adc	r26, r1
    2ad8:	20 d0       	rcall	.+64     	; 0x2b1a <__ultoa_invert+0x84>
    2ada:	09 f4       	brne	.+2      	; 0x2ade <__ultoa_invert+0x48>
    2adc:	68 94       	set
    2ade:	3f 91       	pop	r19
    2ae0:	2a e0       	ldi	r18, 0x0A	; 10
    2ae2:	26 9f       	mul	r18, r22
    2ae4:	11 24       	eor	r1, r1
    2ae6:	30 19       	sub	r19, r0
    2ae8:	30 5d       	subi	r19, 0xD0	; 208
    2aea:	31 93       	st	Z+, r19
    2aec:	de f6       	brtc	.-74     	; 0x2aa4 <__ultoa_invert+0xe>
    2aee:	cf 01       	movw	r24, r30
    2af0:	08 95       	ret
    2af2:	46 2f       	mov	r20, r22
    2af4:	47 70       	andi	r20, 0x07	; 7
    2af6:	40 5d       	subi	r20, 0xD0	; 208
    2af8:	41 93       	st	Z+, r20
    2afa:	b3 e0       	ldi	r27, 0x03	; 3
    2afc:	0f d0       	rcall	.+30     	; 0x2b1c <__ultoa_invert+0x86>
    2afe:	c9 f7       	brne	.-14     	; 0x2af2 <__ultoa_invert+0x5c>
    2b00:	f6 cf       	rjmp	.-20     	; 0x2aee <__ultoa_invert+0x58>
    2b02:	46 2f       	mov	r20, r22
    2b04:	4f 70       	andi	r20, 0x0F	; 15
    2b06:	40 5d       	subi	r20, 0xD0	; 208
    2b08:	4a 33       	cpi	r20, 0x3A	; 58
    2b0a:	18 f0       	brcs	.+6      	; 0x2b12 <__ultoa_invert+0x7c>
    2b0c:	49 5d       	subi	r20, 0xD9	; 217
    2b0e:	31 fd       	sbrc	r19, 1
    2b10:	40 52       	subi	r20, 0x20	; 32
    2b12:	41 93       	st	Z+, r20
    2b14:	02 d0       	rcall	.+4      	; 0x2b1a <__ultoa_invert+0x84>
    2b16:	a9 f7       	brne	.-22     	; 0x2b02 <__ultoa_invert+0x6c>
    2b18:	ea cf       	rjmp	.-44     	; 0x2aee <__ultoa_invert+0x58>
    2b1a:	b4 e0       	ldi	r27, 0x04	; 4
    2b1c:	a6 95       	lsr	r26
    2b1e:	97 95       	ror	r25
    2b20:	87 95       	ror	r24
    2b22:	77 95       	ror	r23
    2b24:	67 95       	ror	r22
    2b26:	ba 95       	dec	r27
    2b28:	c9 f7       	brne	.-14     	; 0x2b1c <__ultoa_invert+0x86>
    2b2a:	00 97       	sbiw	r24, 0x00	; 0
    2b2c:	61 05       	cpc	r22, r1
    2b2e:	71 05       	cpc	r23, r1
    2b30:	08 95       	ret
    2b32:	9b 01       	movw	r18, r22
    2b34:	ac 01       	movw	r20, r24
    2b36:	0a 2e       	mov	r0, r26
    2b38:	06 94       	lsr	r0
    2b3a:	57 95       	ror	r21
    2b3c:	47 95       	ror	r20
    2b3e:	37 95       	ror	r19
    2b40:	27 95       	ror	r18
    2b42:	ba 95       	dec	r27
    2b44:	c9 f7       	brne	.-14     	; 0x2b38 <__ultoa_invert+0xa2>
    2b46:	62 0f       	add	r22, r18
    2b48:	73 1f       	adc	r23, r19
    2b4a:	84 1f       	adc	r24, r20
    2b4c:	95 1f       	adc	r25, r21
    2b4e:	a0 1d       	adc	r26, r0
    2b50:	08 95       	ret

00002b52 <_exit>:
    2b52:	f8 94       	cli

00002b54 <__stop_program>:
    2b54:	ff cf       	rjmp	.-2      	; 0x2b54 <__stop_program>
