

================================================================
== Vitis HLS Report for 'RNI_func'
================================================================
* Date:           Wed Mar 27 20:32:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- main_loop  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    4|     201|     90|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     237|    132|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |control_s_axi_U          |control_s_axi         |        0|   0|   36|  40|    0|
    |mul_32ns_32ns_64_2_1_U1  |mul_32ns_32ns_64_2_1  |        0|   4|  165|  50|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   4|  201|  90|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   6|           3|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |in_r_TDATA_blk_n                  |   9|          2|    1|          2|
    |out_r_TDATA_blk_n                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |p_1_reg_181                       |  8|   0|    8|          0|
    |p_2_reg_186                       |  2|   0|    2|          0|
    |p_3_reg_191                       |  1|   0|    1|          0|
    |p_4_reg_196                       |  5|   0|    5|          0|
    |p_5_reg_201                       |  6|   0|    6|          0|
    |p_s_reg_176                       |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 36|   0|   36|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        RNI_func|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        RNI_func|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        RNI_func|  return value|
|in_r_TVALID            |   in|    1|        axis|   in_r_V_dest_V|       pointer|
|in_r_TREADY            |  out|    1|        axis|   in_r_V_dest_V|       pointer|
|in_r_TDEST             |   in|    6|        axis|   in_r_V_dest_V|       pointer|
|out_r_TREADY           |   in|    1|        axis|  out_r_V_dest_V|       pointer|
|out_r_TVALID           |  out|    1|        axis|  out_r_V_dest_V|       pointer|
|out_r_TDEST            |  out|    6|        axis|  out_r_V_dest_V|       pointer|
|in_r_TDATA             |   in|   64|        axis|   in_r_V_data_V|       pointer|
|in_r_TKEEP             |   in|    8|        axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB             |   in|    8|        axis|   in_r_V_strb_V|       pointer|
|in_r_TUSER             |   in|    2|        axis|   in_r_V_user_V|       pointer|
|in_r_TLAST             |   in|    1|        axis|   in_r_V_last_V|       pointer|
|in_r_TID               |   in|    5|        axis|     in_r_V_id_V|       pointer|
|out_r_TDATA            |  out|   64|        axis|  out_r_V_data_V|       pointer|
|out_r_TKEEP            |  out|    8|        axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB            |  out|    8|        axis|  out_r_V_strb_V|       pointer|
|out_r_TUSER            |  out|    2|        axis|  out_r_V_user_V|       pointer|
|out_r_TLAST            |  out|    1|        axis|  out_r_V_last_V|       pointer|
|out_r_TID              |  out|    5|        axis|    out_r_V_id_V|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

