#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 13 17:00:14 2022
# Process ID: 15802
# Current directory: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow
# Command line: vivado -mode batch -source design.tcl -notrace
# Log file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/vivado.log
# Journal file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/vivado.jou
#-----------------------------------------------------------
source design.tcl -notrace
#HD: Setting Tcl Params:
	place.closeImportedSites == 1
	tcl.notrace == 1
	hd.visual == 0
#HD: Running synthesis for block cnn_layer_accel
	Writing results to: ./Synth//cnn_layer_accel
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.359 ; gain = 2.016 ; free physical = 53631 ; free virtual = 111345
	Parsing PRJ file: ./Sources//prj//cnn_layer_accel.prj
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/vivado-2019.1/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'krnl1x1Bias_dwc_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'krnl1x1Bias_dwc_fifo' do not match.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.953 ; gain = 39.594 ; free physical = 53617 ; free virtual = 111331
WARNING: [IP_Flow 19-2162] IP 'outbuf_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'outbuf_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'partMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'partMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'prevMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'prevMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'res_dwc_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'res_dwc_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'resdMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'resdMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_eg_meta_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_eg_meta_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_eg_pyld_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_eg_pyld_fifo' do not match.
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
WARNING: [IP_Flow 19-2162] IP 'trans_in_meta_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_in_meta_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_in_pyld_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_in_pyld_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'conv1x1_dwc_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'conv1x1_dwc_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'convMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'convMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'job_fetch_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'job_fetch_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'krnl1x1_bram' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'krnl1x1_bram' do not match.
WARNING: [IP_Flow 19-2162] IP 'krnl1x1Bias_bram' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'krnl1x1Bias_bram' do not match.
WARNING: [IP_Flow 19-2162] IP 'pixel_sequence_data_bram' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'pixel_sequence_data_bram' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'Block Memory Generator (8.3)' for IP 'pixel_sequence_data_bram' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xc7vx690tffg1157-2' and the part 'xcku115-flva1517-3-e' used to customize the IP 'pixel_sequence_data_bram' do not match.
	WARNING: No XDC file specified for cnn_layer_accel
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top cnn_layer_accel -part xc7vx690tffg1157-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1_bram/krnl1x1_bram.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/krnl1x1Bias_bram.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.xci

WARNING: [IP_Flow 19-2162] IP 'krnl1x1Bias_dwc_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'krnl1x1Bias_dwc_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'outbuf_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'outbuf_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'partMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'partMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'prevMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'prevMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'res_dwc_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'res_dwc_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'resdMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'resdMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_eg_meta_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_eg_meta_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_eg_pyld_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_eg_pyld_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_in_meta_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_in_meta_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_in_pyld_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_in_pyld_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'conv1x1_dwc_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'conv1x1_dwc_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'convMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'convMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'job_fetch_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'job_fetch_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'krnl1x1_bram' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'krnl1x1_bram' do not match.
WARNING: [IP_Flow 19-2162] IP 'krnl1x1Bias_bram' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'krnl1x1Bias_bram' do not match.
WARNING: [IP_Flow 19-2162] IP 'pixel_sequence_data_bram' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'pixel_sequence_data_bram' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'Block Memory Generator (8.3)' for IP 'pixel_sequence_data_bram' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xc7vx690tffg1157-2' and the part 'xcku115-flva1517-3-e' used to customize the IP 'pixel_sequence_data_bram' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15823 
WARNING: [Synth 8-2306] macro ACTV_WIDTH redefined [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/cnn_layer_accel_QUAD.svh:253]
WARNING: [Synth 8-2507] parameter declaration becomes local in cnn_layer_accel_awe_dsps with formal parameter declaration list [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/awe.svh:1]
WARNING: [Synth 8-976] trans_in_meta has already been declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:143]
WARNING: [Synth 8-2654] second declaration of trans_in_meta ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:143]
INFO: [Synth 8-994] trans_in_meta is declared here [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:138]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:199]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:226]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:253]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:279]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1972.492 ; gain = 158.656 ; free physical = 53056 ; free virtual = 110770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:27]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:92]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:93]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:94]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:95]
	Parameter C_INIT_ID_WTH bound to: 21 - type: integer 
	Parameter C_INIT_ADDR_WTH bound to: 224 - type: integer 
	Parameter C_INIT_LEN_WTH bound to: 56 - type: integer 
	Parameter C_INIT_DATA_WTH bound to: 3584 - type: integer 
	Parameter C_KRNL_1X1_BRAM_RD_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_TRAN_SZ bound to: 32 - type: integer 
	Parameter C_KRNL_1X1_SIMD_M1 bound to: 0 - type: integer 
	Parameter C_KN1X1_BM_WR_SEL_DFT bound to: 1'b1 
	Parameter C_KN1X1_BM_WR_SEL_END bound to: 1'b1 
	Parameter C_KN1X1B_BM_WR_SEL_DFT bound to: 1'b1 
	Parameter C_KN1X1B_BM_WR_SEL_END bound to: 1'b1 
	Parameter C_CONV_1X1_PIP_EN_CFG_WTH bound to: 4 - type: integer 
	Parameter C_CURR_CONV1X1_IT_META_WTH bound to: 1 - type: integer 
	Parameter C_CONV1X1_IT_WTH bound to: 0 - type: integer 
	Parameter C_CONVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_PARTMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_PREVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_RESDMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_OUTBUF_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_OUTBUF_FIFO_DIN_FACTOR bound to: 64 - type: integer 
	Parameter C_CONV1X1_DWC_CT_WTH bound to: 10 - type: integer 
	Parameter C_CONV1X1_DWC_DIN_PD bound to: 112 - type: integer 
	Parameter C_RES_DWC_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_TRANS_IN_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_IN_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_VEC_ADD_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_MULT_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_SUM_ARR_SZ bound to: 16 - type: integer 
	Parameter C_VEC_SUM_ARR_ADDR_WTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awp' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:31]
	Parameter C_TRANS_IN_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_IN_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_NUM_QUAD_PER_CM_FIFO bound to: 64 - type: integer 
	Parameter C_NUM_CONVMAP_FIFO bound to: 0.000000 - type: float 
	Parameter C_CONVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:153]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:154]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:155]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:156]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:157]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:158]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:159]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:160]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:161]
INFO: [Synth 8-6157] synthesizing module 'fifo_fwft' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/fifo_fwft.sv:1]
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 5 - type: integer 
	Parameter C_FIFO_DEPTH_ACTUAL bound to: 5 - type: integer 
	Parameter C_LOG2_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_ALMOST_FULL_THRESHOLD bound to: 4 - type: integer 
	Parameter C_PTR_CONSTANT_0 bound to: 3'b000 
	Parameter C_PTR_CONSTANT_1 bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_fwft' (1#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/fifo_fwft.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_quad' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:31]
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_PIXEL_DATAIN_WIDTH bound to: 64 - type: integer 
	Parameter C_PIXEL_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_PFB_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter CE_CYCLE_COUNTER_WIDTH bound to: 24 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CE_CYCLE_CNT_WIDTH bound to: 24 - type: integer 
	Parameter C_WHT_TBL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_RELU_WIDTH bound to: 128 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter C_ACTV_WIDTH bound to: 32 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_prefetch_buffer.sv:31]
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 9 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_no_change_2_clock_ram' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.sv:31]
	Parameter C_RAM_WR_WIDTH bound to: 16 - type: integer 
	Parameter C_RAM_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_RD_WIDTH bound to: 16 - type: integer 
	Parameter C_RD_PORT_HIGH_PERF bound to: 0 - type: integer 
	Parameter C_RAM_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_CLG2_RAM_WR_DEPTH bound to: 9 - type: integer 
	Parameter C_CLG2_RAM_RD_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_no_change_2_clock_ram' (2#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_prefetch_buffer' (3#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_prefetch_buffer.sv:31]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 3 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bit' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit' (4#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized0' (4#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus' (5#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_no_change_ram' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_true_dual_port_no_change_ram.sv:32]
	Parameter C_RAM_A_WIDTH bound to: 16 - type: integer 
	Parameter C_RAM_A_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_B_WIDTH bound to: 16 - type: integer 
	Parameter C_PORT_A_RAM_PERF bound to: PORT_A_HIGH_PERFORMANCE - type: string 
	Parameter C_PORT_B_RAM_PERF bound to: PORT_B_HIGH_PERFORMANCE - type: string 
	Parameter C_RAM_B_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_CLG2_RAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_RAM_B_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_no_change_ram' (6#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_true_dual_port_no_change_ram.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 4 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized0' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized0' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_dsps' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
	Parameter C_DATAIN_DELAY bound to: 0 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized1' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized1' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized2' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized2' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized3' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized3' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized3' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized3' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_ce_dsps' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:3]
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_MAX_WINDOW_SIZE_COUNTER bound to: 12 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_MACC bound to: 2'b01 
	Parameter ST_POOLING bound to: 2'b10 
	Parameter C_PIPE_DELAY bound to: 5 - type: integer 
	Parameter C_PIPE_DELAY_CONV bound to: 2 - type: integer 
	Parameter C_NUM_DATA_STAGES_B_DSP_0 bound to: 1 - type: integer 
	Parameter C_NUM_DATA_STAGES_C_DSP_0 bound to: 3 - type: integer 
	Parameter C_NUM_DATA_STAGES_C_DSP_1 bound to: 2 - type: integer 
	Parameter C_NUM_DATA_STAGES_PCIN_DSP_0 bound to: 3 - type: integer 
	Parameter C_NUM_MAX_STAGES bound to: 1 - type: integer 
	Parameter C_MULTIPLIER_DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'awe_dsp_input_mux' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/awe_dsp_input_mux.sv:1]
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'awe_dsp_input_mux' (8#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/awe_dsp_input_mux.sv:1]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:312]
WARNING: [Synth 8-324] index 17 out of range [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:489]
WARNING: [Synth 8-324] index 17 out of range [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:492]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:556]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_ce_macc_0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:25]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_DELAY bound to: 3 - type: integer 
	Parameter C_OUTPUT_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [/home/software/vivado-2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12538]
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: DYNAMIC - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (9#1) [/home/software/vivado-2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12538]
WARNING: [Synth 8-3848] Net ACIN in module/entity cnn_layer_accel_ce_macc_0 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:96]
WARNING: [Synth 8-3848] Net BCIN in module/entity cnn_layer_accel_ce_macc_0 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:97]
WARNING: [Synth 8-3848] Net MULTSIGNIN in module/entity cnn_layer_accel_ce_macc_0 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_ce_macc_0' (10#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:25]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_ce_macc_1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:25]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_DELAY bound to: 3 - type: integer 
	Parameter C_OUTPUT_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [/home/software/vivado-2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12538]
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: DYNAMIC - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (10#1) [/home/software/vivado-2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12538]
WARNING: [Synth 8-3848] Net ACIN in module/entity cnn_layer_accel_ce_macc_1 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:96]
WARNING: [Synth 8-3848] Net BCIN in module/entity cnn_layer_accel_ce_macc_1 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:97]
WARNING: [Synth 8-3848] Net MULTSIGNIN in module/entity cnn_layer_accel_ce_macc_1 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_ce_macc_1' (11#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:25]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_stage_reg_reg[2] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:367]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_stage_reg_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:367]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_stage_reg_reg[0] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:367]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_valid_stage_reg_reg[2] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:368]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_valid_stage_reg_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:368]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_valid_stage_reg_reg[0] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:368]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_ce_dsps' (12#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_dsps' (13#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_rowbuffers' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
	Parameter C_FIRST_AWE_ROW_BUF bound to: 0 - type: integer 
	Parameter C_SEQ_DATAIN_DELAY bound to: 0 - type: integer 
	Parameter C_CE0_ROW_MATRIC_DELAY bound to: 3 - type: integer 
	Parameter C_CE1_ROW_MATRIC_DELAY bound to: 4 - type: integer 
	Parameter C_CE0_ROW_MAT_WR_ADDR_DELAY bound to: 3 - type: integer 
	Parameter C_CE1_ROW_MAT_WR_ADDR_DELAY bound to: 4 - type: integer 
	Parameter C_CE0_ROW_MAT_PX_DIN_DELAY bound to: 2 - type: integer 
	Parameter C_CE1_ROW_MAT_PX_DIN_DELAY bound to: 3 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_CE_PIXEL_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_no_change_ram' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:39]
	Parameter C_RAM_WIDTH bound to: 16 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_PERF bound to: HIGH_PERFORMANCE - type: string 
	Parameter C_CLG2_RAM_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_no_change_ram' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:39]
WARNING: [Synth 8-7023] instance 'bram0' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:228]
WARNING: [Synth 8-7023] instance 'bram1' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:244]
WARNING: [Synth 8-7023] instance 'bram2' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:260]
WARNING: [Synth 8-7023] instance 'bram3' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:276]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized4' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized4' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized5' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized5' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized4' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized4' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized5' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized5' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized6' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized6' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized7' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized7' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized8' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized8' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized9' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized9' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-4471] merging register 'bram1_rden_reg' into 'bram0_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
INFO: [Synth 8-4471] merging register 'bram3_rden_reg' into 'bram2_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-6014] Unused sequential element bram1_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
WARNING: [Synth 8-6014] Unused sequential element bram3_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_rowbuffers' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:400]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:401]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 5 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized10' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized10' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized1' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 6 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized11' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized11' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized2' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_dsps__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
	Parameter C_DATAIN_DELAY bound to: 2 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized12' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized12' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_dsps__parameterized0' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
	Parameter C_FIRST_AWE_ROW_BUF bound to: 1 - type: integer 
	Parameter C_SEQ_DATAIN_DELAY bound to: 2 - type: integer 
	Parameter C_CE0_ROW_MATRIC_DELAY bound to: 5 - type: integer 
	Parameter C_CE1_ROW_MATRIC_DELAY bound to: 6 - type: integer 
	Parameter C_CE0_ROW_MAT_WR_ADDR_DELAY bound to: 5 - type: integer 
	Parameter C_CE1_ROW_MAT_WR_ADDR_DELAY bound to: 6 - type: integer 
	Parameter C_CE0_ROW_MAT_PX_DIN_DELAY bound to: 4 - type: integer 
	Parameter C_CE1_ROW_MAT_PX_DIN_DELAY bound to: 5 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_CE_PIXEL_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
WARNING: [Synth 8-7023] instance 'bram0' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:228]
WARNING: [Synth 8-7023] instance 'bram1' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:244]
WARNING: [Synth 8-7023] instance 'bram2' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:260]
WARNING: [Synth 8-7023] instance 'bram3' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:276]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized6' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized6' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized13' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized13' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized14' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized14' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized15' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized15' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-4471] merging register 'bram1_rden_reg' into 'bram0_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
INFO: [Synth 8-4471] merging register 'bram3_rden_reg' into 'bram2_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-6014] Unused sequential element bram1_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
WARNING: [Synth 8-6014] Unused sequential element bram3_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-3848] Net cascade_in_ready in module/entity cnn_layer_accel_awe_rowbuffers__parameterized0 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized0' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:400]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:401]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized3' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 7 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized16' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized16' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized3' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized4' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 8 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized17' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized17' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized4' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_dsps__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
	Parameter C_DATAIN_DELAY bound to: 4 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized18' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized18' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_dsps__parameterized1' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
	Parameter C_FIRST_AWE_ROW_BUF bound to: 2 - type: integer 
	Parameter C_SEQ_DATAIN_DELAY bound to: 4 - type: integer 
	Parameter C_CE0_ROW_MATRIC_DELAY bound to: 7 - type: integer 
	Parameter C_CE1_ROW_MATRIC_DELAY bound to: 8 - type: integer 
	Parameter C_CE0_ROW_MAT_WR_ADDR_DELAY bound to: 7 - type: integer 
	Parameter C_CE1_ROW_MAT_WR_ADDR_DELAY bound to: 8 - type: integer 
	Parameter C_CE0_ROW_MAT_PX_DIN_DELAY bound to: 6 - type: integer 
	Parameter C_CE1_ROW_MAT_PX_DIN_DELAY bound to: 7 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_CE_PIXEL_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
WARNING: [Synth 8-7023] instance 'bram0' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:228]
WARNING: [Synth 8-7023] instance 'bram1' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:244]
WARNING: [Synth 8-7023] instance 'bram2' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:260]
WARNING: [Synth 8-7023] instance 'bram3' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:276]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized7' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized7' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized8' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized8' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized19' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized19' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized20' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized20' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized21' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 9 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized21' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-4471] merging register 'bram1_rden_reg' into 'bram0_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
INFO: [Synth 8-4471] merging register 'bram3_rden_reg' into 'bram2_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-6014] Unused sequential element bram1_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
WARNING: [Synth 8-6014] Unused sequential element bram3_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-3848] Net cascade_in_ready in module/entity cnn_layer_accel_awe_rowbuffers__parameterized1 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized1' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:400]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:401]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized5' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 9 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized22' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 9 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized22' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized5' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized6' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 10 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized23' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized23' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized6' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_dsps__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
	Parameter C_DATAIN_DELAY bound to: 6 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized24' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized24' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_dsps__parameterized2' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
	Parameter C_FIRST_AWE_ROW_BUF bound to: 3 - type: integer 
	Parameter C_SEQ_DATAIN_DELAY bound to: 6 - type: integer 
	Parameter C_CE0_ROW_MATRIC_DELAY bound to: 9 - type: integer 
	Parameter C_CE1_ROW_MATRIC_DELAY bound to: 10 - type: integer 
	Parameter C_CE0_ROW_MAT_WR_ADDR_DELAY bound to: 9 - type: integer 
	Parameter C_CE1_ROW_MAT_WR_ADDR_DELAY bound to: 10 - type: integer 
	Parameter C_CE0_ROW_MAT_PX_DIN_DELAY bound to: 8 - type: integer 
	Parameter C_CE1_ROW_MAT_PX_DIN_DELAY bound to: 9 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_CE_PIXEL_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
WARNING: [Synth 8-7023] instance 'bram0' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:228]
WARNING: [Synth 8-7023] instance 'bram1' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:244]
WARNING: [Synth 8-7023] instance 'bram2' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:260]
WARNING: [Synth 8-7023] instance 'bram3' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:276]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized9' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized9' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized10' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized10' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized25' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 9 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized25' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized26' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized26' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized27' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 11 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized27' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-4471] merging register 'bram1_rden_reg' into 'bram0_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
INFO: [Synth 8-4471] merging register 'bram3_rden_reg' into 'bram2_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-6014] Unused sequential element bram1_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
WARNING: [Synth 8-6014] Unused sequential element bram3_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-3848] Net cascade_in_ready in module/entity cnn_layer_accel_awe_rowbuffers__parameterized2 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized2' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:400]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:401]
INFO: [Synth 8-6157] synthesizing module 'pixel_sequence_data_bram' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/pixel_sequence_data_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pixel_sequence_data_bram' (16#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/pixel_sequence_data_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_sequence_table0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:27]
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_sequence_table0' (17#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_sequence_table1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:27]
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_sequence_table1' (18#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_quad_bram_ctrl' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:31]
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_NUM_CE bound to: 8 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:164]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i0_SRL_bit'. This will prevent further optimization [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:196]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i2_SRL_bit'. This will prevent further optimization [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:220]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_quad_bram_ctrl' (19#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:31]
WARNING: [Synth 8-689] width (7) of port connection 'stride' does not match port width (3) of module 'cnn_layer_accel_quad_bram_ctrl' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:532]
WARNING: [Synth 8-7023] instance 'i0_cnn_layer_accel_quad_bram_ctrl' of module 'cnn_layer_accel_quad_bram_ctrl' has 47 connections declared, but only 46 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:514]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_quad' (20#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_trans_in_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.sv:32]
	Parameter C_TRANS_IN_DIN_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_IN_DOU_WTH bound to: 2048 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'trans_in_pyld_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/trans_in_pyld_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trans_in_pyld_fifo' (21#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/trans_in_pyld_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'trans_in_meta_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/trans_in_meta_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trans_in_meta_fifo' (22#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/trans_in_meta_fifo_stub.v:6]
WARNING: [Synth 8-3848] Net full in module/entity cnn_layer_accel_trans_in_fifo does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_trans_in_fifo' (23#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_trans_eg_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.sv:32]
	Parameter C_TRANS_EG_DIN_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_DOU_WTH bound to: 2048 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'trans_eg_pyld_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/trans_eg_pyld_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trans_eg_pyld_fifo' (24#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/trans_eg_pyld_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'trans_eg_meta_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/trans_eg_meta_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trans_eg_meta_fifo' (25#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/trans_eg_meta_fifo_stub.v:6]
WARNING: [Synth 8-3848] Net full in module/entity cnn_layer_accel_trans_eg_fifo does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_trans_eg_fifo' (26#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.sv:32]
INFO: [Synth 8-4471] merging register 'QUAD[1].job_fetch_ack_reg[1]' into 'QUAD[1].job_start_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:215]
INFO: [Synth 8-4471] merging register 'QUAD[1].job_complete_ack_reg[1]' into 'QUAD[1].job_start_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:218]
INFO: [Synth 8-4471] merging register 'QUAD[1].job_parameters_valid_reg[1]' into 'QUAD[1].job_start_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:213]
WARNING: [Synth 8-6014] Unused sequential element QUAD[1].job_fetch_ack_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:215]
WARNING: [Synth 8-6014] Unused sequential element QUAD[1].job_complete_ack_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:218]
WARNING: [Synth 8-6014] Unused sequential element QUAD[1].job_parameters_valid_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:213]
WARNING: [Synth 8-3848] Net clk_FAS in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:171]
WARNING: [Synth 8-3848] Net trans_eg_fifo_din in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:147]
WARNING: [Synth 8-3848] Net trans_eg_fifo_rden in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:146]
WARNING: [Synth 8-3848] Net job_fetch_complete[3] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[3] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[3] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[2] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[2] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[2] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[1] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[1] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[1] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[0] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[0] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[0] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awp' (27#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_FAS' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:32]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:129]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:130]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:131]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:132]
	Parameter C_FAS_ID bound to: 0 - type: integer 
	Parameter C_KL_IT_RD_ID bound to: 0 - type: integer 
	Parameter C_KB_IT_RD_ID bound to: 1 - type: integer 
	Parameter C_AC_IT_RD_ID bound to: 2 - type: integer 
	Parameter C_IM_IT_RD_ID bound to: 3 - type: integer 
	Parameter C_PM_IT_RD_ID bound to: 4 - type: integer 
	Parameter C_RM_IT_RD_ID bound to: 5 - type: integer 
	Parameter C_PV_IT_RD_ID bound to: 6 - type: integer 
	Parameter C_NUM_RD_CLIENTS bound to: 7 - type: integer 
	Parameter C_NUM_WR_CLIENTS bound to: 1 - type: integer 
	Parameter ST_IDLE bound to: 8'b00000001 
	Parameter ST_LD_1X1_KRN bound to: 8'b00000010 
	Parameter ST_LD_1X1_KRB bound to: 8'b00000100 
	Parameter ST_CFG_AWP bound to: 8'b00001000 
	Parameter ST_START_AWP bound to: 8'b00010000 
	Parameter ST_ACTIVE bound to: 8'b00100000 
	Parameter ST_WAIT_LAST_WRITE bound to: 8'b01000000 
	Parameter ST_SEND_COMPLETE bound to: 8'b10000000 
	Parameter C_INIT_ID_WTH bound to: 21 - type: integer 
	Parameter C_INIT_ADDR_WTH bound to: 224 - type: integer 
	Parameter C_INIT_LEN_WTH bound to: 56 - type: integer 
	Parameter C_INIT_DATA_WTH bound to: 3584 - type: integer 
	Parameter C_NUM_QUAD_CFG_PKTS bound to: 1 - type: integer 
	Parameter C_AWP_QUAD_CFG_PKT_TOT bound to: 1 - type: integer 
	Parameter C_INIT_REQ_ID_WTH bound to: 21 - type: integer 
	Parameter C_INIT_MEM_RD_ADDR_WTH bound to: 224 - type: integer 
	Parameter C_INIT_MEM_RD_LEN_WTH bound to: 56 - type: integer 
	Parameter C_KRNL_1X1_BRAM_RD_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_TRAN_SZ bound to: 32 - type: integer 
	Parameter C_KRNL_1X1_SIMD_M1 bound to: 0 - type: integer 
	Parameter C_KN1X1_BM_WR_SEL_DFT bound to: 1'b1 
	Parameter C_KN1X1_BM_WR_SEL_END bound to: 1'b1 
	Parameter C_KN1X1B_BM_WR_SEL_DFT bound to: 1'b1 
	Parameter C_KN1X1B_BM_WR_SEL_END bound to: 1'b1 
	Parameter C_CONV_1X1_PIP_EN_CFG_WTH bound to: 4 - type: integer 
	Parameter C_CURR_CONV1X1_IT_META_WTH bound to: 1 - type: integer 
	Parameter C_CONV1X1_IT_WTH bound to: 0 - type: integer 
	Parameter C_CONVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_PARTMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_PREVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_RESDMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_OUTBUF_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_OUTBUF_FIFO_DIN_FACTOR bound to: 64 - type: integer 
	Parameter C_CONV1X1_DWC_CT_WTH bound to: 10 - type: integer 
	Parameter C_CONV1X1_DWC_DIN_PD bound to: 112 - type: integer 
	Parameter C_RES_DWC_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_TRANS_IN_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_IN_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_VEC_ADD_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_MULT_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_SUM_ARR_SZ bound to: 16 - type: integer 
	Parameter C_VEC_SUM_ARR_ADDR_WTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_conv1x1_pip' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:33]
	Parameter C_CONV1X1_PIP_DLY bound to: 0 - type: integer 
	Parameter C_KRNL_1X1_BRAM_WR_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_BRAM_RD_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_BIAS_BRAM_WR_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_BIAS_BRAM_RD_ADDR_WTH bound to: 16 - type: integer 
	Parameter C_VEC_ADD_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_MULT_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized28' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized28' (27#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'krnl1x1_bram' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/krnl1x1_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'krnl1x1_bram' (28#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/krnl1x1_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'krnl1x1Bias_bram' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/krnl1x1Bias_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'krnl1x1Bias_bram' (29#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/krnl1x1Bias_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vector_multiply' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/vector_multiply.sv:32]
	Parameter C_OP_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_OPERANDS bound to: 128 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 2048 - type: integer 
	Parameter C_OP_VEC_WIDTH bound to: 1024 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1024 - type: integer 
WARNING: [Synth 8-3848] Net datain_ready in module/entity vector_multiply does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/vector_multiply.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'vector_multiply' (30#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/vector_multiply.sv:32]
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:3]
	Parameter C_NUM_INPUTS bound to: 64 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_LEVELS bound to: 7 - type: integer 
	Parameter C_NUM_PARTIALS bound to: 127 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (31#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:3]
WARNING: [Synth 8-6014] Unused sequential element adder_tree_datain_valid_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:436]
WARNING: [Synth 8-3848] Net krnl1x1Bias_bram_wrAddr in module/entity cnn_layer_accel_conv1x1_pip does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_conv1x1_pip' (32#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:33]
WARNING: [Synth 8-689] width (3584) of port connection 'krnl1x1_bram_din' does not match port width (1024) of module 'cnn_layer_accel_conv1x1_pip' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:797]
INFO: [Synth 8-6157] synthesizing module 'krnl1x1Bias_dwc_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/krnl1x1Bias_dwc_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'krnl1x1Bias_dwc_fifo' (33#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/krnl1x1Bias_dwc_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'job_fetch_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/job_fetch_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'job_fetch_fifo' (34#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/job_fetch_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'convMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/convMap_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convMap_fifo' (35#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/convMap_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'res_dwc_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/res_dwc_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'res_dwc_fifo' (36#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/res_dwc_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv1x1_dwc_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/conv1x1_dwc_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv1x1_dwc_fifo' (37#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/conv1x1_dwc_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'partMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/partMap_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'partMap_fifo' (38#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/partMap_fifo_stub.v:6]
WARNING: [Synth 8-689] width (3584) of port connection 'din' does not match port width (1024) of module 'partMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:615]
INFO: [Synth 8-6157] synthesizing module 'prevMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/prevMap_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prevMap_fifo' (39#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/prevMap_fifo_stub.v:6]
WARNING: [Synth 8-689] width (3584) of port connection 'din' does not match port width (1024) of module 'prevMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:636]
INFO: [Synth 8-6157] synthesizing module 'resdMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/resdMap_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'resdMap_fifo' (40#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/resdMap_fifo_stub.v:6]
WARNING: [Synth 8-689] width (3584) of port connection 'din' does not match port width (1024) of module 'resdMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:657]
INFO: [Synth 8-6157] synthesizing module 'outbuf_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/outbuf_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'outbuf_fifo' (41#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-15802-e5-cse-322-16/realtime/outbuf_fifo_stub.v:6]
WARNING: [Synth 8-689] width (512) of port connection 'dout' does not match port width (1024) of module 'outbuf_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:681]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_FAS_vec_add' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:33]
	Parameter C_VEC_ADD_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_SUM_ARR_SZ bound to: 16 - type: integer 
	Parameter C_VEC_SUM_ARR_ADDR_WTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_FAS_vec_add' (42#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_FAS_pip_ctrl' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.sv:32]
	Parameter ST_IDLE bound to: 8'b00000001 
	Parameter ST_LD_1X1_KRN bound to: 8'b00000010 
	Parameter ST_LD_1X1_KRB bound to: 8'b00000100 
	Parameter ST_CFG_AWP bound to: 8'b00001000 
	Parameter ST_START_AWP bound to: 8'b00010000 
	Parameter ST_ACTIVE bound to: 8'b00100000 
	Parameter ST_WAIT_LAST_WRITE bound to: 8'b01000000 
	Parameter ST_SEND_COMPLETE bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_FAS_pip_ctrl' (43#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.sv:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1159]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1235]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:129]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:130]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:131]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:132]
WARNING: [Synth 8-6014] Unused sequential element AWP_ct_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:857]
WARNING: [Synth 8-6014] Unused sequential element QUAD_ct_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:858]
WARNING: [Synth 8-6014] Unused sequential element pixelSeqAddr_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:894]
WARNING: [Synth 8-6014] Unused sequential element pixSeqCfgFetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:898]
WARNING: [Synth 8-6014] Unused sequential element krnl3x3Addr_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:902]
WARNING: [Synth 8-6014] Unused sequential element krnl3x3BiasAddr_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:903]
WARNING: [Synth 8-6014] Unused sequential element krnl3x3FetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:904]
WARNING: [Synth 8-6014] Unused sequential element krnl3x3BiasFetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:905]
WARNING: [Synth 8-6014] Unused sequential element krnl1x1FetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:906]
WARNING: [Synth 8-6014] Unused sequential element krnl1x1BiasFetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:907]
WARNING: [Synth 8-6014] Unused sequential element VECTOR_ADD_SIMD_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:926]
WARNING: [Synth 8-6014] Unused sequential element KRNL_1X1_SIMD_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:927]
WARNING: [Synth 8-6014] Unused sequential element krnl1x1B_ld_start_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:940]
WARNING: [Synth 8-6014] Unused sequential element partMapAddr_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1186]
WARNING: [Synth 8-6014] Unused sequential element resdMapAddr_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1188]
WARNING: [Synth 8-6014] Unused sequential element cfg_AWP_done_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1228]
WARNING: [Synth 8-6014] Unused sequential element start_AWP_done_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1229]
WARNING: [Synth 8-6014] Unused sequential element partMapAddr_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1502]
WARNING: [Synth 8-6014] Unused sequential element init_rd_rem_reg[5] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1556]
WARNING: [Synth 8-6014] Unused sequential element resdMapAddr_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1592]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net itN_krnlbi_1x1_addr_cfg in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:256]
WARNING: [Synth 8-3848] Net itN_krnlbi_1x1_addr_cfg in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:256]
WARNING: [Synth 8-3848] Net itN_krnlbi_1x1_addr_cfg in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:256]
WARNING: [Synth 8-3848] Net itN_krnlbi_1x1_addr_cfg in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:256]
WARNING: [Synth 8-3848] Net itN_krnlbi_1x1_fetch_amount_cfg in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:257]
WARNING: [Synth 8-3848] Net itN_krnlbi_1x1_fetch_amount_cfg in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:257]
WARNING: [Synth 8-3848] Net itN_krnlbi_1x1_fetch_amount_cfg in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:257]
WARNING: [Synth 8-3848] Net itN_krnlbi_1x1_fetch_amount_cfg in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:257]
WARNING: [Synth 8-3848] Net res_dwc_fifo_rd_vld in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:317]
WARNING: [Synth 8-3848] Net targ_wr_data in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:192]
WARNING: [Synth 8-3848] Net trans_in_fifo_wren in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:393]
WARNING: [Synth 8-3848] Net trans_eg_fifo_din in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:405]
WARNING: [Synth 8-3848] Net job_fetch_fifo_din in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:414]
WARNING: [Synth 8-3848] Net partMap_fifo_empty in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:351]
WARNING: [Synth 8-3848] Net resdMap_fifo_empty in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:339]
WARNING: [Synth 8-3848] Net krnl1x1_dpth_tot_cfg in module/entity cnn_layer_accel_FAS does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_FAS' (44#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:32]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:92]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:93]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:94]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:95]
WARNING: [Synth 8-3848] Net trans_eg_fifo_dout_vld in module/entity cnn_layer_accel does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:176]
WARNING: [Synth 8-3848] Net trans_eg_fifo_dout in module/entity cnn_layer_accel does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:178]
WARNING: [Synth 8-3848] Net trans_in_fifo_din_rdy in module/entity cnn_layer_accel does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel' (45#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:27]
WARNING: [Synth 8-3331] design xilinx_simple_dual_port_no_change_ram has unconnected port fifo_fwft
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized2 has unconnected port cascade_in_ready
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized2 has unconnected port cascade_in_valid
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized2 has unconnected port cascade
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized2 has unconnected port master_quad
WARNING: [Synth 8-3331] design awe_dsp_input_mux has unconnected port clk
WARNING: [Synth 8-3331] design awe_dsp_input_mux has unconnected port rst
WARNING: [Synth 8-3331] design cnn_layer_accel_ce_dsps has unconnected port cascade_carryin
WARNING: [Synth 8-3331] design cnn_layer_accel_ce_dsps has unconnected port cascade_datain_valid
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized1 has unconnected port cascade_in_ready
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized1 has unconnected port cascade_in_valid
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized1 has unconnected port cascade
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized1 has unconnected port master_quad
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized0 has unconnected port cascade_in_ready
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized0 has unconnected port cascade_in_valid
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized0 has unconnected port cascade
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized0 has unconnected port master_quad
WARNING: [Synth 8-3331] design SRL_bus__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design SRL_bus__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design SRL_bus__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design SRL_bit__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design SRL_bit__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design SRL_bit__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[127]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[126]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[125]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[124]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[123]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[122]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[63]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[62]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port cascade_out_ready
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port config_valid[3]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port config_valid[2]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port result_accept
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port full
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2047]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2046]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2045]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2044]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2043]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2042]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2041]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2040]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2039]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2038]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2037]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2036]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2035]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2034]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2033]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2032]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2031]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2030]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2029]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2028]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2027]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2026]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2025]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2024]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2023]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2022]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2021]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2020]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2019]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2018]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2017]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2016]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2015]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2014]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2013]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2012]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2011]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2010]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2009]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2008]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2007]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2006]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2005]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2004]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2003]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2002]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2001]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2000]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1999]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1998]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1997]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1996]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1995]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1994]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1993]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1992]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1991]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1990]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1989]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1988]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1987]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1986]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1985]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1984]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2355.539 ; gain = 541.703 ; free physical = 52793 ; free virtual = 110514
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2371.383 ; gain = 557.547 ; free physical = 52841 ; free virtual = 110562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2371.383 ; gain = 557.547 ; free physical = 52841 ; free virtual = 110562
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-180] Cell 'DSP48E2' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  64 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:168]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo_in_context.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo_in_context.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo/outbuf_fifo_in_context.xdc] for cell 'nolabel_line194/i0_outBuf_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo/outbuf_fifo_in_context.xdc] for cell 'nolabel_line194/i0_outBuf_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo/partMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_partMap_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo/partMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_partMap_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_prevMap_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_prevMap_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo/job_fetch_fifo_in_context.xdc] for cell 'nolabel_line194/i0_res_dwc_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo/job_fetch_fifo_in_context.xdc] for cell 'nolabel_line194/i0_res_dwc_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_resdMap_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_resdMap_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo/conv1x1_dwc_fifo_in_context.xdc] for cell 'nolabel_line194/i0_conv1x1_dwc_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo/conv1x1_dwc_fifo_in_context.xdc] for cell 'nolabel_line194/i0_conv1x1_dwc_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_convMap_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_convMap_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo/job_fetch_fifo_in_context.xdc] for cell 'nolabel_line194/i0_job_fetch_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo/job_fetch_fifo_in_context.xdc] for cell 'nolabel_line194/i0_job_fetch_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1_bram/krnl1x1_bram/krnl1x1_bram_in_context.xdc] for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1_bram/krnl1x1_bram/krnl1x1_bram_in_context.xdc] for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/krnl1x1Bias_bram/krnl1x1Bias_bram_in_context.xdc] for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/krnl1x1Bias_bram/krnl1x1Bias_bram_in_context.xdc] for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[0].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[0].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[1].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[1].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[2].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[2].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[3].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[3].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3473.180 ; gain = 0.000 ; free physical = 51659 ; free virtual = 109381
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3473.180 ; gain = 0.000 ; free physical = 51659 ; free virtual = 109380
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 52748 ; free virtual = 110470
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 52748 ; free virtual = 110469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_krnl1x1Bias_dwc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_outBuf_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_partMap_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_prevMap_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_res_dwc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_resdMap_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_conv1x1_dwc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_convMap_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_job_fetch_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip /i_krnl1x1_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip /i_krnl1x1Bias_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[0].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[1].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[2].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[3].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 52676 ; free virtual = 110398
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'AWP_meta_data_len_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:893]
INFO: [Synth 8-4471] merging register 'partMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:895]
INFO: [Synth 8-4471] merging register 'resdMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:896]
INFO: [Synth 8-4471] merging register 'outMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:897]
INFO: [Synth 8-4471] merging register 'inMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:899]
INFO: [Synth 8-4471] merging register 'prevMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:900]
INFO: [Synth 8-4471] merging register 'inMapFetchTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:901]
INFO: [Synth 8-4471] merging register 'partMapFetchTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:908]
INFO: [Synth 8-4471] merging register 'resdMapFetchTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:909]
INFO: [Synth 8-4471] merging register 'outMapStoreTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:910]
INFO: [Synth 8-4471] merging register 'ob_store_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:911]
INFO: [Synth 8-4471] merging register 'prevMapFetchTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:912]
INFO: [Synth 8-4471] merging register 'num_tot_1x1_kernels_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:913]
INFO: [Synth 8-4471] merging register 'cm_high_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:914]
INFO: [Synth 8-4471] merging register 'rm_low_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:915]
INFO: [Synth 8-4471] merging register 'pm_low_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:916]
INFO: [Synth 8-4471] merging register 'pv_low_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:917]
INFO: [Synth 8-4471] merging register 'rm_fetch_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:918]
INFO: [Synth 8-4471] merging register 'pm_fetch_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:919]
INFO: [Synth 8-4471] merging register 'pv_fetch_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:920]
INFO: [Synth 8-4471] merging register 'im_fetch_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:921]
INFO: [Synth 8-4471] merging register 'ob_high_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:922]
INFO: [Synth 8-4471] merging register 'krnl1x1_dpth_end_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:715]
INFO: [Synth 8-4471] merging register 'itN_num_1x1_kernels_cfg_reg[3][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:786]
INFO: [Synth 8-4471] merging register 'itN_num_1x1_kernels_cfg_reg[2][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:786]
INFO: [Synth 8-4471] merging register 'itN_num_1x1_kernels_cfg_reg[1][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:786]
INFO: [Synth 8-4471] merging register 'itN_num_1x1_kernels_cfg_reg[0][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:786]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_addr_cfg_reg[3][31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:932]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_addr_cfg_reg[2][31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:932]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_addr_cfg_reg[1][31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:932]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_addr_cfg_reg[0][31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:932]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_fetch_amount_cfg_reg[3][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:935]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_fetch_amount_cfg_reg[2][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:935]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_fetch_amount_cfg_reg[1][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:935]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_fetch_amount_cfg_reg[0][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:935]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1036]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1056]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1076]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1096]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1677]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/fifo_fwft.sv:83]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[4][3:0]' into 'sequence_data0_reg[4][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:77]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[3][3:0]' into 'sequence_data0_reg[3][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:77]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[2][3:0]' into 'sequence_data0_reg[2][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:77]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[0][3:0]' into 'sequence_data0_reg[0][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:77]
INFO: [Synth 8-4471] merging register 'sequence_data2_reg[1][3:0]' into 'sequence_data0_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:83]
INFO: [Synth 8-4471] merging register 'sequence_data2_reg[0][3:0]' into 'sequence_data0_reg[0][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:83]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[4][3:0]' into 'sequence_data2_reg[4][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[3][3:0]' into 'sequence_data2_reg[3][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[2][3:0]' into 'sequence_data2_reg[2][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[1][3:0]' into 'sequence_data1_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[0][3:0]' into 'sequence_data0_reg[0][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[4][3:0]' into 'sequence_data0_reg[4][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:78]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[3][3:0]' into 'sequence_data0_reg[3][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:78]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[2][3:0]' into 'sequence_data0_reg[2][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:78]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[0][3:0]' into 'sequence_data0_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:78]
INFO: [Synth 8-4471] merging register 'sequence_data2_reg[1][3:0]' into 'sequence_data0_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:84]
INFO: [Synth 8-4471] merging register 'sequence_data2_reg[0][3:0]' into 'sequence_data0_reg[0][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:84]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[4][3:0]' into 'sequence_data2_reg[4][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[3][3:0]' into 'sequence_data2_reg[3][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[2][3:0]' into 'sequence_data2_reg[2][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[1][3:0]' into 'sequence_data1_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[0][3:0]' into 'sequence_data0_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnn_layer_accel_ce_dsps'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.sv:126]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_mult_din_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:297]
WARNING: [Synth 8-327] inferring latch for variable 'outBuf_fifo_din_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:678]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
                 ST_MACC |                               01 |                               01
              ST_POOLING |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cnn_layer_accel_ce_dsps'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_no_change_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:56 ; elapsed = 00:02:17 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 50030 ; free virtual = 107765
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_layer_accel_awe_rowbuffers:/i6_SRL_bus' (SRL_bus__parameterized7) to 'cnn_layer_accel_awe_rowbuffers:/i7_SRL_bus'
INFO: [Synth 8-223] decloning instance 'cnn_layer_accel_awe_rowbuffers__parameterized0:/i6_SRL_bus' (SRL_bus__parameterized14) to 'cnn_layer_accel_awe_rowbuffers__parameterized0:/i7_SRL_bus'
INFO: [Synth 8-223] decloning instance 'cnn_layer_accel_awe_rowbuffers__parameterized1:/i6_SRL_bus' (SRL_bus__parameterized20) to 'cnn_layer_accel_awe_rowbuffers__parameterized1:/i7_SRL_bus'
INFO: [Synth 8-223] decloning instance 'cnn_layer_accel_awe_rowbuffers__parameterized2:/i6_SRL_bus' (SRL_bus__parameterized26) to 'cnn_layer_accel_awe_rowbuffers__parameterized2:/i7_SRL_bus'

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |cnn_layer_accel_FAS_vec_add__GB0        |           1|     30480|
|2     |muxpart__66_cnn_layer_accel_FAS_vec_add |           1|     14880|
|3     |muxpart__65_cnn_layer_accel_FAS_vec_add |           1|     14640|
|4     |cnn_layer_accel_FAS_vec_add__GB3        |           1|     28758|
|5     |cnn_layer_accel_FAS_vec_add__GB4        |           1|     27600|
|6     |cnn_layer_accel_FAS_vec_add__GB5        |           1|     21632|
|7     |cnn_layer_accel_FAS_vec_add__GB6        |           1|     16384|
|8     |cnn_layer_accel_FAS_vec_add__GB7        |           1|     26160|
|9     |muxpart__57_cnn_layer_accel_FAS_vec_add |           1|     12720|
|10    |muxpart__56_cnn_layer_accel_FAS_vec_add |           1|     12480|
|11    |cnn_layer_accel_FAS_vec_add__GB10       |           1|     24240|
|12    |muxpart__53_cnn_layer_accel_FAS_vec_add |           1|     11760|
|13    |cnn_layer_accel_FAS_vec_add__GB12       |           1|     22800|
|14    |cnn_layer_accel_FAS_vec_add__GB13       |           1|     32400|
|15    |cnn_layer_accel_FAS_vec_add__GB14       |           1|     20400|
|16    |cnn_layer_accel_FAS_vec_add__GB15       |           1|     19440|
|17    |cnn_layer_accel_FAS_vec_add__GB16       |           1|     27360|
|18    |muxpart__40_cnn_layer_accel_FAS_vec_add |           1|      8640|
|19    |cnn_layer_accel_FAS_vec_add__GB18       |           1|     16560|
|20    |cnn_layer_accel_FAS_vec_add__GB19       |           1|     15600|
|21    |cnn_layer_accel_FAS_vec_add__GB20       |           1|     22217|
|22    |cnn_layer_accel_FAS_vec_add__GB21       |           1|     27360|
|23    |cnn_layer_accel_FAS_vec_add__GB22       |           1|     11760|
|24    |cnn_layer_accel_FAS_vec_add__GB23       |           1|     10800|
|25    |cnn_layer_accel_FAS_vec_add__GB24       |           1|     14400|
|26    |cnn_layer_accel_FAS_vec_add__GB25       |           1|     19200|
|27    |cnn_layer_accel_FAS_vec_add__GB26       |           1|     22085|
|28    |cnn_layer_accel_FAS_vec_add__GB27       |           1|      2397|
|29    |cnn_layer_accel_FAS_vec_add__GB28       |           1|     37888|
|30    |cnn_layer_accel_FAS_vec_add__GB29       |           1|     11028|
|31    |cnn_layer_accel_FAS_vec_add__GB30       |           1|     35840|
|32    |cnn_layer_accel_FAS_vec_add__GB31       |           1|     10240|
|33    |cnn_layer_accel_FAS_vec_add__GB32       |           1|     36028|
|34    |cnn_layer_accel_FAS_vec_add__GB33       |           1|     11264|
|35    |cnn_layer_accel_FAS_vec_add__GB34       |           1|      5995|
|36    |cnn_layer_accel_FAS_vec_add__GB35       |           1|     11108|
|37    |cnn_layer_accel_FAS_vec_add__GB36       |           1|     38331|
|38    |cnn_layer_accel_FAS_vec_add__GB37       |           1|     10910|
|39    |cnn_layer_accel_FAS__GCB0               |           1|     16616|
|40    |cnn_layer_accel_FAS__GCB1               |           1|     27655|
|41    |cnn_layer_accel_FAS__GCB2               |           1|     11077|
|42    |cnn_layer_accel_quad__xdcDup__1__GB0    |           1|     34608|
|43    |cnn_layer_accel_quad__xdcDup__1__GB1    |           1|     14920|
|44    |cnn_layer_accel_quad__xdcDup__2__GB0    |           1|     34608|
|45    |cnn_layer_accel_quad__xdcDup__2__GB1    |           1|     14920|
|46    |cnn_layer_accel_quad__xdcDup__3__GB0    |           1|     34608|
|47    |cnn_layer_accel_quad__xdcDup__3__GB1    |           1|     14920|
|48    |cnn_layer_accel_quad__GB0               |           1|     34608|
|49    |cnn_layer_accel_quad__GB1               |           1|     14920|
|50    |cnn_layer_accel_awp__GC0                |           1|      4633|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 24    
	   2 Input     16 Bit       Adders := 416   
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 40    
	   2 Input      9 Bit       Adders := 104   
	   2 Input      6 Bit       Adders := 100   
	   2 Input      5 Bit       Adders := 32    
	   2 Input      4 Bit       Adders := 104   
	   2 Input      3 Bit       Adders := 78    
	   2 Input      2 Bit       Adders := 37    
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---XORs : 
	                2 Bit    Wide XORs := 20    
+---Registers : 
	             1024 Bit    Registers := 1     
	              128 Bit    Registers := 16    
	               32 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1001  
	               13 Bit    Registers := 32    
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 40    
	               10 Bit    Registers := 328   
	                9 Bit    Registers := 328   
	                8 Bit    Registers := 346   
	                7 Bit    Registers := 503   
	                6 Bit    Registers := 668   
	                5 Bit    Registers := 573   
	                4 Bit    Registers := 660   
	                3 Bit    Registers := 712   
	                2 Bit    Registers := 553   
	                1 Bit    Registers := 1078  
+---RAMs : 
	              16K Bit         RAMs := 96    
	               8K Bit         RAMs := 32    
	               80 Bit         RAMs := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 83    
	   2 Input     48 Bit        Muxes := 224   
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 128   
	   2 Input     18 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 662   
	   4 Input     16 Bit        Muxes := 33    
	   5 Input     16 Bit        Muxes := 32    
	   2 Input     13 Bit        Muxes := 192   
	   3 Input     13 Bit        Muxes := 64    
	   2 Input     12 Bit        Muxes := 32    
	   7 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 72    
	   2 Input     10 Bit        Muxes := 752   
	   3 Input     10 Bit        Muxes := 32    
	   4 Input     10 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 576   
	   4 Input      9 Bit        Muxes := 32    
	   9 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 32    
	   6 Input      8 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 620   
	   2 Input      7 Bit        Muxes := 945   
	   2 Input      6 Bit        Muxes := 1001  
	   7 Input      6 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 956   
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1032  
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 64    
	   2 Input      3 Bit        Muxes := 952   
	   2 Input      2 Bit        Muxes := 873   
	  21 Input      2 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3411  
	   6 Input      1 Bit        Muxes := 33    
	   9 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 89    
	   3 Input      1 Bit        Muxes := 324   
	   4 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_layer_accel_FAS_vec_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 320   
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 80    
	   2 Input     16 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 5     
Module SRL_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module vector_multiply 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module adder_tree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 63    
+---Registers : 
	               16 Bit    Registers := 127   
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
Module cnn_layer_accel_conv1x1_pip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module SRL_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_FAS_pip_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module SRL_bit__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cnn_layer_accel_FAS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 51    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   9 Input      1 Bit        Muxes := 10    
Module cnn_layer_accel_weight_sequence_table0__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bus__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module awe_dsp_input_mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module xilinx_simple_dual_port_no_change_2_clock_ram__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_bit__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized18__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bus__parameterized18__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19__8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module awe_dsp_input_mux__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module SRL_bit__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module cnn_layer_accel_quad__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bus__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__58 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__57 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__56 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__55 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__36 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__37 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__38 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__59 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__86 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__87 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__88 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__89 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__90 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__91 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__92 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__82 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__83 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__84 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__85 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__50 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__49 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__48 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__47 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__54 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__53 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__52 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__51 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__80 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__81 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized12__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized12__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module awe_dsp_input_mux__42 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__40 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__39 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__46 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__45 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__44 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__43 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__9 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module xilinx_simple_dual_port_no_change_2_clock_ram__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__104 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__105 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_bit__102 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__103 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__96 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__97 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__98 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__99 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__100 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__101 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized18__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19__11 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bus__parameterized18__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__12 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19__13 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module awe_dsp_input_mux__66 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__65 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__64 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__63 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__60 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__61 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__62 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__67 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module SRL_bit__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__93 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__94 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__95 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module cnn_layer_accel_quad__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bus__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__90 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__89 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__88 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__87 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__68 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__69 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__70 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__91 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__134 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__135 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__136 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__137 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__138 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__22 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__139 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__140 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__130 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__131 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__132 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__133 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__82 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__81 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__80 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__79 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__86 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__85 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__84 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__83 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__124 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__125 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__126 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__127 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__21 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__19 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__128 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__129 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__9 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized12__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized12__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__20 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module awe_dsp_input_mux__74 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__73 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__72 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__71 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__78 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__77 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__76 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__75 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__118 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__119 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__120 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__121 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__18 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__122 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__123 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__14 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__116 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__117 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__114 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__115 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__112 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__113 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__110 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__111 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__108 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__109 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__9 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__106 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__107 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module xilinx_simple_dual_port_no_change_2_clock_ram__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__152 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__153 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_bit__150 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__151 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__144 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__145 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__146 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__147 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__148 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__149 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized18__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__15 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__20 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19__16 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__21 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bus__parameterized18__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__17 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__22 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19__18 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__23 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module awe_dsp_input_mux__98 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__97 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__96 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__95 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__92 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__93 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__94 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__99 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module SRL_bit__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__141 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__142 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__143 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module cnn_layer_accel_quad__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bus__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__122 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__121 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__120 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__119 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__100 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__101 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__102 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__123 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__182 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__183 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__184 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__185 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__186 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__187 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__188 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__178 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__179 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__180 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__181 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__114 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__113 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__112 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__111 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__118 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__117 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__116 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__115 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__172 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__173 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__174 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__175 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__27 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__25 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__176 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__177 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized12__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__19 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__23 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__20 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__24 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized12__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__21 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__25 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__22 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__26 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module awe_dsp_input_mux__106 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__105 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__104 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__103 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__110 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__109 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__108 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__107 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__166 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__167 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__168 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__169 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__24 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__170 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__171 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__19 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__164 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__165 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__162 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__163 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__160 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__161 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__158 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__159 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__156 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__157 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__154 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__155 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module xilinx_simple_dual_port_no_change_2_clock_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__200 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_bit__198 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__199 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__192 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__193 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__194 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__195 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__196 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__197 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized18__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__20 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__26 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19__21 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__27 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bus__parameterized18__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__22 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__28 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module awe_dsp_input_mux__130 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__129 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__128 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__127 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__124 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__125 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__126 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module SRL_bit__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__189 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__190 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__191 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module cnn_layer_accel_quad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module fifo_fwft__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_awp 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 16    
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 23    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[20] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[19] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[18] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[17] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[16] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[15] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[14] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[13] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[12] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[11] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[10] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[9] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[8] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[7] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[6] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[5] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[4] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[3] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[2] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[1] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[0] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_wr_req_id[2] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_wr_req_id[1] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_wr_req_id[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[0].nolabel_line244i_43 /\QUAD[1].job_start_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip/dpth_count_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_62/\kl_ld_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_62/\kl_ld_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_62/\kl_ld_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_62/\kl_ld_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_62/\kl_ld_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (all_AWP_complete_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (init_wr_req_acked_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ret_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_eg_fifo_wren_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\init_wr_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\init_rd_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\init_rd_len_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\init_rd_len_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_cfg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i0_cnn_layer_accel_FAS_pip_ctrl/vector_add_pm_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\dpth_count_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\prevMapFetchCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\prevMapFetchCount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inMapFetchCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inMapFetchCount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\partMapFetchCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\partMapFetchCount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\tot_krnl_count_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\krnl_count_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prevMap_fifo_rden_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i0_cnn_layer_accel_FAS_pip_ctrl/i3_SRL_bit/shift_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (partMap_fifo_rden_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i0_cnn_layer_accel_FAS_pip_ctrl/i3_SRL_bit/shift_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i0_cnn_layer_accel_FAS_pip_ctrl/i3_SRL_bit/shift_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i0_cnn_layer_accel_FAS_pip_ctrl/i3_SRL_bit/shift_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\init_rd_req_acked_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\init_rd_req_acked_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\init_rd_req_acked_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i8_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[4]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[4]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[1]' (FDE) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[2]' (FDE) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[3]' (FDE) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[4]' (FDE) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[5]' (FDE) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[6]' (FDE) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[7]' (FDE) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[8]' (FDE) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[5]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[5]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[4]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i8_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[4]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[6]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[1]' (FDE) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[2]' (FDE) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[3]' (FDE) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[4]' (FDE) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[5]' (FDE) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[6]' (FDE) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[7]' (FDE) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[8]' (FDE) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[5]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[7]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[6]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i8_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[1]' (FDE) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[2]' (FDE) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[3]' (FDE) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[4]' (FDE) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[5]' (FDE) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[6]' (FDE) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[7]' (FDE) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr_reg[8]' (FDE) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[1]' (FDRE) to 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[0]' (FDRE) to 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i3_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i2_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i7_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i6_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i5_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i4_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[1]' (FDRE) to 'AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i3_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i2_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i7_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i6_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i5_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i4_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i5_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i4_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i3_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i2_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i7_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i6_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[1]' (FDRE) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[0]' (FDRE) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i3_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i2_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i7_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i6_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i5_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i4_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i3_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i2_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i7_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i6_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i3_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i2_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i7_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i6_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i5_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i4_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[1]' (FDRE) to 'AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i3_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i2_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i7_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i6_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i5_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i4_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i3_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i2_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i7_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i6_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[1]' (FDRE) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[0]' (FDRE) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i3_SRL_bit/shift_reg_reg[4]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i2_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i7_SRL_bit/shift_reg_reg[4]' (FDR) to 'AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i6_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'padding_cfg_reg[1]' (FDRE) to 'padding_cfg_reg[2]'
INFO: [Synth 8-3886] merging instance 'padding_cfg_reg[2]' (FDRE) to 'padding_cfg_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\padding_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[2].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data1_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data0_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (actv_cfg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-3971] The signal "cnn_layer_accel_quad__xdcDup__1__GB1/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cnn_layer_accel_quad__xdcDup__1__GB1/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram3/BRAM_reg to conserve power
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-3971] The signal "cnn_layer_accel_quad__xdcDup__2__GB1/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cnn_layer_accel_quad__xdcDup__2__GB1/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram3/BRAM_reg to conserve power
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-3971] The signal "cnn_layer_accel_quad__xdcDup__3__GB1/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cnn_layer_accel_quad__xdcDup__3__GB1/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram3/BRAM_reg to conserve power
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-3971] The signal "cnn_layer_accel_quad__GB1/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cnn_layer_accel_quad__GB1/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AWE[3].i0_cnn_layer_accel_awe_rowbuffers/bram3/BRAM_reg to conserve power
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:14 ; elapsed = 00:05:15 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48888 ; free virtual = 106825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name                                                | RTL Object                                                | Inference | Size (Depth x Width) | Primitives                  | 
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------------------+
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|cnn_layer_accel                                            | QUAD[0].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[1].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[2].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_36/i_0/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_36/i_0/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_36/i_30/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_36/i_30/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_37/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_38/i_0/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_38/i_0/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_38/i_30/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_38/i_30/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_39/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_40/i_0/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_40/i_0/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_40/i_30/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_40/i_30/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_41/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_42/i_0/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_42/i_0/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_42/i_30/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_42/i_30/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |cnn_layer_accel_FAS_vec_add__GB0        |           1|     15360|
|2     |muxpart__66_cnn_layer_accel_FAS_vec_add |           1|     14880|
|3     |muxpart__65_cnn_layer_accel_FAS_vec_add |           1|     14640|
|4     |cnn_layer_accel_FAS_vec_add__GB3        |           1|       492|
|5     |cnn_layer_accel_FAS_vec_add__GB4        |           1|       480|
|6     |cnn_layer_accel_FAS_vec_add__GB5        |           1|      4400|
|7     |cnn_layer_accel_FAS_vec_add__GB6        |           1|      8320|
|8     |cnn_layer_accel_FAS_vec_add__GB7        |           1|       480|
|9     |muxpart__57_cnn_layer_accel_FAS_vec_add |           1|     12720|
|10    |muxpart__56_cnn_layer_accel_FAS_vec_add |           1|     12480|
|11    |cnn_layer_accel_FAS_vec_add__GB10       |           1|       480|
|12    |muxpart__53_cnn_layer_accel_FAS_vec_add |           1|     11760|
|13    |cnn_layer_accel_FAS_vec_add__GB12       |           1|       480|
|14    |cnn_layer_accel_FAS_vec_add__GB13       |           1|       720|
|15    |cnn_layer_accel_FAS_vec_add__GB14       |           1|       480|
|16    |cnn_layer_accel_FAS_vec_add__GB15       |           1|       480|
|17    |cnn_layer_accel_FAS_vec_add__GB16       |           1|       720|
|18    |muxpart__40_cnn_layer_accel_FAS_vec_add |           1|       240|
|19    |cnn_layer_accel_FAS_vec_add__GB18       |           1|       480|
|20    |cnn_layer_accel_FAS_vec_add__GB19       |           1|       480|
|21    |cnn_layer_accel_FAS_vec_add__GB20       |           1|      4657|
|22    |cnn_layer_accel_FAS_vec_add__GB21       |           1|       960|
|23    |cnn_layer_accel_FAS_vec_add__GB22       |           1|       480|
|24    |cnn_layer_accel_FAS_vec_add__GB23       |           1|       480|
|25    |cnn_layer_accel_FAS_vec_add__GB24       |           1|       720|
|26    |cnn_layer_accel_FAS_vec_add__GB25       |           1|      1200|
|27    |cnn_layer_accel_FAS_vec_add__GB26       |           1|      3132|
|28    |cnn_layer_accel_FAS_vec_add__GB27       |           1|      1020|
|29    |cnn_layer_accel_FAS_vec_add__GB28       |           1|     26800|
|30    |cnn_layer_accel_FAS_vec_add__GB29       |           1|      5167|
|31    |cnn_layer_accel_FAS_vec_add__GB30       |           1|     25760|
|32    |cnn_layer_accel_FAS_vec_add__GB31       |           1|      5200|
|33    |cnn_layer_accel_FAS_vec_add__GB32       |           1|     25840|
|34    |cnn_layer_accel_FAS_vec_add__GB33       |           1|      6224|
|35    |cnn_layer_accel_FAS_vec_add__GB34       |           1|      1819|
|36    |cnn_layer_accel_FAS_vec_add__GB35       |           1|      4583|
|37    |cnn_layer_accel_FAS_vec_add__GB36       |           1|     26701|
|38    |cnn_layer_accel_FAS_vec_add__GB37       |           1|      5280|
|39    |cnn_layer_accel_FAS__GCB0               |           1|     10970|
|40    |cnn_layer_accel_FAS__GCB1               |           1|     27655|
|41    |cnn_layer_accel_FAS__GCB2               |           1|      6581|
|42    |cnn_layer_accel_quad__xdcDup__1__GB0    |           1|     17643|
|43    |cnn_layer_accel_quad__xdcDup__1__GB1    |           1|      6584|
|44    |cnn_layer_accel_quad__xdcDup__2__GB0    |           1|     17643|
|45    |cnn_layer_accel_quad__xdcDup__2__GB1    |           1|      6584|
|46    |cnn_layer_accel_quad__xdcDup__3__GB0    |           1|     17643|
|47    |cnn_layer_accel_quad__xdcDup__3__GB1    |           1|      6584|
|48    |cnn_layer_accel_quad__GB0               |           1|     17643|
|49    |cnn_layer_accel_quad__GB1               |           1|      6584|
|50    |cnn_layer_accel_awp__GC0                |           1|      4573|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:33 ; elapsed = 00:05:49 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48566 ; free virtual = 106638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][0]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][0]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][1]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][1]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][2]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][2]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][6]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][6]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][7]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][7]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][8]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][8]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][9]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][9]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][10]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][10]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][11]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][11]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][12]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][12]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][13]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][13]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][14]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][14]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][15]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][15]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][16]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][16]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][17]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][17]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][18]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][18]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][19]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][19]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][20]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][20]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][21]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][21]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][22]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][22]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][23]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][23]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][24]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][24]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][25]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][25]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][26]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][26]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][27]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][27]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][28]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][28]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][29]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][29]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][30]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][30]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][31]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][31]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][32]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][32]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][33]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][33]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][34]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][34]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][35]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][35]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][36]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][36]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][37]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][37]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][38]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][38]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][39]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][39]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][40]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][40]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][41]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][41]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][42]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][42]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][43]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][43]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][44]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][44]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][45]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][45]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][46]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][46]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][47]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][47]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][48]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][48]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][49]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][49]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line194i_32/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/krnl1x1_bram_rden_reg__0/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:269]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:269]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:269]
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_ce_dsps__34.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_ce_dsps__34.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_37) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_39) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_41) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_43) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_45) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_47) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_49) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_51) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_53) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_55) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_57) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_59) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_61) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_63) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_65) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_37) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_39) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_41) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_43) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_45) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_47) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_49) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_51) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_53) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_55) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_57) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_59) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_61) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_63) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_65) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:13 ; elapsed = 00:06:30 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48688 ; free virtual = 106760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |cnn_layer_accel_FAS__GCB0            |           1|      6376|
|2     |cnn_layer_accel_FAS__GCB1            |           1|      2053|
|3     |cnn_layer_accel_FAS__GCB2            |           1|      6501|
|4     |cnn_layer_accel_quad__xdcDup__1__GB0 |           1|       169|
|5     |cnn_layer_accel_quad__xdcDup__1__GB1 |           1|       794|
|6     |cnn_layer_accel_quad__xdcDup__2__GB0 |           1|       324|
|7     |cnn_layer_accel_quad__xdcDup__2__GB1 |           1|      1123|
|8     |cnn_layer_accel_quad__xdcDup__3__GB0 |           1|       169|
|9     |cnn_layer_accel_quad__xdcDup__3__GB1 |           1|       795|
|10    |cnn_layer_accel_quad__GB0            |           1|       169|
|11    |cnn_layer_accel_quad__GB1            |           1|       795|
|12    |cnn_layer_accel_awp__GC0             |           1|      4347|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:15 ; elapsed = 00:06:37 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48651 ; free virtual = 106769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1_bram  has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1023]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1022]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1021]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1020]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1019]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1018]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1017]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1016]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1015]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1014]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1013]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1012]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1011]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1010]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1009]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1008]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1007]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1006]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1005]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1004]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1003]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1002]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1001]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1000]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[999]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[998]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[997]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[996]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[995]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[994]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[993]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[992]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[991]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[990]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[989]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[988]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[987]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[986]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[985]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[984]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[983]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[982]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[981]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[980]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[979]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[978]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[977]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[976]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[975]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[974]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[973]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[972]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[971]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[970]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[969]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[968]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[967]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[966]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[965]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[964]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[963]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[962]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[961]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[960]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[959]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[958]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[957]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[956]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[955]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[954]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[953]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[952]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[951]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[950]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[949]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[948]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[947]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[946]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[945]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[944]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[943]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[942]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[941]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[940]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[939]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:17 ; elapsed = 00:06:39 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48651 ; free virtual = 106769
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin nolabel_line194/krnl1x1Bias_bram_wren with 1st driver pin 'nolabel_line194/krnl1x1Bias_bram_wren_reg__0/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:801]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin nolabel_line194/krnl1x1Bias_bram_wren with 2nd driver pin 'nolabel_line194/krnl1x1Bias_bram_wren_reg/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1343]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin genblk1[0].nolabel_line244/trans_in_fifo_rden with 1st driver pin 'genblk1[0].nolabel_line244/trans_in_fifo_rden_reg__0/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:174]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin genblk1[0].nolabel_line244/trans_in_fifo_rden with 2nd driver pin 'genblk1[0].nolabel_line244/trans_in_fifo_rden_reg/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:407]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:17 ; elapsed = 00:06:39 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48651 ; free virtual = 106769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:17 ; elapsed = 00:06:39 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48652 ; free virtual = 106769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:17 ; elapsed = 00:06:39 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48652 ; free virtual = 106769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:17 ; elapsed = 00:06:39 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48652 ; free virtual = 106769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:17 ; elapsed = 00:06:39 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48652 ; free virtual = 106770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |pixel_sequence_data_bram |         4|
|2     |trans_eg_pyld_fifo       |         2|
|3     |trans_eg_meta_fifo       |         2|
|4     |trans_in_pyld_fifo       |         2|
|5     |trans_in_meta_fifo       |         2|
|6     |krnl1x1Bias_dwc_fifo     |         1|
|7     |job_fetch_fifo           |         1|
|8     |convMap_fifo             |         1|
|9     |res_dwc_fifo             |         1|
|10    |outbuf_fifo              |         1|
|11    |resdMap_fifo             |         1|
|12    |prevMap_fifo             |         1|
|13    |partMap_fifo             |         1|
|14    |conv1x1_dwc_fifo         |         1|
|15    |krnl1x1_bram             |         1|
|16    |krnl1x1Bias_bram         |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |conv1x1_dwc_fifo            |     1|
|2     |convMap_fifo                |     1|
|3     |job_fetch_fifo              |     1|
|4     |krnl1x1Bias_bram            |     1|
|5     |krnl1x1Bias_dwc_fifo        |     1|
|6     |krnl1x1_bram                |     1|
|7     |outbuf_fifo                 |     1|
|8     |partMap_fifo                |     1|
|9     |pixel_sequence_data_bram    |     1|
|10    |pixel_sequence_data_bram__4 |     1|
|11    |pixel_sequence_data_bram__5 |     1|
|12    |pixel_sequence_data_bram__6 |     1|
|13    |prevMap_fifo                |     1|
|14    |res_dwc_fifo                |     1|
|15    |resdMap_fifo                |     1|
|16    |trans_eg_meta_fifo          |     1|
|17    |trans_eg_meta_fifo__2       |     1|
|18    |trans_eg_pyld_fifo          |     1|
|19    |trans_eg_pyld_fifo__2       |     1|
|20    |trans_in_meta_fifo          |     1|
|21    |trans_in_meta_fifo__2       |     1|
|22    |trans_in_pyld_fifo          |     1|
|23    |trans_in_pyld_fifo__2       |     1|
|24    |CARRY4                      |     4|
|25    |LUT1                        |     3|
|26    |LUT2                        |    21|
|27    |LUT3                        |    16|
|28    |LUT4                        |    29|
|29    |LUT5                        |    11|
|30    |LUT6                        |    14|
|31    |FDRE                        |    88|
|32    |FDSE                        |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------+-----------------------------------------+------+
|      |Instance                                        |Module                                   |Cells |
+------+------------------------------------------------+-----------------------------------------+------+
|1     |top                                             |                                         | 17885|
|2     |  \genblk1[0].nolabel_line244                   |cnn_layer_accel_awp                      |  4203|
|3     |    \QUAD[0].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__1          |    21|
|4     |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_2         |     5|
|5     |        i0_SRL_bit                              |SRL_bit__parameterized3__8               |     2|
|6     |        i2_SRL_bit                              |SRL_bit__parameterized2__16              |     2|
|7     |    \QUAD[1].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__2          |    21|
|8     |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_1         |     5|
|9     |        i0_SRL_bit                              |SRL_bit__parameterized3__13              |     2|
|10    |        i2_SRL_bit                              |SRL_bit__parameterized2__29              |     2|
|11    |    \QUAD[2].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__3          |    21|
|12    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_0         |     5|
|13    |        i0_SRL_bit                              |SRL_bit__parameterized3__18              |     2|
|14    |        i2_SRL_bit                              |SRL_bit__parameterized2__42              |     2|
|15    |    \QUAD[3].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad                     |    21|
|16    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl           |     5|
|17    |        i0_SRL_bit                              |SRL_bit__parameterized3                  |     2|
|18    |        i2_SRL_bit                              |SRL_bit__parameterized2__55              |     2|
|19    |    i0_cnn_layer_accel_trans_eg_fifo            |cnn_layer_accel_trans_eg_fifo            |  2058|
|20    |    i0_cnn_layer_accel_trans_in_fifo            |cnn_layer_accel_trans_in_fifo            |  2058|
|21    |  nolabel_line194                               |cnn_layer_accel_FAS                      | 13682|
|22    |    i7_SRL_bit                                  |SRL_bit__parameterized2__4               |     2|
|23    |    i6_SRL_bit                                  |SRL_bit__parameterized2__5               |     2|
|24    |    \genblk1[0].iX_cnn_layer_accel_conv1x1_pip  |cnn_layer_accel_conv1x1_pip              |  1060|
|25    |    i0_cnn_layer_accel_trans_eg_fifo            |cnn_layer_accel_trans_eg_fifo__xdcDup__1 |  2076|
|26    |    i0_cnn_layer_accel_trans_in_fifo            |cnn_layer_accel_trans_in_fifo__xdcDup__1 |  2062|
+------+------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:17 ; elapsed = 00:06:39 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 48652 ; free virtual = 106770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1046 critical warnings and 213546 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:21 ; elapsed = 00:05:59 . Memory (MB): peak = 3473.180 ; gain = 557.547 ; free physical = 52162 ; free virtual = 110279
Synthesis Optimization Complete : Time (s): cpu = 00:05:19 ; elapsed = 00:06:44 . Memory (MB): peak = 3473.180 ; gain = 1659.344 ; free physical = 52214 ; free virtual = 110278
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp' for cell 'genblk1[0].nolabel_line244/QUAD[0].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.dcp' for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.dcp' for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.dcp' for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.dcp' for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo.dcp' for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo.dcp' for cell 'nolabel_line194/i0_job_fetch_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo.dcp' for cell 'nolabel_line194/i0_convMap_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo.dcp' for cell 'nolabel_line194/i0_res_dwc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo.dcp' for cell 'nolabel_line194/i0_outBuf_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo.dcp' for cell 'nolabel_line194/i0_resdMap_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo.dcp' for cell 'nolabel_line194/i0_prevMap_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo.dcp' for cell 'nolabel_line194/i0_partMap_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo.dcp' for cell 'nolabel_line194/i0_conv1x1_dwc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1_bram/krnl1x1_bram.dcp' for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/krnl1x1Bias_bram.dcp' for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram'
CRITICAL WARNING: [Netlist 29-181] Cell 'RAMB36E2' defined in file 'pixel_sequence_data_bram.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  8 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/SOC_IT/cnn_layer_accel/hardware/ip/xcku115/pixel_sequence_data_bram/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'trans_eg_meta_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  30 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'trans_in_meta_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  30 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'krnl1x1Bias_dwc_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  16 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'job_fetch_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'convMap_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'outbuf_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'partMap_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'conv1x1_dwc_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  32 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'RAMB36E2' defined in file 'krnl1x1_bram.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  228 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo.xdc] for cell 'nolabel_line194/i0_outBuf_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo.xdc] for cell 'nolabel_line194/i0_outBuf_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo.xdc] for cell 'nolabel_line194/i0_partMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo.xdc] for cell 'nolabel_line194/i0_partMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo.xdc] for cell 'nolabel_line194/i0_prevMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo.xdc] for cell 'nolabel_line194/i0_prevMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo.xdc] for cell 'nolabel_line194/i0_res_dwc_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo.xdc] for cell 'nolabel_line194/i0_res_dwc_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo.xdc] for cell 'nolabel_line194/i0_resdMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo.xdc] for cell 'nolabel_line194/i0_resdMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo.xdc] for cell 'nolabel_line194/i0_conv1x1_dwc_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo.xdc] for cell 'nolabel_line194/i0_conv1x1_dwc_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo.xdc] for cell 'nolabel_line194/i0_convMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo.xdc] for cell 'nolabel_line194/i0_convMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo.xdc] for cell 'nolabel_line194/i0_job_fetch_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo.xdc] for cell 'nolabel_line194/i0_job_fetch_fifo/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo_clocks.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo_clocks.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo_clocks.xdc] for cell 'nolabel_line194/i0_outBuf_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo_clocks.xdc] for cell 'nolabel_line194/i0_outBuf_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_partMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_partMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_prevMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_prevMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_resdMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_resdMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_convMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_convMap_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'FIFO36E2' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 168 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'FIFO36E2_HD1234' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 2 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'FIFO36E2_HD1309' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 2 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FIFO36E2_HD1384' instantiated as 'nolabel_line194/i0_res_dwc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FIFO36E2_HD1385' instantiated as 'nolabel_line194/i0_resdMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FIFO36E2_HD1386' instantiated as 'nolabel_line194/i0_prevMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'RAMB36E2' instantiated as 'genblk1[0].nolabel_line244/QUAD[0].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram'. 236 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/SOC_IT/cnn_layer_accel/hardware/ip/xcku115/pixel_sequence_data_bram/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'RAMB36E2_HD1387' instantiated as 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__RAMB36E2' instantiated as 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram'. 29 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__FIFO36E2' instantiated as 'nolabel_line194/i0_prevMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 14 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__FIFO36E2' instantiated as 'nolabel_line194/i0_res_dwc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 14 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__FIFO36E2' instantiated as 'nolabel_line194/i0_resdMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 14 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__FIFO36E2' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 28 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__FIFO36E2' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 28 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3489.188 ; gain = 0.000 ; free physical = 52077 ; free virtual = 110141
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
695 Infos, 811 Warnings, 133 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:47 ; elapsed = 00:07:46 . Memory (MB): peak = 3489.188 ; gain = 2062.234 ; free physical = 52206 ; free virtual = 110270
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3489.188 ; gain = 0.000 ; free physical = 52204 ; free virtual = 110269
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/Synth/cnn_layer_accel/cnn_layer_accel_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 3585.234 ; gain = 96.047 ; free physical = 51676 ; free virtual = 109752
#HD: Synthesis of module cnn_layer_accel complete

INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:09:11 2022...
