#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Dec 18 18:20:21 2019
# Process ID: 1916
# Current directory: D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18800 D:\A_GW\Courses\Computer_organization\lab\vivado\PipelineCPU\PipelineCPU.xpr
# Log file: D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/vivado.log
# Journal file: D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/xilinx_vivado/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 733.098 ; gain = 107.734
set_property is_enabled false [get_files  D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <PipelineCPU> not found while processing module instance <uut> [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <PipelineCPU> not found while processing module instance <uut> [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <PipelineCPU> not found while processing module instance <uut> [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <PipeLine_Core> not found while processing module instance <uut> [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <PipeLine_Core> not found while processing module instance <uut> [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipeLine_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipeLine_Core.v" Line 1. Module Pipeline_Core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipeLine_Core.v" Line 1. Module Pipeline_Core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Pipeline_Core
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 18:43:44 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 797.578 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/clk was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/IF_PC was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/IF_PCSrc was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/IF_PC_add_4 was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/PCWrite was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/IF_Instruct was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/ID_Instruct was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/ALU_1/ALUFun was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/ALU_1/A was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/ALU_1/B was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/ALU_1/Z was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/Pipeline_Core_1/RegFile_1/RF_data was not found in the design.
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 797.578 ; gain = 0.000
add_wave {{/pipelineCPU_sim/uut/IF_Instruct}} 
add_wave {{/pipelineCPU_sim/uut/ID_Instruct}} 
add_wave {{/pipelineCPU_sim/uut/ALU_1/A}} 
add_wave {{/pipelineCPU_sim/uut/ALU_1/B}} 
add_wave {{/pipelineCPU_sim/uut/ALU_1/Z}} 
add_wave {{/pipelineCPU_sim/uut/RegFile_1/RF_data}} 
save_wave_config {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipeLine_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipeLine_Core.v" Line 1. Module Pipeline_Core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipeLine_Core.v" Line 1. Module Pipeline_Core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Pipeline_Core
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 18:44:55 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 825.270 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipeLine_Core.v]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 18:47:33 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 838.477 ; gain = 0.000
remove_files D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipeLine_Core.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 18:53:32 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 838.477 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:02:46 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 849.664 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:03:33 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
WARNING: Simulation object /pipelineCPU_sim/uut/ALU_1/A was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/ALU_1/B was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/ALU_1/Z was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/RegFile_1/RF_data was not found in the design.
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 849.664 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:06:51 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
WARNING: Simulation object /pipelineCPU_sim/uut/ALU_1/A was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/ALU_1/B was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/ALU_1/Z was not found in the design.
WARNING: Simulation object /pipelineCPU_sim/uut/RegFile_1/RF_data was not found in the design.
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 849.664 ; gain = 0.000
add_wave {{/pipelineCPU_sim/uut/ALU/A}} 
add_wave {{/pipelineCPU_sim/uut/ALU/B}} 
add_wave {{/pipelineCPU_sim/uut/ALU/Z}} 
save_wave_config {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:07:26 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 867.297 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:11:25 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 867.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:13:50 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 867.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:15:16 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 867.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 45. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 72. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 90. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 107. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:19:08 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 867.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 42. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 69. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 87. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 104. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 42. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 69. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 87. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 104. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:22:10 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 867.297 ; gain = 0.000
add_wave {{/pipelineCPU_sim/uut/RegFile/RF_data}} 
add_wave {{/pipelineCPU_sim/uut/ForwardA}} 
add_wave {{/pipelineCPU_sim/uut/ForwardB}} 
add_wave {{/pipelineCPU_sim/uut/ForwardJ}} 
save_wave_config {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 42. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 69. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 87. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 104. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 42. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 69. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 87. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 104. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:24:52 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 867.297 ; gain = 0.000
add_wave {{/pipelineCPU_sim/uut/WB_AddrC}} 
add_wave {{/pipelineCPU_sim/uut/IF_PCSrc}} 
save_wave_config {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj pipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-311] analyzing module Cmp
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.srcs/sim_1/new/pipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 667bc37fbf1742b08d602662b13f6ddf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelineCPU_sim_behav xil_defaultlib.pipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port S [D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 42. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 69. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 87. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 104. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/PipelineCPU.v" Line 1. Module PipelineCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/IF_ID_Reg.v" Line 1. Module IF_ID_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ID_EX_Reg.v" Line 1. Module ID_EX_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 42. Module AddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 69. Module Cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 87. Module Logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/ALU.v" Line 104. Module Shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/EX_MEM_Reg.v" Line 1. Module EX_MEM_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/MEM_WB_Reg.v" Line 1. Module MEM_WB_Reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Forward_Unit.v" Line 1. Module Forward_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/src/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.AddSub
Compiling module xil_defaultlib.Cmp
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.pipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelineCPU_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim.dir/pipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 19:26:04 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:pipelineCPU_sim} -tclbatch {pipelineCPU_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 867.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 19:27:46 2019...
