

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 14:56:48 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.60|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  136|  136|  136|  136|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col   |  135|  135|        15|          -|          -|     9|    no    |
        | + Product  |   12|   12|         5|          4|          1|     3|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	8  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.30ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_4), !map !7"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_3), !map !14"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_2), !map !20"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_1), !map !26"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_0), !map !32"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !38"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !44"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !49"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i16]* %res_2), !map !54"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i16]* %res_1), !map !58"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i16]* %res_0), !map !62"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i16]* %res_0, [3 x i16]* %res_1, [3 x i16]* %res_2, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i8]* %b_0, [3 x i8]* %b_1, [3 x i8]* %b_2, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([5 x i8]* %a_0, [5 x i8]* %a_1, [5 x i8]* %a_2, [5 x i8]* %a_3, [5 x i8]* %a_4, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 24 [1/1] (1.30ns)   --->   "br label %1" [conv2d.cpp:9]

 <State 2> : 3.84ns
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %10 ]"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %tmp_mid2_v, %10 ]" [conv2d.cpp:13]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %0 ], [ %j_1, %10 ]"
ST_2 : Operation 28 [1/1] (1.09ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.52ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %11, label %.reset"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"
ST_2 : Operation 32 [1/1] (0.89ns)   --->   "%exitcond = icmp eq i2 %j, -1" [conv2d.cpp:11]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.81ns)   --->   "%j_mid2 = select i1 %exitcond, i2 0, i2 %j" [conv2d.cpp:11]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.27ns)   --->   "%i_s = add i2 %i, 1" [conv2d.cpp:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.81ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i2 %i_s, i2 %i" [conv2d.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_mid2 = zext i2 %tmp_mid2_v to i64" [conv2d.cpp:13]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1_cast_mid2 = zext i2 %tmp_mid2_v to i3" [conv2d.cpp:13]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]" [conv2d.cpp:13]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%res_1_addr = getelementptr [3 x i16]* %res_1, i64 0, i64 %tmp_mid2" [conv2d.cpp:13]
ST_2 : Operation 42 [1/1] (1.75ns)   --->   "store i16 0, i16* %res_1_addr, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %2" [conv2d.cpp:13]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%res_0_addr = getelementptr [3 x i16]* %res_0, i64 0, i64 %tmp_mid2" [conv2d.cpp:13]
ST_2 : Operation 45 [1/1] (1.75ns)   --->   "store i16 0, i16* %res_0_addr, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [conv2d.cpp:13]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%res_2_addr = getelementptr [3 x i16]* %res_2, i64 0, i64 %tmp_mid2" [conv2d.cpp:13]
ST_2 : Operation 48 [1/1] (1.75ns)   --->   "store i16 0, i16* %res_2_addr, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [conv2d.cpp:13]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%res_0_addr_1 = getelementptr [3 x i16]* %res_0, i64 0, i64 %tmp_mid2" [conv2d.cpp:13]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%res_1_addr_1 = getelementptr [3 x i16]* %res_1, i64 0, i64 %tmp_mid2" [conv2d.cpp:13]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%res_2_addr_1 = getelementptr [3 x i16]* %res_2, i64 0, i64 %tmp_mid2" [conv2d.cpp:13]
ST_2 : Operation 53 [1/1] (1.30ns)   --->   "br label %3" [conv2d.cpp:14]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [conv2d.cpp:21]

 <State 3> : 3.03ns
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ki = phi i2 [ 0, %2 ], [ %ki_1, %ifBlock ]"
ST_3 : Operation 56 [1/1] (0.89ns)   --->   "%exitcond1 = icmp eq i2 %ki, -1" [conv2d.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_3 : Operation 58 [1/1] (1.27ns)   --->   "%ki_1 = add i2 %ki, 1" [conv2d.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %10, label %4" [conv2d.cpp:14]
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i2 %ki to i3" [conv2d.cpp:16]
ST_3 : Operation 61 [1/1] (1.27ns)   --->   "%tmp_7 = add i3 %tmp_1_cast_mid2, %tmp_6_cast" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = zext i3 %tmp_7 to i64" [conv2d.cpp:16]
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9 = zext i2 %ki to i64" [conv2d.cpp:16]
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [5 x i8]* %a_0, i64 0, i64 %tmp_8" [conv2d.cpp:16]
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_8" [conv2d.cpp:16]
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8" [conv2d.cpp:16]
ST_3 : Operation 67 [2/2] (1.75ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 68 [2/2] (1.75ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 69 [2/2] (1.75ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 %tmp_9" [conv2d.cpp:16]
ST_3 : Operation 71 [2/2] (1.75ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_8" [conv2d.cpp:16]
ST_3 : Operation 73 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch841 [
    i2 0, label %branch637
    i2 1, label %branch739
  ]" [conv2d.cpp:16]
ST_3 : Operation 74 [2/2] (1.75ns)   --->   "%a_2_load_1 = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 75 [2/2] (1.75ns)   --->   "%a_1_load_1 = load i8* %a_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 76 [2/2] (1.75ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 %tmp_9" [conv2d.cpp:16]
ST_3 : Operation 78 [2/2] (1.75ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [5 x i8]* %a_4, i64 0, i64 %tmp_8" [conv2d.cpp:16]
ST_3 : Operation 80 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch428 [
    i2 0, label %branch224
    i2 1, label %branch326
  ]" [conv2d.cpp:16]
ST_3 : Operation 81 [2/2] (1.75ns)   --->   "%a_3_load_1 = load i8* %a_3_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 82 [2/2] (1.75ns)   --->   "%a_2_load_2 = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 83 [2/2] (1.75ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 %tmp_9" [conv2d.cpp:16]
ST_3 : Operation 85 [2/2] (1.75ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>

 <State 4> : 3.15ns
ST_4 : Operation 86 [1/2] (1.75ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 87 [1/1] (1.39ns)   --->   "br label %5" [conv2d.cpp:16]
ST_4 : Operation 88 [1/2] (1.75ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 89 [1/1] (1.39ns)   --->   "br label %5" [conv2d.cpp:16]
ST_4 : Operation 90 [1/2] (1.75ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 91 [1/1] (1.39ns)   --->   "br label %5" [conv2d.cpp:16]
ST_4 : Operation 92 [1/2] (1.75ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 93 [2/2] (1.75ns)   --->   "%res_0_load = load i16* %res_0_addr_1, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 94 [2/2] (1.75ns)   --->   "%res_1_load = load i16* %res_1_addr_1, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 95 [2/2] (1.75ns)   --->   "%res_2_load = load i16* %res_2_addr_1, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 96 [1/2] (1.75ns)   --->   "%a_2_load_1 = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 97 [1/1] (1.39ns)   --->   "br label %7" [conv2d.cpp:16]
ST_4 : Operation 98 [1/2] (1.75ns)   --->   "%a_1_load_1 = load i8* %a_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 99 [1/1] (1.39ns)   --->   "br label %7" [conv2d.cpp:16]
ST_4 : Operation 100 [1/2] (1.75ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 101 [1/1] (1.39ns)   --->   "br label %7" [conv2d.cpp:16]
ST_4 : Operation 102 [1/2] (1.75ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 103 [1/2] (1.75ns)   --->   "%a_3_load_1 = load i8* %a_3_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 104 [1/1] (1.39ns)   --->   "br label %9" [conv2d.cpp:16]
ST_4 : Operation 105 [1/2] (1.75ns)   --->   "%a_2_load_2 = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 106 [1/1] (1.39ns)   --->   "br label %9" [conv2d.cpp:16]
ST_4 : Operation 107 [1/2] (1.75ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_4 : Operation 108 [1/1] (1.39ns)   --->   "br label %9" [conv2d.cpp:16]
ST_4 : Operation 109 [1/2] (1.75ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>

 <State 5> : 7.60ns
ST_5 : Operation 110 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch12 [
    i2 0, label %branch1051
    i2 1, label %branch1153
  ]" [conv2d.cpp:16]
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%a_load_0_phi = phi i8 [ %a_0_load, %branch1051 ], [ %a_1_load, %branch1153 ], [ %a_2_load, %branch12 ]" [conv2d.cpp:16]
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %a_load_0_phi to i16" [conv2d.cpp:16]
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1 = sext i8 %b_0_load to i16" [conv2d.cpp:16]
ST_5 : Operation 114 [1/1] (2.82ns)   --->   "%tmp_5 = mul i16 %tmp_s, %tmp_1" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/2] (1.75ns)   --->   "%res_0_load = load i16* %res_0_addr_1, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_5 : Operation 116 [1/2] (1.75ns)   --->   "%res_1_load = load i16* %res_1_addr_1, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_5 : Operation 117 [1/2] (1.75ns)   --->   "%res_2_load = load i16* %res_2_addr_1, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_5 : Operation 118 [1/1] (1.35ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %res_0_load, i16 %res_1_load, i16 %res_2_load, i2 %j_mid2)" [conv2d.cpp:13]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (2.73ns)   --->   "%tmp_2 = add i16 %tmp_5, %tmp_6" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]" [conv2d.cpp:16]
ST_5 : Operation 121 [1/1] (1.75ns)   --->   "store i16 %tmp_2, i16* %res_1_addr_1, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "br label %6" [conv2d.cpp:16]
ST_5 : Operation 123 [1/1] (1.75ns)   --->   "store i16 %tmp_2, i16* %res_0_addr_1, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "br label %6" [conv2d.cpp:16]
ST_5 : Operation 125 [1/1] (1.75ns)   --->   "store i16 %tmp_2, i16* %res_2_addr_1, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br label %6" [conv2d.cpp:16]
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%a_load_1_phi = phi i8 [ %a_1_load_1, %branch637 ], [ %a_2_load_1, %branch739 ], [ %a_3_load, %branch841 ]" [conv2d.cpp:16]
ST_5 : Operation 128 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]" [conv2d.cpp:16]
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%a_load_2_phi = phi i8 [ %a_2_load_2, %branch224 ], [ %a_3_load_1, %branch326 ], [ %a_4_load, %branch428 ]" [conv2d.cpp:16]
ST_5 : Operation 130 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [conv2d.cpp:16]

 <State 6> : 7.30ns
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_10_1 = sext i8 %a_load_1_phi to i16" [conv2d.cpp:16]
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_12_1 = sext i8 %b_1_load to i16" [conv2d.cpp:16]
ST_6 : Operation 133 [1/1] (2.82ns)   --->   "%tmp_13_1 = mul i16 %tmp_10_1, %tmp_12_1" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/1] (2.73ns)   --->   "%tmp_14_1 = add i16 %tmp_13_1, %tmp_2" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/1] (1.75ns)   --->   "store i16 %tmp_14_1, i16* %res_1_addr_1, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "br label %8" [conv2d.cpp:16]
ST_6 : Operation 137 [1/1] (1.75ns)   --->   "store i16 %tmp_14_1, i16* %res_0_addr_1, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "br label %8" [conv2d.cpp:16]
ST_6 : Operation 139 [1/1] (1.75ns)   --->   "store i16 %tmp_14_1, i16* %res_2_addr_1, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "br label %8" [conv2d.cpp:16]

 <State 7> : 7.30ns
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [conv2d.cpp:14]
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4) nounwind" [conv2d.cpp:14]
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2d.cpp:15]
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_10_2 = sext i8 %a_load_2_phi to i16" [conv2d.cpp:16]
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_12_2 = sext i8 %b_2_load to i16" [conv2d.cpp:16]
ST_7 : Operation 146 [1/1] (2.82ns)   --->   "%tmp_13_2 = mul i16 %tmp_10_2, %tmp_12_2" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 147 [1/1] (2.73ns)   --->   "%tmp_14_2 = add i16 %tmp_13_2, %tmp_14_1" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [1/1] (1.75ns)   --->   "store i16 %tmp_14_2, i16* %res_1_addr_1, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br label %ifBlock" [conv2d.cpp:16]
ST_7 : Operation 150 [1/1] (1.75ns)   --->   "store i16 %tmp_14_2, i16* %res_0_addr_1, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "br label %ifBlock" [conv2d.cpp:16]
ST_7 : Operation 152 [1/1] (1.75ns)   --->   "store i16 %tmp_14_2, i16* %res_2_addr_1, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "br label %ifBlock" [conv2d.cpp:16]
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv2d.cpp:18]
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "br label %3"

 <State 8> : 1.27ns
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv2d.cpp:19]
ST_8 : Operation 157 [1/1] (1.27ns)   --->   "%j_1 = add i2 %j_mid2, 1" [conv2d.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "br label %1" [conv2d.cpp:11]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ res_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ res_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9          (specbitsmap      ) [ 000000000]
StgValue_10         (specbitsmap      ) [ 000000000]
StgValue_11         (specbitsmap      ) [ 000000000]
StgValue_12         (specbitsmap      ) [ 000000000]
StgValue_13         (specbitsmap      ) [ 000000000]
StgValue_14         (specbitsmap      ) [ 000000000]
StgValue_15         (specbitsmap      ) [ 000000000]
StgValue_16         (specbitsmap      ) [ 000000000]
StgValue_17         (specbitsmap      ) [ 000000000]
StgValue_18         (specbitsmap      ) [ 000000000]
StgValue_19         (specbitsmap      ) [ 000000000]
StgValue_20         (spectopmodule    ) [ 000000000]
StgValue_21         (specinterface    ) [ 000000000]
StgValue_22         (specinterface    ) [ 000000000]
StgValue_23         (specinterface    ) [ 000000000]
StgValue_24         (br               ) [ 011111111]
indvar_flatten      (phi              ) [ 001000000]
i                   (phi              ) [ 001000000]
j                   (phi              ) [ 001000000]
exitcond_flatten    (icmp             ) [ 001111111]
indvar_flatten_next (add              ) [ 011111111]
StgValue_30         (br               ) [ 000000000]
StgValue_31         (specloopname     ) [ 000000000]
exitcond            (icmp             ) [ 000000000]
j_mid2              (select           ) [ 001111111]
i_s                 (add              ) [ 000000000]
tmp_mid2_v          (select           ) [ 011111111]
tmp_mid2            (zext             ) [ 000000000]
tmp_1_cast_mid2     (zext             ) [ 000111110]
StgValue_38         (specloopname     ) [ 000000000]
tmp_3               (specregionbegin  ) [ 000111111]
StgValue_40         (switch           ) [ 000000000]
res_1_addr          (getelementptr    ) [ 000000000]
StgValue_42         (store            ) [ 000000000]
StgValue_43         (br               ) [ 000000000]
res_0_addr          (getelementptr    ) [ 000000000]
StgValue_45         (store            ) [ 000000000]
StgValue_46         (br               ) [ 000000000]
res_2_addr          (getelementptr    ) [ 000000000]
StgValue_48         (store            ) [ 000000000]
StgValue_49         (br               ) [ 000000000]
res_0_addr_1        (getelementptr    ) [ 000111110]
res_1_addr_1        (getelementptr    ) [ 000111110]
res_2_addr_1        (getelementptr    ) [ 000111110]
StgValue_53         (br               ) [ 001111111]
StgValue_54         (ret              ) [ 000000000]
ki                  (phi              ) [ 000100000]
exitcond1           (icmp             ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
ki_1                (add              ) [ 001111111]
StgValue_59         (br               ) [ 000000000]
tmp_6_cast          (zext             ) [ 000000000]
tmp_7               (add              ) [ 000000000]
tmp_8               (zext             ) [ 000000000]
tmp_9               (zext             ) [ 000000000]
a_0_addr            (getelementptr    ) [ 000010000]
a_1_addr            (getelementptr    ) [ 000010000]
a_2_addr            (getelementptr    ) [ 000010000]
b_0_addr            (getelementptr    ) [ 000010000]
a_3_addr            (getelementptr    ) [ 000010000]
StgValue_73         (switch           ) [ 000000000]
b_1_addr            (getelementptr    ) [ 000010000]
a_4_addr            (getelementptr    ) [ 000010000]
StgValue_80         (switch           ) [ 000000000]
b_2_addr            (getelementptr    ) [ 000010000]
a_1_load            (load             ) [ 001111111]
StgValue_87         (br               ) [ 001111111]
a_0_load            (load             ) [ 001111111]
StgValue_89         (br               ) [ 001111111]
a_2_load            (load             ) [ 001111111]
StgValue_91         (br               ) [ 001111111]
b_0_load            (load             ) [ 000001000]
a_2_load_1          (load             ) [ 001111111]
StgValue_97         (br               ) [ 001111111]
a_1_load_1          (load             ) [ 001111111]
StgValue_99         (br               ) [ 001111111]
a_3_load            (load             ) [ 001111111]
StgValue_101        (br               ) [ 001111111]
b_1_load            (load             ) [ 000001100]
a_3_load_1          (load             ) [ 001111111]
StgValue_104        (br               ) [ 001111111]
a_2_load_2          (load             ) [ 001111111]
StgValue_106        (br               ) [ 001111111]
a_4_load            (load             ) [ 001111111]
StgValue_108        (br               ) [ 001111111]
b_2_load            (load             ) [ 000101110]
StgValue_110        (switch           ) [ 000000000]
a_load_0_phi        (phi              ) [ 000001000]
tmp_s               (sext             ) [ 000000000]
tmp_1               (sext             ) [ 000000000]
tmp_5               (mul              ) [ 000000000]
res_0_load          (load             ) [ 000000000]
res_1_load          (load             ) [ 000000000]
res_2_load          (load             ) [ 000000000]
tmp_6               (mux              ) [ 000000000]
tmp_2               (add              ) [ 000000100]
StgValue_120        (switch           ) [ 000000000]
StgValue_121        (store            ) [ 000000000]
StgValue_122        (br               ) [ 000000000]
StgValue_123        (store            ) [ 000000000]
StgValue_124        (br               ) [ 000000000]
StgValue_125        (store            ) [ 000000000]
StgValue_126        (br               ) [ 000000000]
a_load_1_phi        (phi              ) [ 000001100]
StgValue_128        (switch           ) [ 000000000]
a_load_2_phi        (phi              ) [ 000101110]
StgValue_130        (switch           ) [ 000000000]
tmp_10_1            (sext             ) [ 000000000]
tmp_12_1            (sext             ) [ 000000000]
tmp_13_1            (mul              ) [ 000000000]
tmp_14_1            (add              ) [ 000100010]
StgValue_135        (store            ) [ 000000000]
StgValue_136        (br               ) [ 000000000]
StgValue_137        (store            ) [ 000000000]
StgValue_138        (br               ) [ 000000000]
StgValue_139        (store            ) [ 000000000]
StgValue_140        (br               ) [ 000000000]
StgValue_141        (specloopname     ) [ 000000000]
tmp_4               (specregionbegin  ) [ 000000000]
StgValue_143        (specpipeline     ) [ 000000000]
tmp_10_2            (sext             ) [ 000000000]
tmp_12_2            (sext             ) [ 000000000]
tmp_13_2            (mul              ) [ 000000000]
tmp_14_2            (add              ) [ 000000000]
StgValue_148        (store            ) [ 000000000]
StgValue_149        (br               ) [ 000000000]
StgValue_150        (store            ) [ 000000000]
StgValue_151        (br               ) [ 000000000]
StgValue_152        (store            ) [ 000000000]
StgValue_153        (br               ) [ 000000000]
empty_2             (specregionend    ) [ 000000000]
StgValue_155        (br               ) [ 001111111]
empty_3             (specregionend    ) [ 000000000]
j_1                 (add              ) [ 011111111]
StgValue_158        (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="res_1_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="2" slack="0"/>
<pin id="76" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_1_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="0"/>
<pin id="82" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_42/2 res_1_load/4 StgValue_121/5 StgValue_135/6 StgValue_148/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="res_0_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="2" slack="0"/>
<pin id="89" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_0_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_45/2 res_0_load/4 StgValue_123/5 StgValue_137/6 StgValue_150/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="res_2_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_2_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_48/2 res_2_load/4 StgValue_125/5 StgValue_139/6 StgValue_152/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="res_0_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="2" slack="0"/>
<pin id="115" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_0_addr_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="res_1_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_1_addr_1/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="res_2_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="2" slack="0"/>
<pin id="129" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_2_addr_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="a_0_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="a_1_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="a_2_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/3 a_1_load_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_load/3 a_2_load_1/3 a_2_load_2/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b_0_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="2" slack="0"/>
<pin id="172" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="178" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="a_3_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_3_load/3 a_3_load_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="b_1_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="202" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="a_4_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_4_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_4_load/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="b_2_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="2" slack="0"/>
<pin id="220" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvar_flatten_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="2" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="j_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="2" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="ki_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="ki_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="2" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="a_load_0_phi_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="274" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_0_phi (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="a_load_0_phi_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="8" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="4" bw="8" slack="1"/>
<pin id="281" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_0_phi/5 "/>
</bind>
</comp>

<comp id="283" class="1005" name="a_load_1_phi_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1_phi (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="a_load_1_phi_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="8" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="8" slack="1"/>
<pin id="292" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_1_phi/5 "/>
</bind>
</comp>

<comp id="295" class="1005" name="a_load_2_phi_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="2"/>
<pin id="297" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_load_2_phi (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="a_load_2_phi_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="8" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="4" bw="8" slack="1"/>
<pin id="304" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="6" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_2_phi/5 "/>
</bind>
</comp>

<comp id="307" class="1005" name="reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_1_load a_1_load_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_2_load a_2_load_1 a_2_load_2 "/>
</bind>
</comp>

<comp id="320" class="1005" name="reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="1"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_3_load a_3_load_1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="exitcond_flatten_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten_next_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="exitcond_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="j_mid2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="2" slack="0"/>
<pin id="348" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_mid2_v_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="2" slack="0"/>
<pin id="361" dir="0" index="2" bw="2" slack="0"/>
<pin id="362" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_mid2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_1_cast_mid2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast_mid2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="exitcond1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="ki_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ki_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_6_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_7_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="1"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_9_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_s_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_6_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="0" index="2" bw="16" slack="0"/>
<pin id="428" dir="0" index="3" bw="16" slack="0"/>
<pin id="429" dir="0" index="4" bw="2" slack="3"/>
<pin id="430" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_10_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="1"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_1/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_12_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="2"/>
<pin id="441" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_1/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_10_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="2"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_2/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_12_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="3"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_2/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="j_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="2"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="454" class="1007" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="0" index="2" bw="16" slack="0"/>
<pin id="458" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_5/5 tmp_2/5 "/>
</bind>
</comp>

<comp id="465" class="1007" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="469" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_13_1/6 tmp_14_1/6 "/>
</bind>
</comp>

<comp id="475" class="1007" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="479" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_13_2/7 tmp_14_2/7 "/>
</bind>
</comp>

<comp id="485" class="1005" name="exitcond_flatten_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="489" class="1005" name="indvar_flatten_next_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="494" class="1005" name="j_mid2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="1"/>
<pin id="496" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_mid2_v_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_1_cast_mid2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="1"/>
<pin id="507" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast_mid2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="res_0_addr_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="2"/>
<pin id="512" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="res_0_addr_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="res_1_addr_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="2"/>
<pin id="517" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="res_1_addr_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="res_2_addr_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="2"/>
<pin id="522" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="res_2_addr_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="exitcond1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="ki_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ki_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="a_0_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="1"/>
<pin id="536" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="a_1_addr_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="1"/>
<pin id="541" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="544" class="1005" name="a_2_addr_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="1"/>
<pin id="546" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr "/>
</bind>
</comp>

<comp id="549" class="1005" name="b_0_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="1"/>
<pin id="551" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="554" class="1005" name="a_3_addr_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="1"/>
<pin id="556" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_3_addr "/>
</bind>
</comp>

<comp id="559" class="1005" name="b_1_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="1"/>
<pin id="561" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="a_4_addr_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="1"/>
<pin id="566" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_4_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="b_2_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="1"/>
<pin id="571" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="a_0_load_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_0_load "/>
</bind>
</comp>

<comp id="579" class="1005" name="b_0_load_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_0_load "/>
</bind>
</comp>

<comp id="584" class="1005" name="b_1_load_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="2"/>
<pin id="586" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_1_load "/>
</bind>
</comp>

<comp id="589" class="1005" name="a_4_load_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_4_load "/>
</bind>
</comp>

<comp id="594" class="1005" name="b_2_load_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="3"/>
<pin id="596" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_2_load "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_2_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="1"/>
<pin id="601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_14_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="1"/>
<pin id="606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="j_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="1"/>
<pin id="611" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="54" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="56" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="139" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="132" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="146" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="294"><net_src comp="286" pin="6"/><net_sink comp="283" pin=0"/></net>

<net id="306"><net_src comp="298" pin="6"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="153" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="316"><net_src comp="163" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="323"><net_src comp="187" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="330"><net_src comp="232" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="232" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="254" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="254" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="243" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="338" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="243" pin="4"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="379"><net_src comp="358" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="265" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="265" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="265" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="413"><net_src comp="265" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="420"><net_src comp="275" pin="6"/><net_sink comp="417" pin=0"/></net>

<net id="431"><net_src comp="62" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="92" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="79" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="105" pin="2"/><net_sink comp="424" pin=3"/></net>

<net id="438"><net_src comp="283" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="295" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="417" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="421" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="424" pin="5"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="454" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="463"><net_src comp="454" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="464"><net_src comp="454" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="470"><net_src comp="435" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="439" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="465" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="473"><net_src comp="465" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="474"><net_src comp="465" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="480"><net_src comp="442" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="446" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="475" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="483"><net_src comp="475" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="484"><net_src comp="475" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="488"><net_src comp="326" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="332" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="497"><net_src comp="344" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="503"><net_src comp="358" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="508"><net_src comp="376" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="513"><net_src comp="111" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="518"><net_src comp="118" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="523"><net_src comp="125" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="528"><net_src comp="380" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="386" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="537"><net_src comp="132" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="542"><net_src comp="139" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="547"><net_src comp="146" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="552"><net_src comp="168" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="557"><net_src comp="180" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="562"><net_src comp="192" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="567"><net_src comp="204" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="572"><net_src comp="216" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="577"><net_src comp="158" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="582"><net_src comp="175" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="587"><net_src comp="199" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="592"><net_src comp="211" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="597"><net_src comp="223" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="602"><net_src comp="454" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="607"><net_src comp="465" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="612"><net_src comp="449" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="254" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0 | {2 5 6 7 }
	Port: res_1 | {2 5 6 7 }
	Port: res_2 | {2 5 6 7 }
 - Input state : 
	Port: conv2d : a_0 | {3 4 }
	Port: conv2d : a_1 | {3 4 }
	Port: conv2d : a_2 | {3 4 }
	Port: conv2d : a_3 | {3 4 }
	Port: conv2d : a_4 | {3 4 }
	Port: conv2d : b_0 | {3 4 }
	Port: conv2d : b_1 | {3 4 }
	Port: conv2d : b_2 | {3 4 }
	Port: conv2d : res_0 | {4 5 }
	Port: conv2d : res_1 | {4 5 }
	Port: conv2d : res_2 | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_30 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		tmp_mid2_v : 2
		tmp_mid2 : 3
		tmp_1_cast_mid2 : 3
		StgValue_40 : 3
		res_1_addr : 4
		StgValue_42 : 5
		res_0_addr : 4
		StgValue_45 : 5
		res_2_addr : 4
		StgValue_48 : 5
		res_0_addr_1 : 4
		res_1_addr_1 : 4
		res_2_addr_1 : 4
	State 3
		exitcond1 : 1
		ki_1 : 1
		StgValue_59 : 2
		tmp_6_cast : 1
		tmp_7 : 2
		tmp_8 : 3
		tmp_9 : 1
		a_0_addr : 4
		a_1_addr : 4
		a_2_addr : 4
		a_1_load : 5
		a_0_load : 5
		a_2_load : 5
		b_0_addr : 2
		b_0_load : 3
		a_3_addr : 4
		a_2_load_1 : 5
		a_1_load_1 : 5
		a_3_load : 5
		b_1_addr : 2
		b_1_load : 3
		a_4_addr : 4
		a_3_load_1 : 5
		a_2_load_2 : 5
		a_4_load : 5
		b_2_addr : 2
		b_2_load : 3
	State 4
	State 5
		tmp_s : 1
		tmp_5 : 2
		tmp_6 : 1
		tmp_2 : 3
		StgValue_121 : 4
		StgValue_123 : 4
		StgValue_125 : 4
	State 6
		tmp_13_1 : 1
		tmp_14_1 : 2
		StgValue_135 : 3
		StgValue_137 : 3
		StgValue_139 : 3
	State 7
		tmp_13_2 : 1
		tmp_14_2 : 2
		StgValue_148 : 3
		StgValue_150 : 3
		StgValue_152 : 3
		empty_2 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_332 |    0    |    0    |    13   |
|          |         i_s_fu_352         |    0    |    0    |    10   |
|    add   |         ki_1_fu_386        |    0    |    0    |    10   |
|          |        tmp_7_fu_396        |    0    |    0    |    10   |
|          |         j_1_fu_449         |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_326  |    0    |    0    |    9    |
|   icmp   |       exitcond_fu_338      |    0    |    0    |    8    |
|          |      exitcond1_fu_380      |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    mux   |        tmp_6_fu_424        |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_344       |    0    |    0    |    2    |
|          |      tmp_mid2_v_fu_358     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_454         |    1    |    0    |    0    |
|  muladd  |         grp_fu_465         |    1    |    0    |    0    |
|          |         grp_fu_475         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_mid2_fu_366      |    0    |    0    |    0    |
|          |   tmp_1_cast_mid2_fu_376   |    0    |    0    |    0    |
|   zext   |      tmp_6_cast_fu_392     |    0    |    0    |    0    |
|          |        tmp_8_fu_401        |    0    |    0    |    0    |
|          |        tmp_9_fu_410        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_417        |    0    |    0    |    0    |
|          |        tmp_1_fu_421        |    0    |    0    |    0    |
|   sext   |       tmp_10_1_fu_435      |    0    |    0    |    0    |
|          |       tmp_12_1_fu_439      |    0    |    0    |    0    |
|          |       tmp_10_2_fu_442      |    0    |    0    |    0    |
|          |       tmp_12_2_fu_446      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |    95   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      a_0_addr_reg_534     |    3   |
|      a_0_load_reg_574     |    8   |
|      a_1_addr_reg_539     |    3   |
|      a_2_addr_reg_544     |    3   |
|      a_3_addr_reg_554     |    3   |
|      a_4_addr_reg_564     |    3   |
|      a_4_load_reg_589     |    8   |
|    a_load_0_phi_reg_272   |    8   |
|    a_load_1_phi_reg_283   |    8   |
|    a_load_2_phi_reg_295   |    8   |
|      b_0_addr_reg_549     |    2   |
|      b_0_load_reg_579     |    8   |
|      b_1_addr_reg_559     |    2   |
|      b_1_load_reg_584     |    8   |
|      b_2_addr_reg_569     |    2   |
|      b_2_load_reg_594     |    8   |
|     exitcond1_reg_525     |    1   |
|  exitcond_flatten_reg_485 |    1   |
|         i_reg_239         |    2   |
|indvar_flatten_next_reg_489|    4   |
|   indvar_flatten_reg_228  |    4   |
|        j_1_reg_609        |    2   |
|       j_mid2_reg_494      |    2   |
|         j_reg_250         |    2   |
|        ki_1_reg_529       |    2   |
|         ki_reg_261        |    2   |
|          reg_307          |    8   |
|          reg_313          |    8   |
|          reg_320          |    8   |
|    res_0_addr_1_reg_510   |    2   |
|    res_1_addr_1_reg_515   |    2   |
|    res_2_addr_1_reg_520   |    2   |
|      tmp_14_1_reg_604     |   16   |
|  tmp_1_cast_mid2_reg_505  |    3   |
|       tmp_2_reg_599       |   16   |
|     tmp_mid2_v_reg_500    |    2   |
+---------------------------+--------+
|           Total           |   174  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_79 |  p1  |   4  |  16  |   64   ||    21   |
|  grp_access_fu_92 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_92 |  p1  |   4  |  16  |   64   ||    21   |
| grp_access_fu_105 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_105 |  p1  |   4  |  16  |   64   ||    21   |
| grp_access_fu_153 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_163 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_211 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_465    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_475    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  || 21.4355 ||   180   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   180  |
|  Register |    -   |    -   |   174  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   21   |   174  |   275  |
+-----------+--------+--------+--------+--------+
