

================================================================
== Vitis HLS Report for 'A_IO_L2_in_inter_trans'
================================================================
* Date:           Sat Oct 15 10:48:37 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.125 us|  0.125 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_1  |       24|       24|        12|          -|          -|     2|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c3_V = alloca i32 1"   --->   Operation 4 'alloca' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_072, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_173, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_072, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_173, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln97 = store i2 0, i2 %c3_V" [src/kernel_kernel.cpp:97]   --->   Operation 10 'store' 'store_ln97' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln97 = br void" [src/kernel_kernel.cpp:97]   --->   Operation 11 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.46>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c3_V_2 = load i2 %c3_V"   --->   Operation 12 'load' 'c3_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.34ns)   --->   "%icmp_ln1069 = icmp_eq  i2 %c3_V_2, i2 2"   --->   Operation 13 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.43ns)   --->   "%add_ln870 = add i2 %c3_V_2, i2 1"   --->   Operation 15 'add' 'add_ln870' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln1069, void %.split5, void" [src/kernel_kernel.cpp:97]   --->   Operation 16 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln1795 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16"   --->   Operation 17 'specloopname' 'specloopname_ln1795' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.34ns)   --->   "%icmp_ln1049 = icmp_eq  i2 %c3_V_2, i2 0"   --->   Operation 18 'icmp' 'icmp_ln1049' <Predicate = (!icmp_ln1069)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_158 = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty_158' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln1049, void %.preheader.preheader, void %.preheader1.preheader" [src/kernel_kernel.cpp:99]   --->   Operation 20 'br' 'br_ln99' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3, i512 %fifo_A_A_IO_L2_in_072, i512 %fifo_A_A_IO_L2_in_173"   --->   Operation 21 'call' 'call_ln0' <Predicate = (!icmp_ln1069 & !icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2, i512 %local_A, i512 %fifo_A_A_IO_L2_in_072"   --->   Operation 22 'call' 'call_ln0' <Predicate = (!icmp_ln1069 & icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln125 = ret" [src/kernel_kernel.cpp:125]   --->   Operation 23 'ret' 'ret_ln125' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3, i512 %fifo_A_A_IO_L2_in_072, i512 %fifo_A_A_IO_L2_in_173"   --->   Operation 24 'call' 'call_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2, i512 %local_A, i512 %fifo_A_A_IO_L2_in_072"   --->   Operation 26 'call' 'call_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln870 = store i2 %add_ln870, i2 %c3_V"   --->   Operation 28 'store' 'store_ln870' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('c3.V') [4]  (0 ns)
	'store' operation ('store_ln97', src/kernel_kernel.cpp:97) of constant 0 on local variable 'c3.V' [10]  (0.387 ns)

 <State 2>: 0.465ns
The critical path consists of the following:
	'load' operation ('c3.V') on local variable 'c3.V' [13]  (0 ns)
	'add' operation ('add_ln870') [16]  (0.436 ns)
	blocking operation 0.029 ns on control path)

 <State 3>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln870') of variable 'add_ln870' on local variable 'c3.V' [30]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
