PASS: make_equiv_cells
PASS: find_equiv_cells INV_X1 (6 equivs)
PASS: find_equiv_cells BUF_X1 (9 equivs)
PASS: find_equiv_cells NAND2_X1 (3 equivs)
PASS: find_equiv_cells NOR2_X1 (3 equivs)
PASS: find_equiv_cells AND2_X1 (3 equivs)
PASS: find_equiv_cells OR2_X1 (3 equivs)
PASS: find_equiv_cells DFF_X1 (2 equivs)
PASS: find_equiv_cells DFFR_X1 (2 equivs)
PASS: find_equiv_cells DFFS_X1 (2 equivs)
PASS: find_equiv_cells AOI21_X1 (3 equivs)
PASS: find_equiv_cells OAI21_X1 (3 equivs)
PASS: find_equiv_cells MUX2_X1 (2 equivs)
PASS: find_equiv_cells SDFF_X1 (2 equivs)
PASS: equiv_cells INV_X1 INV_X2 = 1
PASS: equiv_cells BUF_X1 BUF_X2 = 1
PASS: equiv_cells INV_X1 BUF_X1 = 0
PASS: equiv_cells NAND2_X1 NOR2_X1 = 0
PASS: equiv_cells DFF_X1 DFF_X2 = 1
PASS: equiv_cells DFF_X1 DFFR_X1 = 0
PASS: equiv_cells NAND2_X1 NAND3_X1 = 0
PASS: equiv_cells INV_X4 INV_X8 = 1
PASS: equiv_cell_ports INV_X1 INV_X2 = 1
PASS: equiv_cell_ports INV_X1 BUF_X1 = 0
PASS: equiv_cell_ports NAND2_X1 NAND2_X2 = 1
PASS: equiv_cell_ports NAND2_X1 NAND3_X1 = 0
PASS: equiv_cell_timing_arcs INV_X1 INV_X2 = 1
PASS: equiv_cell_timing_arcs BUF_X1 BUF_X2 = 1
PASS: equiv_cell_timing_arcs INV_X1 BUF_X1 = 0
PASS: find_library_buffers (9 buffers)
PASS: find_liberty found
PASS: liberty_library_iterator
PASS: liberty_supply_exists VDD = 1
PASS: liberty_supply_exists VSS = 1
PASS: liberty_supply_exists NONEXISTENT = 0
PASS: INV_X1/A direction = input
PASS: INV_X1/ZN direction = output
PASS: DFF_X1/CK direction = input
PASS: DFF_X1/Q direction = output
PASS: make_equiv_cells fast library
PASS: find_equiv_cells fast INV_X1 (6 equivs)
PASS: equiv_cells across libraries = 1
ALL PASSED
