<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMGenRegisterBank.inc source code [llvm/build/lib/Target/ARM/ARMGenRegisterBank.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/ARM/ARMGenRegisterBank.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMGenRegisterBank.inc.html'>ARMGenRegisterBank.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Register Bank Source Fragments                                             *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/ARM/ARMRegisterBankInfo.h.html#18" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</a></u></td></tr>
<tr><th id="10">10</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/ARM/ARMRegisterBankInfo.h.html#18" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</a></u></td></tr>
<tr><th id="11">11</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="12">12</th><td><b>namespace</b> <span class="namespace">ARM</span> {</td></tr>
<tr><th id="13">13</th><td><b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="14">14</th><td>  <dfn class="enum" id="llvm::ARM::InvalidRegBankID" title='llvm::ARM::InvalidRegBankID' data-ref="llvm::ARM::InvalidRegBankID" data-ref-filename="llvm..ARM..InvalidRegBankID">InvalidRegBankID</dfn> = ~<var>0u</var>,</td></tr>
<tr><th id="15">15</th><td>  <dfn class="enum" id="llvm::ARM::FPRRegBankID" title='llvm::ARM::FPRRegBankID' data-ref="llvm::ARM::FPRRegBankID" data-ref-filename="llvm..ARM..FPRRegBankID">FPRRegBankID</dfn> = <var>0</var>,</td></tr>
<tr><th id="16">16</th><td>  <dfn class="enum" id="llvm::ARM::GPRRegBankID" title='llvm::ARM::GPRRegBankID' data-ref="llvm::ARM::GPRRegBankID" data-ref-filename="llvm..ARM..GPRRegBankID">GPRRegBankID</dfn> = <var>1</var>,</td></tr>
<tr><th id="17">17</th><td>  <dfn class="enum" id="llvm::ARM::NumRegisterBanks" title='llvm::ARM::NumRegisterBanks' data-ref="llvm::ARM::NumRegisterBanks" data-ref-filename="llvm..ARM..NumRegisterBanks">NumRegisterBanks</dfn>,</td></tr>
<tr><th id="18">18</th><td>};</td></tr>
<tr><th id="19">19</th><td>} <i>// end namespace ARM</i></td></tr>
<tr><th id="20">20</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="9">endif</span> // GET_REGBANK_DECLARATIONS</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#<span data-ppcond="23">ifdef</span> <span class="macro" data-ref="_M/GET_TARGET_REGBANK_CLASS">GET_TARGET_REGBANK_CLASS</span></u></td></tr>
<tr><th id="24">24</th><td><u>#undef GET_TARGET_REGBANK_CLASS</u></td></tr>
<tr><th id="25">25</th><td><b>private</b>:</td></tr>
<tr><th id="26">26</th><td>  <em>static</em> RegisterBank *RegBanks[];</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>protected</b>:</td></tr>
<tr><th id="29">29</th><td>  ARMGenRegisterBankInfo();</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="23">endif</span> // GET_TARGET_REGBANK_CLASS</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifdef</span> <span class="macro" data-ref="_M/GET_TARGET_REGBANK_IMPL">GET_TARGET_REGBANK_IMPL</span></u></td></tr>
<tr><th id="34">34</th><td><u>#undef GET_TARGET_REGBANK_IMPL</u></td></tr>
<tr><th id="35">35</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="36">36</th><td><b>namespace</b> ARM {</td></tr>
<tr><th id="37">37</th><td><em>const</em> uint32_t FPRRegBankCoverageData[] = {</td></tr>
<tr><th id="38">38</th><td>    <i>// 0-31</i></td></tr>
<tr><th id="39">39</th><td>    (<var>1u</var> &lt;&lt; (ARM::HPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="40">40</th><td>    (<var>1u</var> &lt;&lt; (ARM::SPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="41">41</th><td>    (<var>1u</var> &lt;&lt; (ARM::SPR_8RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="42">42</th><td>    (<var>1u</var> &lt;&lt; (ARM::FPWithVPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="43">43</th><td>    (<var>1u</var> &lt;&lt; (ARM::FPWithVPR_with_ssub_0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="44">44</th><td>    (<var>1u</var> &lt;&lt; (ARM::FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="45">45</th><td>    <var>0</var>,</td></tr>
<tr><th id="46">46</th><td>    <i>// 32-63</i></td></tr>
<tr><th id="47">47</th><td>    (<var>1u</var> &lt;&lt; (ARM::DPRRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="48">48</th><td>    (<var>1u</var> &lt;&lt; (ARM::DPR_VFP2RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="49">49</th><td>    (<var>1u</var> &lt;&lt; (ARM::DPR_8RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="50">50</th><td>    <var>0</var>,</td></tr>
<tr><th id="51">51</th><td>    <i>// 64-95</i></td></tr>
<tr><th id="52">52</th><td>    (<var>1u</var> &lt;&lt; (ARM::QPRRegClassID - <var>64</var>)) |</td></tr>
<tr><th id="53">53</th><td>    (<var>1u</var> &lt;&lt; (ARM::MQPRRegClassID - <var>64</var>)) |</td></tr>
<tr><th id="54">54</th><td>    (<var>1u</var> &lt;&lt; (ARM::QPR_VFP2RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="55">55</th><td>    (<var>1u</var> &lt;&lt; (ARM::QPR_8RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="56">56</th><td>    <var>0</var>,</td></tr>
<tr><th id="57">57</th><td>    <i>// 96-127</i></td></tr>
<tr><th id="58">58</th><td>    <var>0</var>,</td></tr>
<tr><th id="59">59</th><td>    <i>// 128-159</i></td></tr>
<tr><th id="60">60</th><td>    <var>0</var>,</td></tr>
<tr><th id="61">61</th><td>};</td></tr>
<tr><th id="62">62</th><td><em>const</em> uint32_t GPRRegBankCoverageData[] = {</td></tr>
<tr><th id="63">63</th><td>    <i>// 0-31</i></td></tr>
<tr><th id="64">64</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="65">65</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRnopcRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="66">66</th><td>    (<var>1u</var> &lt;&lt; (ARM::rGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="67">67</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="68">68</th><td>    (<var>1u</var> &lt;&lt; (ARM::tGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="69">69</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRnoip_and_tcGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="70">70</th><td>    (<var>1u</var> &lt;&lt; (ARM::tGPR_and_tGPREvenRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="71">71</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRnoip_and_tGPREvenRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="72">72</th><td>    (<var>1u</var> &lt;&lt; (ARM::tGPROddRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="73">73</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRwithAPSR_NZCVnosp_and_GPRnoip_and_hGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="74">74</th><td>    (<var>1u</var> &lt;&lt; (ARM::tGPREvenRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="75">75</th><td>    (<var>1u</var> &lt;&lt; (ARM::hGPR_and_tGPREvenRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="76">76</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRwithAPSR_NZCVnosp_and_hGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="77">77</th><td>    (<var>1u</var> &lt;&lt; (ARM::tcGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="78">78</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRnoip_and_GPRnopcRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="79">79</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRnopc_and_GPRnoip_and_hGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="80">80</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRnopc_and_hGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="81">81</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRnoipRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="82">82</th><td>    (<var>1u</var> &lt;&lt; (ARM::tGPRwithpcRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="83">83</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRnoip_and_hGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="84">84</th><td>    (<var>1u</var> &lt;&lt; (ARM::hGPRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="85">85</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRwithAPSRRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="86">86</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRwithAPSR_NZCVnospRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="87">87</th><td>    <var>0</var>,</td></tr>
<tr><th id="88">88</th><td>    <i>// 32-63</i></td></tr>
<tr><th id="89">89</th><td>    (<var>1u</var> &lt;&lt; (ARM::tGPREven_and_GPRnoip_and_tcGPRRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="90">90</th><td>    (<var>1u</var> &lt;&lt; (ARM::tGPROdd_and_tcGPRRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="91">91</th><td>    (<var>1u</var> &lt;&lt; (ARM::tGPR_and_tGPROddRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="92">92</th><td>    (<var>1u</var> &lt;&lt; (ARM::hGPR_and_GPRnoip_and_tGPREvenRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="93">93</th><td>    (<var>1u</var> &lt;&lt; (ARM::hGPR_and_tGPROddRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="94">94</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRlrRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="95">95</th><td>    (<var>1u</var> &lt;&lt; (ARM::hGPR_and_tcGPRRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="96">96</th><td>    (<var>1u</var> &lt;&lt; (ARM::tGPREven_and_tcGPRRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="97">97</th><td>    (<var>1u</var> &lt;&lt; (ARM::GPRspRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="98">98</th><td>    (<var>1u</var> &lt;&lt; (ARM::hGPR_and_tGPRwithpcRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="99">99</th><td>    <var>0</var>,</td></tr>
<tr><th id="100">100</th><td>    <i>// 64-95</i></td></tr>
<tr><th id="101">101</th><td>    <var>0</var>,</td></tr>
<tr><th id="102">102</th><td>    <i>// 96-127</i></td></tr>
<tr><th id="103">103</th><td>    <var>0</var>,</td></tr>
<tr><th id="104">104</th><td>    <i>// 128-159</i></td></tr>
<tr><th id="105">105</th><td>    <var>0</var>,</td></tr>
<tr><th id="106">106</th><td>};</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>RegisterBank FPRRegBank(<i>/* ID */</i> ARM::FPRRegBankID, <i>/* Name */</i> <q>"FPRB"</q>, <i>/* Size */</i> <var>128</var>, <i>/* CoveredRegClasses */</i> FPRRegBankCoverageData, <i>/* NumRegClasses */</i> <var>132</var>);</td></tr>
<tr><th id="109">109</th><td>RegisterBank GPRRegBank(<i>/* ID */</i> ARM::GPRRegBankID, <i>/* Name */</i> <q>"GPRB"</q>, <i>/* Size */</i> <var>32</var>, <i>/* CoveredRegClasses */</i> GPRRegBankCoverageData, <i>/* NumRegClasses */</i> <var>132</var>);</td></tr>
<tr><th id="110">110</th><td>} <i>// end namespace ARM</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>RegisterBank *ARMGenRegisterBankInfo::RegBanks[] = {</td></tr>
<tr><th id="113">113</th><td>    &amp;ARM::FPRRegBank,</td></tr>
<tr><th id="114">114</th><td>    &amp;ARM::GPRRegBank,</td></tr>
<tr><th id="115">115</th><td>};</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>ARMGenRegisterBankInfo::ARMGenRegisterBankInfo()</td></tr>
<tr><th id="118">118</th><td>    : RegisterBankInfo(RegBanks, ARM::NumRegisterBanks) {</td></tr>
<tr><th id="119">119</th><td>  <i>// Assert that RegBank indices match their ID's</i></td></tr>
<tr><th id="120">120</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="121">121</th><td>  <em>unsigned</em> Index = <var>0</var>;</td></tr>
<tr><th id="122">122</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;RB : RegBanks)</td></tr>
<tr><th id="123">123</th><td>    assert(Index++ == RB-&gt;getID() &amp;&amp; <q>"Index != ID"</q>);</td></tr>
<tr><th id="124">124</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="127">127</th><td><u>#<span data-ppcond="33">endif</span> // GET_TARGET_REGBANK_IMPL</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/ARM/ARMInstructionSelector.cpp.html'>llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>