<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/AggressiveAntiDepBreaker.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AggressiveAntiDepBreaker.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AggressiveAntiDepBreaker_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AggressiveAntiDepBreaker.cpp - Anti-dep breaker --------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file implements the AggressiveAntiDepBreaker class, which</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// implements register anti-dependence breaking during post-RA</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// scheduling. It attempts to break all anti-dependencies within a</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// block.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AggressiveAntiDepBreaker_8h.html">AggressiveAntiDepBreaker.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="AggressiveAntiDepBreaker_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   46</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;post-RA-sched&quot;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// If DebugDiv &gt; 0 then only break antidep with (ID % DebugDiv) == DebugMod</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;int&gt;</a></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="AggressiveAntiDepBreaker_8cpp.html#a7c139901686578641f693c18c007c36f">   50</a></span><a class="code hl_variable" href="AggressiveAntiDepBreaker_8cpp.html#a7c139901686578641f693c18c007c36f">DebugDiv</a>(<span class="stringliteral">&quot;agg-antidep-debugdiv&quot;</span>,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>         <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Debug control for aggressive anti-dep breaker&quot;</span>),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>         <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(0), <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;int&gt;</a></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="AggressiveAntiDepBreaker_8cpp.html#adf518f88bb2436775be63f010e9568c1">   55</a></span><a class="code hl_variable" href="AggressiveAntiDepBreaker_8cpp.html#adf518f88bb2436775be63f010e9568c1">DebugMod</a>(<span class="stringliteral">&quot;agg-antidep-debugmod&quot;</span>,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>         <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Debug control for aggressive anti-dep breaker&quot;</span>),</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>         <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(0), <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a0c8e899a88a4162aeeaca5461012bb78">   59</a></span><a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a0c8e899a88a4162aeeaca5461012bb78">AggressiveAntiDepState::AggressiveAntiDepState</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> TargetRegs,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>                                               <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    : NumTargetRegs(TargetRegs), GroupNodes(TargetRegs, 0),</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>      GroupNodeIndices(TargetRegs, 0), KillIndices(TargetRegs, 0),</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>      DefIndices(TargetRegs, 0) {</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BBSize = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">size</a>();</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumTargetRegs; ++i) {</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="comment">// Initialize all registers to be in their own group. Initially we</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="comment">// assign the register to the same-indexed GroupNode.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    GroupNodeIndices[i] = i;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="comment">// Initialize the indices to indicate that no registers are live.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    KillIndices[i] = ~0u;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    DefIndices[i] = BBSize;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  }</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>}</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">   75</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">AggressiveAntiDepState::GetGroup</a>(<span class="keywordtype">unsigned</span> Reg) {</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <span class="keywordtype">unsigned</span> Node = GroupNodeIndices[Reg];</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="keywordflow">while</span> (GroupNodes[Node] != Node)</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    Node = GroupNodes[Node];</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keywordflow">return</span> Node;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>}</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a560eaba05729f660add3032185f9fbfb">   83</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a560eaba05729f660add3032185f9fbfb">AggressiveAntiDepState::GetGroupRegs</a>(</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="keywordtype">unsigned</span> Group,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  std::vector&lt;unsigned&gt; &amp;Regs,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt; *RegRefs)</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>{</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg = 0; Reg != NumTargetRegs; ++Reg) {</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) == Group) &amp;&amp; (RegRefs-&gt;count(Reg) &gt; 0))</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>      Regs.push_back(Reg);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  }</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>}</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">   94</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">AggressiveAntiDepState::UnionGroups</a>(<span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2) {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(GroupNodes[0] == 0 &amp;&amp; <span class="stringliteral">&quot;GroupNode 0 not parent!&quot;</span>);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(GroupNodeIndices[0] == 0 &amp;&amp; <span class="stringliteral">&quot;Reg 0 not in Group 0!&quot;</span>);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="comment">// find group for each register</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="keywordtype">unsigned</span> Group1 = <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg1);</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="keywordtype">unsigned</span> Group2 = <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg2);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="comment">// if either group is 0, then that must become the parent</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordtype">unsigned</span> Parent = (Group1 == 0) ? Group1 : Group2;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a> = (Parent == Group1) ? Group2 : Group1;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  GroupNodes.at(<a class="code hl_variable" href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a>) = Parent;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keywordflow">return</span> Parent;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>}</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">  109</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">AggressiveAntiDepState::LeaveGroup</a>(<span class="keywordtype">unsigned</span> Reg) {</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="comment">// Create a new GroupNode for Reg. Reg&#39;s existing GroupNode must</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="comment">// stay as is because there could be other GroupNodes referring to</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="comment">// it.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="keywordtype">unsigned</span> idx = GroupNodes.size();</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  GroupNodes.push_back(idx);</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  GroupNodeIndices[Reg] = idx;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordflow">return</span> idx;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>}</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">  119</a></span><span class="keywordtype">bool</span> AggressiveAntiDepState::IsLive(<span class="keywordtype">unsigned</span> Reg) {</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="comment">// KillIndex must be defined and DefIndex not defined for a register</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="comment">// to be live.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <span class="keywordflow">return</span>((KillIndices[Reg] != ~0u) &amp;&amp; (DefIndices[Reg] == ~0u));</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>}</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#ae84346919b2ab9829188ffa8e7e8d3c9">  125</a></span><a class="code hl_class" href="classllvm_1_1AggressiveAntiDepBreaker.html">AggressiveAntiDepBreaker::AggressiveAntiDepBreaker</a>(</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MFi, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;RCI,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">TargetSubtargetInfo::RegClassVector</a> &amp;CriticalPathRCs)</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    : <a class="code hl_class" href="classllvm_1_1AntiDepBreaker.html">AntiDepBreaker</a>(), MF(MFi), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(MF.getRegInfo()),</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>      <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(MF.getSubtarget().getInstrInfo()),</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>      <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(MF.getSubtarget().getRegisterInfo()), RegClassInfo(RCI) {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="comment">/* Collect a bitset of all registers that are only broken if they</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">     are on the critical path. */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = CriticalPathRCs.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i &lt; e; ++i) {</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> CPSet = TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">getAllocatableSet</a>(MF, CriticalPathRCs[i]);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keywordflow">if</span> (CriticalPathSet.<a class="code hl_function" href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">none</a>())</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>      CriticalPathSet = CPSet;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>      CriticalPathSet |= CPSet;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>   }</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>   <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;AntiDep Critical-Path Registers:&quot;</span>);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>   <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> r</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                   : CriticalPathSet.<a class="code hl_function" href="classllvm_1_1BitVector.html#aa56c07cdb4f03ddef7dfdf460811d36e">set_bits</a>()) <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>              &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(r, TRI));</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>   <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>}</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#a85134236bd6e22ec302972f727a01691">  148</a></span><a class="code hl_function" href="classllvm_1_1AggressiveAntiDepBreaker.html#a85134236bd6e22ec302972f727a01691">AggressiveAntiDepBreaker::~AggressiveAntiDepBreaker</a>() {</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keyword">delete</span> State;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>}</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#abd095bb58a0243946704d20d3559d420">  152</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepBreaker.html#abd095bb58a0243946704d20d3559d420">AggressiveAntiDepBreaker::StartBlock</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) {</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!State);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  State = <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1AggressiveAntiDepState.html">AggressiveAntiDepState</a>(TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(), BB);</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="keywordtype">bool</span> IsReturnBlock = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a82f5d244972c88ff03ee56d6c090ac70">isReturnBlock</a>();</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  std::vector&lt;unsigned&gt; &amp;KillIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#acc262ecf92c28647ff8a46216e82c0c1">GetKillIndices</a>();</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a6258f0ca25623f12e1c543467ad51f68">GetDefIndices</a>();</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="comment">// Examine the live-in regs of all successors.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#a904414f0f44918a06bab99336cf587a7">MachineBasicBlock::succ_iterator</a> <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>         SE = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> != SE; ++<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>)</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;LI : (*SI)-&gt;liveins()) {</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(LI.PhysReg, TRI, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>        <span class="keywordtype">unsigned</span> Reg = *AI;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(Reg, 0);</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        KillIndices[Reg] = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">size</a>();</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>        DefIndices[Reg] = ~0u;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>      }</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    }</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="comment">// Mark live-out callee-saved registers. In a return block this is</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="comment">// all callee-saved registers. In non-return this is any</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="comment">// callee-saved register that is not saved in the prolog.</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> Pristine = MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#aa42c3828ac3f788f2ef3ff6fa46e4926">getPristineRegs</a>(MF);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a>(); *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>       ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <span class="keywordtype">unsigned</span> Reg = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="keywordflow">if</span> (!IsReturnBlock &amp;&amp; !Pristine.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Reg))</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>      <span class="keywordtype">unsigned</span> AliasReg = *AI;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>      State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(AliasReg, 0);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>      KillIndices[AliasReg] = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">size</a>();</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>      DefIndices[AliasReg] = ~0u;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    }</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  }</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>}</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#a6e720e0600da94ee88fe18c94fa4269a">  191</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepBreaker.html#a6e720e0600da94ee88fe18c94fa4269a">AggressiveAntiDepBreaker::FinishBlock</a>() {</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="keyword">delete</span> State;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  State = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>}</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#a19b8115cab493470f09c72c83b2b3ba5">  196</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepBreaker.html#a19b8115cab493470f09c72c83b2b3ba5">AggressiveAntiDepBreaker::Observe</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Count,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                                       <span class="keywordtype">unsigned</span> InsertPosIndex) {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Count &lt; InsertPosIndex &amp;&amp; <span class="stringliteral">&quot;Instruction index out of expected range!&quot;</span>);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  std::set&lt;unsigned&gt; PassthruRegs;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  GetPassthruRegs(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, PassthruRegs);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  PrescanInstruction(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Count, PassthruRegs);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  ScanInstruction(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Count);</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Observe: &quot;</span>);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.<a class="code hl_function" href="classllvm_1_1Pass.html#aa26f1f3bfe5b5022b1bd495151b3757a">dump</a>());</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tRegs:&quot;</span>);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a6258f0ca25623f12e1c543467ad51f68">GetDefIndices</a>();</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg = 0; Reg != TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); ++Reg) {</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="comment">// If Reg is current live, then mark that it can&#39;t be renamed as</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="comment">// we don&#39;t know the extent of its live-range anymore (now that it</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="comment">// has been scheduled). If it is not live but was defined in the</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    <span class="comment">// previous schedule region, then set its def index to the most</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="comment">// conservative location (i.e. the beginning of the previous</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="comment">// schedule region).</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="keywordflow">if</span> (State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(Reg)) {</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) != 0) <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>                 &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot;=g&quot;</span> &lt;&lt; State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg)</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                 &lt;&lt; <span class="stringliteral">&quot;-&gt;g0(region live-out)&quot;</span>);</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>      State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(Reg, 0);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((DefIndices[Reg] &lt; InsertPosIndex)</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>               &amp;&amp; (DefIndices[Reg] &gt;= Count)) {</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>      DefIndices[Reg] = Count;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    }</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  }</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>}</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="keywordtype">bool</span> AggressiveAntiDepBreaker::IsImplicitDefUse(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                                                <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="keywordtype">unsigned</span> Reg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keywordflow">if</span> (Reg == 0)</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Op = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    Op = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findRegisterUseOperand(Reg, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    Op = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findRegisterDefOperand(Reg);</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">return</span>(Op &amp;&amp; Op-&gt;isImplicit());</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>}</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="keywordtype">void</span> AggressiveAntiDepBreaker::GetPassthruRegs(</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::set&lt;unsigned&gt; &amp;PassthruRegs) {</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <span class="keywordflow">if</span> ((MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isRegTiedToUseOperand(i)) ||</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>        IsImplicitDefUse(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MO)) {</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Reg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>           SubRegs.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SubRegs)</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>        PassthruRegs.insert(*SubRegs);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    }</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  }</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>}</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"></span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/// AntiDepEdges - Return in Edges the anti- and output- dependencies</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/// in SU that we want to consider for breaking.</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="AggressiveAntiDepBreaker_8cpp.html#a4a408b05eacd6ea605ddc856dcf57f11">  265</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AggressiveAntiDepBreaker_8cpp.html#a4a408b05eacd6ea605ddc856dcf57f11">AntiDepEdges</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, std::vector&lt;const SDep *&gt; &amp;Edges) {</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <a class="code hl_class" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> RegSet;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), PE = SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>       <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="keywordflow">if</span> ((<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>) || (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>)) {</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>      <span class="keywordflow">if</span> (RegSet.<a class="code hl_function" href="classllvm_1_1SmallSet.html#aac4a6de5a659eb323d64d4259689d924">insert</a>(<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg()).second)</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>        Edges.push_back(&amp;*<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    }</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  }</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>}</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"></span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/// CriticalPathStep - Return the next SUnit after SU on the bottom-up</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/// critical path.</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="AggressiveAntiDepBreaker_8cpp.html#a4bfac8dc3460d1e7628eba4c5d6e4a12">  278</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_function" href="AggressiveAntiDepBreaker_8cpp.html#a4bfac8dc3460d1e7628eba4c5d6e4a12">CriticalPathStep</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *Next = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="keywordtype">unsigned</span> NextDepth = 0;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="comment">// Find the predecessor edge with the greatest depth.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordflow">if</span> (SU) {</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), PE = SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>         <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit();</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>      <span class="keywordtype">unsigned</span> PredLatency = <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getLatency();</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>      <span class="keywordtype">unsigned</span> PredTotalLatency = PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() + PredLatency;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>      <span class="comment">// In the case of a latency tie, prefer an anti-dependency edge over</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>      <span class="comment">// other types of edges.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>      <span class="keywordflow">if</span> (NextDepth &lt; PredTotalLatency ||</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>          (NextDepth == PredTotalLatency &amp;&amp; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>)) {</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>        NextDepth = PredTotalLatency;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        Next = &amp;*<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>      }</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    }</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  }</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="keywordflow">return</span> (Next) ? Next-&gt;<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>() : <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>}</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="keywordtype">void</span> AggressiveAntiDepBreaker::HandleLastUse(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> KillIdx,</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>                                             <span class="keyword">const</span> <span class="keywordtype">char</span> *tag,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                                             <span class="keyword">const</span> <span class="keywordtype">char</span> *header,</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>                                             <span class="keyword">const</span> <span class="keywordtype">char</span> *footer) {</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  std::vector&lt;unsigned&gt; &amp;KillIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#acc262ecf92c28647ff8a46216e82c0c1">GetKillIndices</a>();</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a6258f0ca25623f12e1c543467ad51f68">GetDefIndices</a>();</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    RegRefs = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8c1f0778f56b17cb4ae959934b0a95b2">GetRegRefs</a>();</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="comment">// FIXME: We must leave subregisters of live super registers as live, so that</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="comment">// we don&#39;t clear out the register tracking information for subregisters of</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="comment">// super registers we&#39;re still tracking (and with which we&#39;re unioning</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <span class="comment">// subregister definitions).</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    <span class="keywordflow">if</span> (TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">isSuperRegister</a>(Reg, *AI) &amp;&amp; State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(*AI)) {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (!header &amp;&amp; footer) <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; footer);</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    }</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keywordflow">if</span> (!State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(Reg)) {</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    KillIndices[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = KillIdx;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    DefIndices[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = ~0u;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    RegRefs.erase(Reg);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">LeaveGroup</a>(Reg);</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (header) {</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; header &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI);</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      header = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    });</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g&quot;</span> &lt;&lt; State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) &lt;&lt; tag);</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    <span class="comment">// Repeat for subregisters. Note that we only do this if the superregister</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <span class="comment">// was not live because otherwise, regardless whether we have an explicit</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <span class="comment">// use of the subregister, the subregister&#39;s contents are needed for the</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="comment">// uses of the superregister.</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI); SubRegs.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SubRegs) {</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>      <span class="keywordtype">unsigned</span> SubregReg = *SubRegs;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>      <span class="keywordflow">if</span> (!State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(SubregReg)) {</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>        KillIndices[SubregReg] = KillIdx;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>        DefIndices[SubregReg] = ~0u;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>        RegRefs.erase(SubregReg);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>        State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">LeaveGroup</a>(SubregReg);</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (header) {</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>          <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; header &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>          header = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>        });</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(SubregReg, TRI) &lt;&lt; <span class="stringliteral">&quot;-&gt;g&quot;</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                          &lt;&lt; State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(SubregReg) &lt;&lt; tag);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>      }</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    }</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  }</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (!header &amp;&amp; footer) <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; footer);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>}</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="keywordtype">void</span> AggressiveAntiDepBreaker::PrescanInstruction(</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Count, std::set&lt;unsigned&gt; &amp;PassthruRegs) {</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a6258f0ca25623f12e1c543467ad51f68">GetDefIndices</a>();</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    RegRefs = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8c1f0778f56b17cb4ae959934b0a95b2">GetRegRefs</a>();</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="comment">// Handle dead defs by simulating a last-use of the register just</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="comment">// after the def. A dead def can occur because the def is truly</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <span class="comment">// dead, or because only a subregister is live at the def. If we</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="comment">// don&#39;t do this the dead def will be incorrectly merged into the</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="comment">// previous def.</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    HandleLastUse(Reg, Count + 1, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;\tDead Def: &quot;</span>, <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  }</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tDef Groups:&quot;</span>);</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot;=g&quot;</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                      &lt;&lt; State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg));</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <span class="comment">// If MI&#39;s defs have a special allocation requirement, don&#39;t allow</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <span class="comment">// any def registers to be changed. Also assume all registers</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    <span class="comment">// defined in a call must not be changed (ABI). Inline assembly may</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    <span class="comment">// reference either system calls or the register directly. Skip it until we</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <span class="comment">// can tell user specified registers from compiler-specified.</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasExtraDefRegAllocReq() || TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ||</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isInlineAsm()) {</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) != 0) <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g0(alloc-req)&quot;</span>);</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>      State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(Reg, 0);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    }</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <span class="comment">// Any aliased that are live at this point are completely or</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    <span class="comment">// partially defined here, so group those aliases with Reg.</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">false</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>      <span class="keywordtype">unsigned</span> AliasReg = *AI;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>      <span class="keywordflow">if</span> (State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(AliasReg)) {</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>        State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(Reg, AliasReg);</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g&quot;</span> &lt;&lt; State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) &lt;&lt; <span class="stringliteral">&quot;(via &quot;</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>                          &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(AliasReg, TRI) &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>);</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      }</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    }</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    <span class="comment">// Note register reference...</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    <span class="keywordflow">if</span> (i &lt; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().getNumOperands())</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>      RC = TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc(), i, TRI, MF);</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    <a class="code hl_struct" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">AggressiveAntiDepState::RegisterReference</a> RR = { &amp;MO, RC };</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    RegRefs.insert(std::make_pair(Reg, RR));</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  }</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <span class="comment">// Scan the register defs for this instruction and update</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="comment">// live-ranges.</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <span class="comment">// Ignore KILLs and passthru registers for liveness...</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isKill() || (PassthruRegs.count(Reg) != 0))</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <span class="comment">// Update def for Reg and aliases.</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>      <span class="comment">// We need to be careful here not to define already-live super registers.</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>      <span class="comment">// If the super register is already live, then this definition is not</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>      <span class="comment">// a definition of the whole super register (just a partial insertion</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>      <span class="comment">// into it). Earlier subregister definitions (which we&#39;ve not yet visited</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      <span class="comment">// because we&#39;re iterating bottom-up) need to be linked to the same group</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>      <span class="comment">// as this definition.</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>      <span class="keywordflow">if</span> (TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">isSuperRegister</a>(Reg, *AI) &amp;&amp; State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(*AI))</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      DefIndices[*AI] = Count;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    }</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  }</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>}</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="keywordtype">void</span> AggressiveAntiDepBreaker::ScanInstruction(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                                               <span class="keywordtype">unsigned</span> Count) {</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tUse Groups:&quot;</span>);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    RegRefs = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8c1f0778f56b17cb4ae959934b0a95b2">GetRegRefs</a>();</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="comment">// If MI&#39;s uses have special allocation requirement, don&#39;t allow</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="comment">// any use registers to be changed. Also assume all registers</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <span class="comment">// used in a call must not be changed (ABI).</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <span class="comment">// Inline Assembly register uses also cannot be safely changed.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  <span class="comment">// FIXME: The issue with predicated instruction is more complex. We are being</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="comment">// conservatively here because the kill markers cannot be trusted after</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <span class="comment">// if-conversion:</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  <span class="comment">// %r6 = LDR %sp, %reg0, 92, 14, %reg0; mem:LD4[FixedStack14]</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <span class="comment">// ...</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <span class="comment">// STR %r0, killed %r6, %reg0, 0, 0, %cpsr; mem:ST4[%395]</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <span class="comment">// %r6 = LDR %sp, %reg0, 100, 0, %cpsr; mem:LD4[FixedStack12]</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="comment">// STR %r0, killed %r6, %reg0, 0, 14, %reg0; mem:ST4[%396](align=8)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <span class="comment">// The first R6 kill is not really a kill since it&#39;s killed by a predicated</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <span class="comment">// instruction which may not be executed. The second R6 def may or may not</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="comment">// re-define R6 so it&#39;s not safe to change it since the last R6 use cannot be</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="comment">// changed.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <span class="keywordtype">bool</span> Special = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasExtraSrcRegAllocReq() ||</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>                 TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isInlineAsm();</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="comment">// Scan the register uses for this instruction and update</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="comment">// live-ranges, groups and RegRefs.</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot;=g&quot;</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>                      &lt;&lt; State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg));</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="comment">// It wasn&#39;t previously live but now it is, this is a kill. Forget</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    <span class="comment">// the previous live-range information and start a new live-range</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="comment">// for the register.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>    HandleLastUse(Reg, Count, <span class="stringliteral">&quot;(last-use)&quot;</span>);</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    <span class="keywordflow">if</span> (Special) {</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(Reg) != 0) <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g0(alloc-req)&quot;</span>);</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>      State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(Reg, 0);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    }</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>    <span class="comment">// Note register reference...</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    <span class="keywordflow">if</span> (i &lt; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().getNumOperands())</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>      RC = TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc(), i, TRI, MF);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <a class="code hl_struct" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">AggressiveAntiDepState::RegisterReference</a> RR = { &amp;MO, RC };</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    RegRefs.insert(std::make_pair(Reg, RR));</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  }</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="comment">// Form a group of all defs and uses of a KILL instruction to ensure</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="comment">// that all registers are renamed as a group.</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isKill()) {</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tKill Group:&quot;</span>);</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <span class="keywordtype">unsigned</span> FirstReg = 0;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>      <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>      <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>      <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>      <span class="keywordflow">if</span> (FirstReg != 0) {</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;=&quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI));</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>        State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(FirstReg, Reg);</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI));</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>        FirstReg = <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>      }</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>    }</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;-&gt;g&quot;</span> &lt;&lt; State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(FirstReg) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  }</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>}</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> AggressiveAntiDepBreaker::GetRenameRegisters(<span class="keywordtype">unsigned</span> Reg) {</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> BV(TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(), <span class="keyword">false</span>);</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="comment">// Check all references that need rewriting for Reg. For each, use</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="comment">// the corresponding register class to narrow the set of registers</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="comment">// that are appropriate for renaming.</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Q : <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8c1f0778f56b17cb4ae959934b0a95b2">GetRegRefs</a>().equal_range(Reg))) {</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = Q.second.RC;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <span class="keywordflow">if</span> (!RC) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> RCBV = TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">getAllocatableSet</a>(MF, RC);</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a>) {</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>      BV |= RCBV;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>      <a class="code hl_variable" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>      BV &amp;= RCBV;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    }</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#af024492cfad9653e8826fb8e226a4386">getRegClassName</a>(RC));</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  }</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <span class="keywordflow">return</span> BV;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>}</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="keywordtype">bool</span> AggressiveAntiDepBreaker::FindSuitableFreeRegisters(</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>                                <span class="keywordtype">unsigned</span> AntiDepGroupIndex,</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>                                RenameOrderType&amp; RenameOrder,</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>                                std::map&lt;unsigned, unsigned&gt; &amp;RenameMap) {</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  std::vector&lt;unsigned&gt; &amp;KillIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#acc262ecf92c28647ff8a46216e82c0c1">GetKillIndices</a>();</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a6258f0ca25623f12e1c543467ad51f68">GetDefIndices</a>();</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    RegRefs = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8c1f0778f56b17cb4ae959934b0a95b2">GetRegRefs</a>();</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  <span class="comment">// Collect all referenced registers in the same group as</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <span class="comment">// AntiDepReg. These all need to be renamed together if we are to</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  <span class="comment">// break the anti-dependence.</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  std::vector&lt;unsigned&gt; Regs;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a560eaba05729f660add3032185f9fbfb">GetGroupRegs</a>(AntiDepGroupIndex, Regs, &amp;RegRefs);</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Regs.empty() &amp;&amp; <span class="stringliteral">&quot;Empty register group!&quot;</span>);</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  <span class="keywordflow">if</span> (Regs.empty())</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="comment">// Find the &quot;superest&quot; register in the group. At the same time,</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <span class="comment">// collect the BitVector of registers that can be used to rename</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  <span class="comment">// each register.</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tRename Candidates for Group g&quot;</span> &lt;&lt; AntiDepGroupIndex</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>                    &lt;&lt; <span class="stringliteral">&quot;:\n&quot;</span>);</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  std::map&lt;unsigned, BitVector&gt; RenameRegisterMap;</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <span class="keywordtype">unsigned</span> SuperReg = 0;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = Regs.size(); i != e; ++i) {</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Regs[i];</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="keywordflow">if</span> ((SuperReg == 0) || TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">isSuperRegister</a>(SuperReg, Reg))</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>      SuperReg = <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>    <span class="comment">// If Reg has any references, then collect possible rename regs</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    <span class="keywordflow">if</span> (RegRefs.count(Reg) &gt; 0) {</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t&quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span>);</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>      <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;BV = RenameRegisterMap[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>];</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BV.<a class="code hl_function" href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">empty</a>());</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>      BV = GetRenameRegisters(Reg);</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>        <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; ::&quot;</span>;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> r : BV.<a class="code hl_function" href="classllvm_1_1BitVector.html#aa56c07cdb4f03ddef7dfdf460811d36e">set_bits</a>())</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>          <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(r, TRI);</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>        <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>      });</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    }</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  }</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <span class="comment">// All group registers should be a subreg of SuperReg.</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = Regs.size(); i != e; ++i) {</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Regs[i];</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    <span class="keywordflow">if</span> (Reg == SuperReg) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    <span class="keywordtype">bool</span> IsSub = TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8811b80cf1d3138f5a7cda610fc305cf">isSubRegister</a>(SuperReg, Reg);</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <span class="comment">// FIXME: remove this once PR18663 has been properly fixed. For now,</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <span class="comment">// return a conservative answer:</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <span class="comment">// assert(IsSub &amp;&amp; &quot;Expecting group subregister&quot;);</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    <span class="keywordflow">if</span> (!IsSub)</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  }</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <span class="comment">// If DebugDiv &gt; 0 then only rename (renamecnt % DebugDiv) == DebugMod</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AggressiveAntiDepBreaker_8cpp.html#a7c139901686578641f693c18c007c36f">DebugDiv</a> &gt; 0) {</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    <span class="keyword">static</span> <span class="keywordtype">int</span> renamecnt = 0;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    <span class="keywordflow">if</span> (renamecnt++ % <a class="code hl_variable" href="AggressiveAntiDepBreaker_8cpp.html#a7c139901686578641f693c18c007c36f">DebugDiv</a> != <a class="code hl_variable" href="AggressiveAntiDepBreaker_8cpp.html#adf518f88bb2436775be63f010e9568c1">DebugMod</a>)</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Performing rename &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(SuperReg, TRI)</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>           &lt;&lt; <span class="stringliteral">&quot; for debug ***\n&quot;</span>;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  }</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  <span class="comment">// Check each possible rename register for SuperReg in round-robin</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <span class="comment">// order. If that register is available, and the corresponding</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <span class="comment">// registers are available for the other group subregisters, then we</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="comment">// can use those registers to rename.</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <span class="comment">// FIXME: Using getMinimalPhysRegClass is very conservative. We should</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <span class="comment">// check every use of the register and find the largest register class</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="comment">// that can be used in all of them.</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC =</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">getMinimalPhysRegClass</a>(SuperReg, <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order = RegClassInfo.<a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#af70a84f2b85d3855dfed655b61dce250">getOrder</a>(SuperRC);</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="keywordflow">if</span> (Order.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tEmpty Super Regclass!!\n&quot;</span>);</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  }</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tFind Registers:&quot;</span>);</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  RenameOrder.insert(RenameOrderType::value_type(SuperRC, Order.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()));</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="keywordtype">unsigned</span> OrigR = RenameOrder[SuperRC];</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="keywordtype">unsigned</span> EndR = ((OrigR == Order.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()) ? 0 : OrigR);</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a> = OrigR;</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>    <span class="keywordflow">if</span> (R == 0) <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a> = Order.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    --<a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>;</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NewSuperReg = Order[<a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>];</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    <span class="comment">// Don&#39;t consider non-allocatable registers</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <span class="keywordflow">if</span> (!MRI.<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(NewSuperReg)) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    <span class="comment">// Don&#39;t replace a register with itself.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>    <span class="keywordflow">if</span> (NewSuperReg == SuperReg) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; [&quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(NewSuperReg, TRI) &lt;&lt; <span class="charliteral">&#39;:&#39;</span>);</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    RenameMap.clear();</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <span class="comment">// For each referenced group register (which must be a SuperReg or</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <span class="comment">// a subregister of SuperReg), find the corresponding subregister</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    <span class="comment">// of NewSuperReg and make sure it is free to be renamed.</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = Regs.size(); i != e; ++i) {</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>      <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Regs[i];</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>      <span class="keywordtype">unsigned</span> NewReg = 0;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>      <span class="keywordflow">if</span> (Reg == SuperReg) {</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>        NewReg = NewSuperReg;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        <span class="keywordtype">unsigned</span> NewSubRegIdx = TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae2ea5bfc0ef3badd1de7a50d190adba3">getSubRegIndex</a>(SuperReg, Reg);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>        <span class="keywordflow">if</span> (NewSubRegIdx != 0)</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>          NewReg = TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a3dadd03ccbdcec7e6bfef5f65deee611">getSubReg</a>(NewSuperReg, NewSubRegIdx);</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>      }</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(NewReg, TRI));</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>      <span class="comment">// Check if Reg can be renamed to NewReg.</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>      <span class="keywordflow">if</span> (!RenameRegisterMap[Reg].test(NewReg)) {</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;(no rename)&quot;</span>);</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>        <span class="keywordflow">goto</span> next_super_reg;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>      }</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>      <span class="comment">// If NewReg is dead and NewReg&#39;s most recent def is not before</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>      <span class="comment">// Regs&#39;s kill, it&#39;s safe to replace Reg with NewReg. We</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>      <span class="comment">// must also check all aliases of NewReg, because we can&#39;t define a</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>      <span class="comment">// register when any sub or super is already live.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>      <span class="keywordflow">if</span> (State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(NewReg) || (KillIndices[Reg] &gt; DefIndices[NewReg])) {</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;(live)&quot;</span>);</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>        <span class="keywordflow">goto</span> next_super_reg;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>        <span class="keywordtype">bool</span> found = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>        <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(NewReg, TRI, <span class="keyword">false</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>          <span class="keywordtype">unsigned</span> AliasReg = *AI;</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>          <span class="keywordflow">if</span> (State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(AliasReg) ||</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>              (KillIndices[Reg] &gt; DefIndices[AliasReg])) {</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>            <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>                       &lt;&lt; <span class="stringliteral">&quot;(alias &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(AliasReg, TRI) &lt;&lt; <span class="stringliteral">&quot; live)&quot;</span>);</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>            found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>          }</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>        }</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>        <span class="keywordflow">if</span> (found)</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>          <span class="keywordflow">goto</span> next_super_reg;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>      }</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>      <span class="comment">// We cannot rename &#39;Reg&#39; to &#39;NewReg&#39; if one of the uses of &#39;Reg&#39; also</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>      <span class="comment">// defines &#39;NewReg&#39; via an early-clobber operand.</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Q : <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(RegRefs.equal_range(Reg))) {</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>        <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = Q.second.Operand-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>        <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a02e5b1bec00ecb94815acf800825561c">findRegisterDefOperandIdx</a>(NewReg, <span class="keyword">false</span>, <span class="keyword">true</span>, TRI);</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == -1)</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>()) {</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;(ec)&quot;</span>);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>          <span class="keywordflow">goto</span> next_super_reg;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>        }</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>      }</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>      <span class="comment">// Also, we cannot rename &#39;Reg&#39; to &#39;NewReg&#39; if the instruction defining</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>      <span class="comment">// &#39;Reg&#39; is an early-clobber define and that instruction also uses</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>      <span class="comment">// &#39;NewReg&#39;.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Q : <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(RegRefs.equal_range(Reg))) {</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>        <span class="keywordflow">if</span> (!Q.second.Operand-&gt;isDef() || !Q.second.Operand-&gt;isEarlyClobber())</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>        <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = Q.second.Operand-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a6878ab58973ee157b7fdc2ca4cfff886">readsRegister</a>(NewReg, TRI)) {</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;(ec)&quot;</span>);</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>          <span class="keywordflow">goto</span> next_super_reg;</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>        }</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>      }</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>      <span class="comment">// Record that &#39;Reg&#39; can be renamed to &#39;NewReg&#39;.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>      RenameMap.insert(std::pair&lt;unsigned, unsigned&gt;(Reg, NewReg));</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    }</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <span class="comment">// If we fall-out here, then every register in the group can be</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    <span class="comment">// renamed, as recorded in RenameMap.</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    RenameOrder.erase(SuperRC);</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    RenameOrder.insert(RenameOrderType::value_type(SuperRC, R));</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;]\n&quot;</span>);</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  next_super_reg:</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;]&#39;</span>);</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  } <span class="keywordflow">while</span> (R != EndR);</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="comment">// No registers are free and available!</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>}</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"></span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">/// BreakAntiDependencies - Identifiy anti-dependencies within the</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">/// ScheduleDAG and break them by renaming registers.</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html#ab7263c22653c86a22ff72bc5385e8835">  753</a></span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AggressiveAntiDepBreaker.html#ab7263c22653c86a22ff72bc5385e8835">AggressiveAntiDepBreaker::BreakAntiDependencies</a>(</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>                              <span class="keyword">const</span> std::vector&lt;SUnit&gt; &amp;SUnits,</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>                              <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>                              <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>                              <span class="keywordtype">unsigned</span> InsertPosIndex,</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>                              <a class="code hl_typedef" href="classllvm_1_1AntiDepBreaker.html#ac7d31ffb864a2f69dccfb924472f9cb6">DbgValueVector</a> &amp;DbgValues) {</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  std::vector&lt;unsigned&gt; &amp;KillIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#acc262ecf92c28647ff8a46216e82c0c1">GetKillIndices</a>();</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  std::vector&lt;unsigned&gt; &amp;DefIndices = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a6258f0ca25623f12e1c543467ad51f68">GetDefIndices</a>();</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  std::multimap&lt;unsigned, AggressiveAntiDepState::RegisterReference&gt;&amp;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>    RegRefs = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8c1f0778f56b17cb4ae959934b0a95b2">GetRegRefs</a>();</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="comment">// The code below assumes that there is at least one instruction,</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="comment">// so just duck out immediately if the block is empty.</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="keywordflow">if</span> (SUnits.empty()) <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="comment">// For each regclass the next register to use for renaming.</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  RenameOrderType RenameOrder;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="comment">// ...need a map from MI to SUnit.</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  std::map&lt;MachineInstr *, const SUnit *&gt; MISUnitMap;</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = SUnits.size(); i != e; ++i) {</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;SUnits[i];</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>    MISUnitMap.insert(std::pair&lt;MachineInstr *, const SUnit *&gt;(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>(),</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>                                                               SU));</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  }</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <span class="comment">// Track progress along the critical path through the SUnit graph as</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="comment">// we walk the instructions. This is needed for regclasses that only</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <span class="comment">// break critical-path anti-dependencies.</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *CriticalPathSU = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CriticalPathMI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  <span class="keywordflow">if</span> (CriticalPathSet.<a class="code hl_function" href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">any</a>()) {</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = SUnits.size(); i != e; ++i) {</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;SUnits[i];</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>      <span class="keywordflow">if</span> (!CriticalPathSU ||</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>          ((SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() + SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>) &gt;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>           (CriticalPathSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() + CriticalPathSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>))) {</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>        CriticalPathSU = SU;</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>      }</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    }</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span> </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    CriticalPathMI = CriticalPathSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  }</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n===== Aggressive anti-dependency breaking\n&quot;</span>);</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Available regs:&quot;</span>);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg = 0; Reg &lt; TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); ++Reg) {</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>    <span class="keywordflow">if</span> (!State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">IsLive</a>(Reg))</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI));</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  }</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> RegAliases(TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <span class="comment">// Attempt to break anti-dependence edges. Walk the instructions</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <span class="comment">// from the bottom up, tracking information about liveness as we go</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  <span class="comment">// to help determine which registers are available.</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  <span class="keywordtype">unsigned</span> Broken = 0;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  <span class="keywordtype">unsigned</span> Count = InsertPosIndex - 1;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = End, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = Begin;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>       <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; --Count) {</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *--<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugInstr())</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Anti: &quot;</span>);</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.<a class="code hl_function" href="classllvm_1_1Pass.html#aa26f1f3bfe5b5022b1bd495151b3757a">dump</a>());</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    std::set&lt;unsigned&gt; PassthruRegs;</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>    GetPassthruRegs(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, PassthruRegs);</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <span class="comment">// Process the defs in MI...</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    PrescanInstruction(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Count, PassthruRegs);</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    <span class="comment">// The dependence edges that represent anti- and output-</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <span class="comment">// dependencies that are candidates for breaking.</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    std::vector&lt;const SDep *&gt; Edges;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PathSU = MISUnitMap[&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>];</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <a class="code hl_function" href="AggressiveAntiDepBreaker_8cpp.html#a4a408b05eacd6ea605ddc856dcf57f11">AntiDepEdges</a>(PathSU, Edges);</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    <span class="comment">// If MI is not on the critical path, then we don&#39;t rename</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>    <span class="comment">// registers in the CriticalPathSet.</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> *ExcludeRegs = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    <span class="keywordflow">if</span> (&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> == CriticalPathMI) {</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>      CriticalPathSU = <a class="code hl_function" href="AggressiveAntiDepBreaker_8cpp.html#a4bfac8dc3460d1e7628eba4c5d6e4a12">CriticalPathStep</a>(CriticalPathSU);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>      CriticalPathMI = (CriticalPathSU) ? CriticalPathSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>() : <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CriticalPathSet.<a class="code hl_function" href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">any</a>()) {</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>      ExcludeRegs = &amp;CriticalPathSet;</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>    }</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    <span class="comment">// Ignore KILL instructions (they form a group in ScanInstruction</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    <span class="comment">// but don&#39;t cause any anti-dependence breaking themselves)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isKill()) {</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>      <span class="comment">// Attempt to break each anti-dependency...</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = Edges.size(); i != e; ++i) {</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *Edge = Edges[i];</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>        <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *NextSU = Edge-&gt;<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>        <span class="keywordflow">if</span> ((Edge-&gt;<a class="code hl_function" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>) &amp;&amp;</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>            (Edge-&gt;<a class="code hl_function" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>)) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>        <span class="keywordtype">unsigned</span> AntiDepReg = Edge-&gt;<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>();</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tAntidep reg: &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(AntiDepReg, TRI));</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AntiDepReg != 0 &amp;&amp; <span class="stringliteral">&quot;Anti-dependence on reg0?&quot;</span>);</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>        <span class="keywordflow">if</span> (!MRI.<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(AntiDepReg)) {</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>          <span class="comment">// Don&#39;t break anti-dependencies on non-allocatable registers.</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (non-allocatable)\n&quot;</span>);</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ExcludeRegs &amp;&amp; ExcludeRegs-&gt;<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(AntiDepReg)) {</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>          <span class="comment">// Don&#39;t break anti-dependencies for critical path registers</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>          <span class="comment">// if not on the critical path</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (not critical-path)\n&quot;</span>);</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PassthruRegs.count(AntiDepReg) != 0) {</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>          <span class="comment">// If the anti-dep register liveness &quot;passes-thru&quot;, then</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>          <span class="comment">// don&#39;t try to change it. It will be changed along with</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>          <span class="comment">// the use if required to break an earlier antidep.</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (passthru)\n&quot;</span>);</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>          <span class="comment">// No anti-dep breaking for implicit deps</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>          <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *AntiDepOp = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findRegisterDefOperand(AntiDepReg);</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>          <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AntiDepOp &amp;&amp; <span class="stringliteral">&quot;Can&#39;t find index for defined register operand&quot;</span>);</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>          <span class="keywordflow">if</span> (!AntiDepOp || AntiDepOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>()) {</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>            <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (implicit)\n&quot;</span>);</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>            <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>          }</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>          <span class="comment">// If the SUnit has other dependencies on the SUnit that</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>          <span class="comment">// it anti-depends on, don&#39;t bother breaking the</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>          <span class="comment">// anti-dependency since those edges would prevent such</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>          <span class="comment">// units from being scheduled past each other</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>          <span class="comment">// regardless.</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>          <span class="comment">//</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>          <span class="comment">// Also, if there are dependencies on other SUnits with the</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>          <span class="comment">// same register as the anti-dependency, don&#39;t attempt to</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>          <span class="comment">// break it.</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>          <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = PathSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(),</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>                 PE = PathSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end(); <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>            <span class="keywordflow">if</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit() == NextSU ?</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>                (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() != <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> || <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg() != AntiDepReg) :</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>                (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code hl_struct" href="structllvm_1_1DWARFYAML_1_1Data.html">SDep::Data</a> &amp;&amp; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg() == AntiDepReg)) {</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>              AntiDepReg = 0;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>              <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>            }</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>          }</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>          <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = PathSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(),</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>                 PE = PathSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end(); <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>            <span class="keywordflow">if</span> ((<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit() == NextSU) &amp;&amp; (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() != <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>) &amp;&amp;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>                (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() != <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>)) {</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>              <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (real dependency)\n&quot;</span>);</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>              AntiDepReg = 0;</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>              <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit() != NextSU) &amp;&amp;</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>                       (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code hl_struct" href="structllvm_1_1DWARFYAML_1_1Data.html">SDep::Data</a>) &amp;&amp;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>                       (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg() == AntiDepReg)) {</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>              <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (other dependency)\n&quot;</span>);</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>              AntiDepReg = 0;</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>              <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>            }</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>          }</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>          <span class="keywordflow">if</span> (AntiDepReg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>          <span class="comment">// If the definition of the anti-dependency register does not start</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>          <span class="comment">// a new live range, bail out. This can happen if the anti-dep</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>          <span class="comment">// register is a sub-register of another register whose live range</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>          <span class="comment">// spans over PathSU. In such case, PathSU defines only a part of</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>          <span class="comment">// the larger register.</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>          RegAliases.<a class="code hl_function" href="classllvm_1_1BitVector.html#a168122d6ac4ed2a8b722e01b592ad289">reset</a>();</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>          <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(AntiDepReg, TRI, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>            RegAliases.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*AI);</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>          <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> S : PathSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>            <a class="code hl_enumeration" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> K = S.<a class="code hl_function" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>();</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>            <span class="keywordflow">if</span> (K != <a class="code hl_struct" href="structllvm_1_1DWARFYAML_1_1Data.html">SDep::Data</a> &amp;&amp; K != <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a> &amp;&amp; K != <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>)</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>              <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>            <span class="keywordtype">unsigned</span> R = S.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>();</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>            <span class="keywordflow">if</span> (!RegAliases[R])</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>              <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>            <span class="keywordflow">if</span> (R == AntiDepReg || TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8811b80cf1d3138f5a7cda610fc305cf">isSubRegister</a>(AntiDepReg, R))</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>              <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>            AntiDepReg = 0;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>          }</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>          <span class="keywordflow">if</span> (AntiDepReg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>        }</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AntiDepReg != 0);</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>        <span class="keywordflow">if</span> (AntiDepReg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span> </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>        <span class="comment">// Determine AntiDepReg&#39;s register group.</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> GroupIndex = State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">GetGroup</a>(AntiDepReg);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>        <span class="keywordflow">if</span> (GroupIndex == 0) {</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (zero group)\n&quot;</span>);</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>        }</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>        <span class="comment">// Look for a suitable register to use to break the anti-dependence.</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>        std::map&lt;unsigned, unsigned&gt; RenameMap;</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>        <span class="keywordflow">if</span> (FindSuitableFreeRegisters(GroupIndex, RenameOrder, RenameMap)) {</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tBreaking anti-dependence edge on &quot;</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>                            &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(AntiDepReg, TRI) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span>);</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>          <span class="comment">// Handle each group register...</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>          <span class="keywordflow">for</span> (std::map&lt;unsigned, unsigned&gt;::iterator</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>                 S = RenameMap.begin(), <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = RenameMap.end(); S != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++S) {</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>            <span class="keywordtype">unsigned</span> CurrReg = S-&gt;first;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>            <span class="keywordtype">unsigned</span> NewReg = S-&gt;second;</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>            <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(CurrReg, TRI) &lt;&lt; <span class="stringliteral">&quot;-&gt;&quot;</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>                              &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(NewReg, TRI) &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>                              &lt;&lt; RegRefs.count(CurrReg) &lt;&lt; <span class="stringliteral">&quot; refs)&quot;</span>);</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>            <span class="comment">// Update the references to the old register CurrReg to</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>            <span class="comment">// refer to the new register NewReg.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>            <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Q : <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(RegRefs.equal_range(CurrReg))) {</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>              Q.second.Operand-&gt;setReg(NewReg);</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>              <span class="comment">// If the SU for the instruction being updated has debug</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>              <span class="comment">// information related to the anti-dependency register, make</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>              <span class="comment">// sure to update that as well.</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = MISUnitMap[Q.second.Operand-&gt;getParent()];</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>              <span class="keywordflow">if</span> (!SU) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>              <a class="code hl_function" href="classllvm_1_1AntiDepBreaker.html#a8263e37c92ac03b506311cf58745b8ce">UpdateDbgValues</a>(DbgValues, Q.second.Operand-&gt;getParent(),</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>                              AntiDepReg, NewReg);</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>            }</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>            <span class="comment">// We just went back in time and modified history; the</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>            <span class="comment">// liveness information for CurrReg is now inconsistent. Set</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>            <span class="comment">// the state as if it were dead.</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>            State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(NewReg, 0);</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>            RegRefs.erase(NewReg);</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>            DefIndices[NewReg] = DefIndices[CurrReg];</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>            KillIndices[NewReg] = KillIndices[CurrReg];</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>            State-&gt;<a class="code hl_function" href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">UnionGroups</a>(CurrReg, 0);</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>            RegRefs.erase(CurrReg);</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>            DefIndices[CurrReg] = KillIndices[CurrReg];</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>            KillIndices[CurrReg] = ~0u;</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>            <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((KillIndices[CurrReg] == ~0u) !=</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>                    (DefIndices[CurrReg] == ~0u)) &amp;&amp;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>                   <span class="stringliteral">&quot;Kill and Def maps aren&#39;t consistent for AntiDepReg!&quot;</span>);</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>          }</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>          ++Broken;</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>        }</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>      }</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>    }</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    ScanInstruction(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Count);</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  }</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  <span class="keywordflow">return</span> Broken;</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="aAggressiveAntiDepBreaker_8cpp_html_a4a408b05eacd6ea605ddc856dcf57f11"><div class="ttname"><a href="AggressiveAntiDepBreaker_8cpp.html#a4a408b05eacd6ea605ddc856dcf57f11">AntiDepEdges</a></div><div class="ttdeci">static void AntiDepEdges(const SUnit *SU, std::vector&lt; const SDep * &gt; &amp;Edges)</div><div class="ttdoc">AntiDepEdges - Return in Edges the anti- and output- dependencies in SU that we want to consider for ...</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00265">AggressiveAntiDepBreaker.cpp:265</a></div></div>
<div class="ttc" id="aAggressiveAntiDepBreaker_8cpp_html_a4bfac8dc3460d1e7628eba4c5d6e4a12"><div class="ttname"><a href="AggressiveAntiDepBreaker_8cpp.html#a4bfac8dc3460d1e7628eba4c5d6e4a12">CriticalPathStep</a></div><div class="ttdeci">static const SUnit * CriticalPathStep(const SUnit *SU)</div><div class="ttdoc">CriticalPathStep - Return the next SUnit after SU on the bottom-up critical path.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00278">AggressiveAntiDepBreaker.cpp:278</a></div></div>
<div class="ttc" id="aAggressiveAntiDepBreaker_8cpp_html_a7c139901686578641f693c18c007c36f"><div class="ttname"><a href="AggressiveAntiDepBreaker_8cpp.html#a7c139901686578641f693c18c007c36f">DebugDiv</a></div><div class="ttdeci">static cl::opt&lt; int &gt; DebugDiv(&quot;agg-antidep-debugdiv&quot;, cl::desc(&quot;Debug control for aggressive anti-dep breaker&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="aAggressiveAntiDepBreaker_8cpp_html_adf518f88bb2436775be63f010e9568c1"><div class="ttname"><a href="AggressiveAntiDepBreaker_8cpp.html#adf518f88bb2436775be63f010e9568c1">DebugMod</a></div><div class="ttdeci">static cl::opt&lt; int &gt; DebugMod(&quot;agg-antidep-debugmod&quot;, cl::desc(&quot;Debug control for aggressive anti-dep breaker&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="aAggressiveAntiDepBreaker_8h_html"><div class="ttname"><a href="AggressiveAntiDepBreaker_8h.html">AggressiveAntiDepBreaker.h</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="aELFYAML_8cpp_html_aef81897c1c0d2b05a9d75f1ffd91eeab"><div class="ttname"><a href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a></div><div class="ttdeci">ELFYAML::ELF_STO Other</div><div class="ttdef"><b>Definition:</b> <a href="ELFYAML_8cpp_source.html#l00877">ELFYAML.cpp:877</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aHexagonShuffler_8cpp_html_a1672231b4c403877a69e1104ad69e006"><div class="ttname"><a href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a></div><div class="ttdeci">unsigned first</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00220">HexagonShuffler.cpp:220</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aMachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aRegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06142">SIInstrInfo.cpp:6142</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="aSmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepBreaker_html"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html">llvm::AggressiveAntiDepBreaker</a></div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00116">AggressiveAntiDepBreaker.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepBreaker_html_a19b8115cab493470f09c72c83b2b3ba5"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#a19b8115cab493470f09c72c83b2b3ba5">llvm::AggressiveAntiDepBreaker::Observe</a></div><div class="ttdeci">void Observe(MachineInstr &amp;MI, unsigned Count, unsigned InsertPosIndex) override</div><div class="ttdoc">Update liveness information to account for the current instruction, which will not be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00196">AggressiveAntiDepBreaker.cpp:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepBreaker_html_a6e720e0600da94ee88fe18c94fa4269a"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#a6e720e0600da94ee88fe18c94fa4269a">llvm::AggressiveAntiDepBreaker::FinishBlock</a></div><div class="ttdeci">void FinishBlock() override</div><div class="ttdoc">Finish anti-dep breaking for a basic block.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00191">AggressiveAntiDepBreaker.cpp:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepBreaker_html_a85134236bd6e22ec302972f727a01691"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#a85134236bd6e22ec302972f727a01691">llvm::AggressiveAntiDepBreaker::~AggressiveAntiDepBreaker</a></div><div class="ttdeci">~AggressiveAntiDepBreaker() override</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00148">AggressiveAntiDepBreaker.cpp:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepBreaker_html_ab7263c22653c86a22ff72bc5385e8835"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#ab7263c22653c86a22ff72bc5385e8835">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies</a></div><div class="ttdeci">unsigned BreakAntiDependencies(const std::vector&lt; SUnit &gt; &amp;SUnits, MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned InsertPosIndex, DbgValueVector &amp;DbgValues) override</div><div class="ttdoc">Identifiy anti-dependencies along the critical path of the ScheduleDAG and break them by renaming reg...</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00753">AggressiveAntiDepBreaker.cpp:753</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepBreaker_html_abd095bb58a0243946704d20d3559d420"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html#abd095bb58a0243946704d20d3559d420">llvm::AggressiveAntiDepBreaker::StartBlock</a></div><div class="ttdeci">void StartBlock(MachineBasicBlock *BB) override</div><div class="ttdoc">Initialize anti-dep breaking for a new basic block.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00152">AggressiveAntiDepBreaker.cpp:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html">llvm::AggressiveAntiDepState</a></div><div class="ttdoc">Contains all the state necessary for anti-dep breaking.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00040">AggressiveAntiDepBreaker.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html_a0c8e899a88a4162aeeaca5461012bb78"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a0c8e899a88a4162aeeaca5461012bb78">llvm::AggressiveAntiDepState::AggressiveAntiDepState</a></div><div class="ttdeci">AggressiveAntiDepState(const unsigned TargetRegs, MachineBasicBlock *BB)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00059">AggressiveAntiDepBreaker.cpp:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html_a560eaba05729f660add3032185f9fbfb"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a560eaba05729f660add3032185f9fbfb">llvm::AggressiveAntiDepState::GetGroupRegs</a></div><div class="ttdeci">void GetGroupRegs(unsigned Group, std::vector&lt; unsigned &gt; &amp;Regs, std::multimap&lt; unsigned, AggressiveAntiDepState::RegisterReference &gt; *RegRefs)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00083">AggressiveAntiDepBreaker.cpp:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html_a6258f0ca25623f12e1c543467ad51f68"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a6258f0ca25623f12e1c543467ad51f68">llvm::AggressiveAntiDepState::GetDefIndices</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; &amp; GetDefIndices()</div><div class="ttdoc">Return the define indices.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00086">AggressiveAntiDepBreaker.h:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html_a744b242deb550943b03c470134020f52"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a744b242deb550943b03c470134020f52">llvm::AggressiveAntiDepState::LeaveGroup</a></div><div class="ttdeci">unsigned LeaveGroup(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00109">AggressiveAntiDepBreaker.cpp:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html_a8875a9b7c0c6feb3448437e75b9356f5"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a8875a9b7c0c6feb3448437e75b9356f5">llvm::AggressiveAntiDepState::GetGroup</a></div><div class="ttdeci">unsigned GetGroup(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00075">AggressiveAntiDepBreaker.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html_a8c1f0778f56b17cb4ae959934b0a95b2"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a8c1f0778f56b17cb4ae959934b0a95b2">llvm::AggressiveAntiDepState::GetRegRefs</a></div><div class="ttdeci">std::multimap&lt; unsigned, RegisterReference &gt; &amp; GetRegRefs()</div><div class="ttdoc">Return the RegRefs map.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00089">AggressiveAntiDepBreaker.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html_aa6eff8804ae39a7820d75f2c87fa5598"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#aa6eff8804ae39a7820d75f2c87fa5598">llvm::AggressiveAntiDepState::IsLive</a></div><div class="ttdeci">bool IsLive(unsigned Reg)</div><div class="ttdoc">Return true if Reg is live.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00119">AggressiveAntiDepBreaker.cpp:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html_ac2acf6127130067c40e3b47fd632d127"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#ac2acf6127130067c40e3b47fd632d127">llvm::AggressiveAntiDepState::UnionGroups</a></div><div class="ttdeci">unsigned UnionGroups(unsigned Reg1, unsigned Reg2)</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00094">AggressiveAntiDepBreaker.cpp:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1AggressiveAntiDepState_html_acc262ecf92c28647ff8a46216e82c0c1"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#acc262ecf92c28647ff8a46216e82c0c1">llvm::AggressiveAntiDepState::GetKillIndices</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; &amp; GetKillIndices()</div><div class="ttdoc">Return the kill indices.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00083">AggressiveAntiDepBreaker.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1AntiDepBreaker_html"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html">llvm::AntiDepBreaker</a></div><div class="ttdoc">This class works in conjunction with the post-RA scheduler to rename registers to break register anti...</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00031">AntiDepBreaker.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AntiDepBreaker_html_a8263e37c92ac03b506311cf58745b8ce"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html#a8263e37c92ac03b506311cf58745b8ce">llvm::AntiDepBreaker::UpdateDbgValues</a></div><div class="ttdeci">void UpdateDbgValues(const DbgValueVector &amp;DbgValues, MachineInstr *ParentMI, unsigned OldReg, unsigned NewReg)</div><div class="ttdoc">Update all DBG_VALUE instructions that may be affected by the dependency breaker's update of ParentMI...</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00067">AntiDepBreaker.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1AntiDepBreaker_html_ac7d31ffb864a2f69dccfb924472f9cb6"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html#ac7d31ffb864a2f69dccfb924472f9cb6">llvm::AntiDepBreaker::DbgValueVector</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; MachineInstr *, MachineInstr * &gt; &gt; DbgValueVector</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00033">AntiDepBreaker.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00143">ArrayRef.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a168122d6ac4ed2a8b722e01b592ad289"><div class="ttname"><a href="classllvm_1_1BitVector.html#a168122d6ac4ed2a8b722e01b592ad289">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00438">BitVector.h:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a62237ebe27691377a942abe7446332ec"><div class="ttname"><a href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a72d0f5c7e6117335f31a0cd1753a594b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">llvm::BitVector::any</a></div><div class="ttdeci">bool any() const</div><div class="ttdoc">any - Returns true if any bit is set.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00180">BitVector.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_aa19094c99ca405ec1efe38da727d27de"><div class="ttname"><a href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">llvm::BitVector::none</a></div><div class="ttdeci">bool none() const</div><div class="ttdoc">none - Returns true if none of the bits are set.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00201">BitVector.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_aa56c07cdb4f03ddef7dfdf460811d36e"><div class="ttname"><a href="classllvm_1_1BitVector.html#aa56c07cdb4f03ddef7dfdf460811d36e">llvm::BitVector::set_bits</a></div><div class="ttdeci">iterator_range&lt; const_set_bits_iterator &gt; set_bits() const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00129">BitVector.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_ae308e6ee93ceb33e921d72d659230669"><div class="ttname"><a href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">llvm::BitVector::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Tests whether there are no bits in this bitvector.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00166">BitVector.h:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00668">MCRegisterInfo.h:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00693">MCRegisterInfo.h:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00214">MCRegisterInfo.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a3dadd03ccbdcec7e6bfef5f65deee611"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a3dadd03ccbdcec7e6bfef5f65deee611">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">unsigned getSubReg(unsigned Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00031">MCRegisterInfo.cpp:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a70bef2c5c4cc7cd7826029327ce41555"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(unsigned RegA, unsigned RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00545">MCRegisterInfo.h:545</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a8811b80cf1d3138f5a7cda610fc305cf"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8811b80cf1d3138f5a7cda610fc305cf">llvm::MCRegisterInfo::isSubRegister</a></div><div class="ttdeci">bool isSubRegister(unsigned RegA, unsigned RegB) const</div><div class="ttdoc">Returns true if RegB is a sub-register of RegA.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00449">MCRegisterInfo.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ae2ea5bfc0ef3badd1de7a50d190adba3"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae2ea5bfc0ef3badd1de7a50d190adba3">llvm::MCRegisterInfo::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const</div><div class="ttdoc">For a given register pair, return the sub-register index if the second register is a sub-register of ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00043">MCRegisterInfo.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00376">MCRegisterInfo.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdoc">MCSubRegIterator enumerates all sub-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00483">MCRegisterInfo.h:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdeci">@ Other</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00038">MachineValueType.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a3ddd708642d60c1661992ff8ba1b215d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">llvm::MachineBasicBlock::succ_end</a></div><div class="ttdeci">succ_iterator succ_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00282">MachineBasicBlock.h:282</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00280">MachineBasicBlock.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a82f5d244972c88ff03ee56d6c090ac70"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a82f5d244972c88ff03ee56d6c090ac70">llvm::MachineBasicBlock::isReturnBlock</a></div><div class="ttdeci">bool isReturnBlock() const</div><div class="ttdoc">Convenience function that returns true if the block ends in a return instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00578">MachineBasicBlock.h:578</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a904414f0f44918a06bab99336cf587a7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a904414f0f44918a06bab99336cf587a7">llvm::MachineBasicBlock::succ_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::iterator succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00254">MachineBasicBlock.h:254</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_adbff55f335d303816547f35eb6edb948"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">llvm::MachineBasicBlock::size</a></div><div class="ttdeci">unsigned size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00187">MachineBasicBlock.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00105">MachineFrameInfo.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_aa42c3828ac3f788f2ef3ff6fa46e4926"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aa42c3828ac3f788f2ef3ff6fa46e4926">llvm::MachineFrameInfo::getPristineRegs</a></div><div class="ttdeci">BitVector getPristineRegs(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return a set of physical registers that are pristine.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00112">MachineFrameInfo.cpp:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00480">MachineFunction.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a02e5b1bec00ecb94815acf800825561c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a02e5b1bec00ecb94815acf800825561c">llvm::MachineInstr::findRegisterDefOperandIdx</a></div><div class="ttdeci">int findRegisterDefOperandIdx(unsigned Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a def of the specified register or -1 if it is not found.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00988">MachineInstr.cpp:988</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1e855100f407ca4be098d0050be403b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00272">MachineInstr.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a6878ab58973ee157b7fdc2ca4cfff886"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6878ab58973ee157b7fdc2ca4cfff886">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01169">MachineInstr.h:1169</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00432">MachineInstr.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00311">MachineOperand.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00359">MachineOperand.h:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00364">MachineOperand.h:364</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_abd6aa9da048ef7a4faeaac6484d5c9a6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">llvm::MachineOperand::isEarlyClobber</a></div><div class="ttdeci">bool isEarlyClobber() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00425">MachineOperand.h:425</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00637">MachineRegisterInfo.cpp:637</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a8c52645cdf8bf296f62276354ddffad1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const</div><div class="ttdoc">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00903">MachineRegisterInfo.h:903</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pass_html_aa26f1f3bfe5b5022b1bd495151b3757a"><div class="ttname"><a href="classllvm_1_1Pass.html#aa26f1f3bfe5b5022b1bd495151b3757a">llvm::Pass::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00134">Pass.cpp:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_af70a84f2b85d3855dfed655b61dce250"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#af70a84f2b85d3855dfed655b61dce250">llvm::RegisterClassInfo::getOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getOrder(const TargetRegisterClass *RC) const</div><div class="ttdoc">getOrder - Returns the preferred allocation order for RC.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00096">RegisterClassInfo.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a03a2dc5f9f321a2ce28f5c641dfe5455"><div class="ttname"><a href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00480">ScheduleDAG.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a055c65558a3e0f7d48f1ed3dde061199"><div class="ttname"><a href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">llvm::SDep::getKind</a></div><div class="ttdeci">Kind getKind() const</div><div class="ttdoc">Returns an enum value representing the kind of the dependence.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00486">ScheduleDAG.h:486</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">llvm::SDep::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdoc">These are the different kinds of scheduling dependencies.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00052">ScheduleDAG.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">llvm::SDep::Output</a></div><div class="ttdeci">@ Output</div><div class="ttdoc">A register output-dependence (aka WAW).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00055">ScheduleDAG.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">llvm::SDep::Anti</a></div><div class="ttdeci">@ Anti</div><div class="ttdoc">A register anti-dependence (aka WAR).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00054">ScheduleDAG.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a8b51361656ac436c2c02a20e6196cff1"><div class="ttname"><a href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">llvm::SDep::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register associated with this edge.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00218">ScheduleDAG.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00261">ScheduleDAG.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a72e0568b7bf0e9a97260c34264a549a0"><div class="ttname"><a href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">llvm::SUnit::Latency</a></div><div class="ttdeci">unsigned short Latency</div><div class="ttdoc">Node latency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00273">ScheduleDAG.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8926b25df7254ba2730fa5d7ec139862"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const</div><div class="ttdoc">Returns the depth of this node, which is the length of the maximum path up to any node which has no p...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00398">ScheduleDAG.h:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_afc98c2c5417cad1a90fc4fe241fe8ba4"><div class="ttname"><a href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_aac4a6de5a659eb323d64d4259689d924"><div class="ttname"><a href="classllvm_1_1SmallSet.html#aac4a6de5a659eb323d64d4259689d924">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn't already there.</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abda2e966ced4c77ce8a78e5e063e07cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is already predicated.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01205">TargetInstrInfo.h:1205</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00044">TargetInstrInfo.cpp:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a1a0a7a3480e4a8baf792541d1a59dde2"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">llvm::TargetRegisterInfo::getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClass(unsigned Reg, MVT VT=MVT::Other) const</div><div class="ttdoc">Returns the Register Class of a physical register of the given type, picking the most sub register cl...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00191">TargetRegisterInfo.cpp:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_af024492cfad9653e8826fb8e226a4386"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af024492cfad9653e8826fb8e226a4386">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00706">TargetRegisterInfo.h:706</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_afa9e8234d75eca83a898e143f4b2502e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">llvm::TargetRegisterInfo::getAllocatableSet</a></div><div class="ttdeci">BitVector getAllocatableSet(const MachineFunction &amp;MF, const TargetRegisterClass *RC=nullptr) const</div><div class="ttdoc">Returns a bitset indexed by register number indicating if a register is allocatable or not.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00217">TargetRegisterInfo.cpp:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01331">CommandLine.h:1333</a></div></div>
<div class="ttc" id="aiterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div><div class="ttdoc">This provides a very simple, boring adaptor for a begin and end iterator into a range type.</div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">llvm::RISCVFenceField::R</a></div><div class="ttdeci">@ R</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00071">RISCVBaseInfo.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00457">X86DisassemblerDecoder.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00145">CommandLine.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00432">CommandLine.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a341215803e83773a3e97860dc291f121"><div class="ttname"><a href="namespacellvm.html#a341215803e83773a3e97860dc291f121">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00053">iterator_range.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_af2558be0a37011f8cab1934429d7a64e"><div class="ttname"><a href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">llvm::printReg</a></div><div class="ttdeci">Printable printReg(unsigned Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1AggressiveAntiDepState_1_1RegisterReference_html"><div class="ttname"><a href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">llvm::AggressiveAntiDepState::RegisterReference</a></div><div class="ttdoc">Information about a register reference within a liverange.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00043">AggressiveAntiDepBreaker.h:43</a></div></div>
<div class="ttc" id="astructllvm_1_1DWARFYAML_1_1Data_html"><div class="ttname"><a href="structllvm_1_1DWARFYAML_1_1Data.html">llvm::DWARFYAML::Data</a></div><div class="ttdef"><b>Definition:</b> <a href="DWARFYAML_8h_source.html#l00143">DWARFYAML.h:143</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00403">CommandLine.h:403</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:22:13 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
