#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021f75cae050 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000021f75d989a0_0 .net "PC", 31 0, v0000021f75d91800_0;  1 drivers
v0000021f75d97e60_0 .var "clk", 0 0;
v0000021f75d984a0_0 .net "clkout", 0 0, L_0000021f75d24930;  1 drivers
v0000021f75d98ea0_0 .net "cycles_consumed", 31 0, v0000021f75d958c0_0;  1 drivers
v0000021f75d975a0_0 .net "regs0", 31 0, L_0000021f75d241c0;  1 drivers
v0000021f75d98180_0 .net "regs1", 31 0, L_0000021f75d24ee0;  1 drivers
v0000021f75d98a40_0 .net "regs2", 31 0, L_0000021f75d24fc0;  1 drivers
v0000021f75d98b80_0 .net "regs3", 31 0, L_0000021f75d24a10;  1 drivers
v0000021f75d98540_0 .net "regs4", 31 0, L_0000021f75d240e0;  1 drivers
v0000021f75d97a00_0 .net "regs5", 31 0, L_0000021f75d24620;  1 drivers
v0000021f75d98fe0_0 .var "rst", 0 0;
S_0000021f75caed50 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000021f75cae050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000021f75d2d480 .param/l "RType" 0 4 2, C4<000000>;
P_0000021f75d2d4b8 .param/l "add" 0 4 5, C4<100000>;
P_0000021f75d2d4f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000021f75d2d528 .param/l "addu" 0 4 5, C4<100001>;
P_0000021f75d2d560 .param/l "and_" 0 4 5, C4<100100>;
P_0000021f75d2d598 .param/l "andi" 0 4 8, C4<001100>;
P_0000021f75d2d5d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000021f75d2d608 .param/l "bne" 0 4 10, C4<000101>;
P_0000021f75d2d640 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000021f75d2d678 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021f75d2d6b0 .param/l "j" 0 4 12, C4<000010>;
P_0000021f75d2d6e8 .param/l "jal" 0 4 12, C4<000011>;
P_0000021f75d2d720 .param/l "jr" 0 4 6, C4<001000>;
P_0000021f75d2d758 .param/l "lw" 0 4 8, C4<100011>;
P_0000021f75d2d790 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021f75d2d7c8 .param/l "or_" 0 4 5, C4<100101>;
P_0000021f75d2d800 .param/l "ori" 0 4 8, C4<001101>;
P_0000021f75d2d838 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021f75d2d870 .param/l "sll" 0 4 6, C4<000000>;
P_0000021f75d2d8a8 .param/l "slt" 0 4 5, C4<101010>;
P_0000021f75d2d8e0 .param/l "slti" 0 4 8, C4<101010>;
P_0000021f75d2d918 .param/l "srl" 0 4 6, C4<000010>;
P_0000021f75d2d950 .param/l "sub" 0 4 5, C4<100010>;
P_0000021f75d2d988 .param/l "subu" 0 4 5, C4<100011>;
P_0000021f75d2d9c0 .param/l "sw" 0 4 8, C4<101011>;
P_0000021f75d2d9f8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021f75d2da30 .param/l "xori" 0 4 8, C4<001110>;
L_0000021f75d24850 .functor NOT 1, v0000021f75d98fe0_0, C4<0>, C4<0>, C4<0>;
L_0000021f75d244d0 .functor NOT 1, v0000021f75d98fe0_0, C4<0>, C4<0>, C4<0>;
L_0000021f75d24e00 .functor NOT 1, v0000021f75d98fe0_0, C4<0>, C4<0>, C4<0>;
L_0000021f75d24b60 .functor NOT 1, v0000021f75d98fe0_0, C4<0>, C4<0>, C4<0>;
L_0000021f75d24540 .functor NOT 1, v0000021f75d98fe0_0, C4<0>, C4<0>, C4<0>;
L_0000021f75d245b0 .functor NOT 1, v0000021f75d98fe0_0, C4<0>, C4<0>, C4<0>;
L_0000021f75d24bd0 .functor NOT 1, v0000021f75d98fe0_0, C4<0>, C4<0>, C4<0>;
L_0000021f75d24c40 .functor NOT 1, v0000021f75d98fe0_0, C4<0>, C4<0>, C4<0>;
L_0000021f75d24930 .functor OR 1, v0000021f75d97e60_0, v0000021f75caa6c0_0, C4<0>, C4<0>;
L_0000021f75d24a80 .functor OR 1, L_0000021f75d97780, L_0000021f75d978c0, C4<0>, C4<0>;
L_0000021f75d248c0 .functor AND 1, L_0000021f75df1df0, L_0000021f75df2a70, C4<1>, C4<1>;
L_0000021f75d24690 .functor NOT 1, v0000021f75d98fe0_0, C4<0>, C4<0>, C4<0>;
L_0000021f75d24700 .functor OR 1, L_0000021f75df1b70, L_0000021f75df2610, C4<0>, C4<0>;
L_0000021f75d24230 .functor OR 1, L_0000021f75d24700, L_0000021f75df24d0, C4<0>, C4<0>;
L_0000021f75d24150 .functor OR 1, L_0000021f75df1a30, L_0000021f75df30b0, C4<0>, C4<0>;
L_0000021f75d242a0 .functor AND 1, L_0000021f75df27f0, L_0000021f75d24150, C4<1>, C4<1>;
L_0000021f75d24380 .functor OR 1, L_0000021f75df3290, L_0000021f75df1ad0, C4<0>, C4<0>;
L_0000021f75d24460 .functor AND 1, L_0000021f75df31f0, L_0000021f75d24380, C4<1>, C4<1>;
v0000021f75d92520_0 .net "ALUOp", 3 0, v0000021f75cab2a0_0;  1 drivers
v0000021f75d92020_0 .net "ALUResult", 31 0, v0000021f75d8a020_0;  1 drivers
v0000021f75d91260_0 .net "ALUSrc", 0 0, v0000021f75cab8e0_0;  1 drivers
v0000021f75d90fe0_0 .net "ALUin2", 31 0, L_0000021f75df29d0;  1 drivers
v0000021f75d927a0_0 .net "MemReadEn", 0 0, v0000021f75caac60_0;  1 drivers
v0000021f75d92160_0 .net "MemWriteEn", 0 0, v0000021f75caa3a0_0;  1 drivers
v0000021f75d911c0_0 .net "MemtoReg", 0 0, v0000021f75cabe80_0;  1 drivers
v0000021f75d92700_0 .net "PC", 31 0, v0000021f75d91800_0;  alias, 1 drivers
v0000021f75d91080_0 .net "PCPlus1", 31 0, L_0000021f75d98720;  1 drivers
v0000021f75d91a80_0 .net "PCsrc", 1 0, v0000021f75d8ade0_0;  1 drivers
v0000021f75d91440_0 .net "RegDst", 0 0, v0000021f75caae40_0;  1 drivers
v0000021f75d91da0_0 .net "RegWriteEn", 0 0, v0000021f75caad00_0;  1 drivers
v0000021f75d918a0_0 .net "WriteRegister", 4 0, L_0000021f75df2ed0;  1 drivers
v0000021f75d91620_0 .net *"_ivl_0", 0 0, L_0000021f75d24850;  1 drivers
L_0000021f75d99470 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021f75d91b20_0 .net/2u *"_ivl_10", 4 0, L_0000021f75d99470;  1 drivers
L_0000021f75d99860 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d91300_0 .net *"_ivl_101", 15 0, L_0000021f75d99860;  1 drivers
v0000021f75d91760_0 .net *"_ivl_102", 31 0, L_0000021f75df3330;  1 drivers
L_0000021f75d998a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d916c0_0 .net *"_ivl_105", 25 0, L_0000021f75d998a8;  1 drivers
L_0000021f75d998f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d91940_0 .net/2u *"_ivl_106", 31 0, L_0000021f75d998f0;  1 drivers
v0000021f75d913a0_0 .net *"_ivl_108", 0 0, L_0000021f75df1df0;  1 drivers
L_0000021f75d99938 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000021f75d90c20_0 .net/2u *"_ivl_110", 5 0, L_0000021f75d99938;  1 drivers
v0000021f75d92ac0_0 .net *"_ivl_112", 0 0, L_0000021f75df2a70;  1 drivers
v0000021f75d922a0_0 .net *"_ivl_115", 0 0, L_0000021f75d248c0;  1 drivers
v0000021f75d92340_0 .net *"_ivl_116", 47 0, L_0000021f75df2070;  1 drivers
L_0000021f75d99980 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d91ee0_0 .net *"_ivl_119", 15 0, L_0000021f75d99980;  1 drivers
L_0000021f75d994b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021f75d923e0_0 .net/2u *"_ivl_12", 5 0, L_0000021f75d994b8;  1 drivers
v0000021f75d92840_0 .net *"_ivl_120", 47 0, L_0000021f75df1850;  1 drivers
L_0000021f75d999c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d919e0_0 .net *"_ivl_123", 15 0, L_0000021f75d999c8;  1 drivers
v0000021f75d92a20_0 .net *"_ivl_125", 0 0, L_0000021f75df2110;  1 drivers
v0000021f75d92980_0 .net *"_ivl_126", 31 0, L_0000021f75df21b0;  1 drivers
v0000021f75d92480_0 .net *"_ivl_128", 47 0, L_0000021f75df1670;  1 drivers
v0000021f75d91bc0_0 .net *"_ivl_130", 47 0, L_0000021f75df2d90;  1 drivers
v0000021f75d925c0_0 .net *"_ivl_132", 47 0, L_0000021f75df2250;  1 drivers
v0000021f75d91d00_0 .net *"_ivl_134", 47 0, L_0000021f75df2bb0;  1 drivers
L_0000021f75d99a10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f75d91e40_0 .net/2u *"_ivl_138", 1 0, L_0000021f75d99a10;  1 drivers
v0000021f75d91f80_0 .net *"_ivl_14", 0 0, L_0000021f75d97460;  1 drivers
v0000021f75d92660_0 .net *"_ivl_140", 0 0, L_0000021f75df18f0;  1 drivers
L_0000021f75d99a58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000021f75d928e0_0 .net/2u *"_ivl_142", 1 0, L_0000021f75d99a58;  1 drivers
v0000021f75d90cc0_0 .net *"_ivl_144", 0 0, L_0000021f75df2cf0;  1 drivers
L_0000021f75d99aa0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021f75d90d60_0 .net/2u *"_ivl_146", 1 0, L_0000021f75d99aa0;  1 drivers
v0000021f75d90e00_0 .net *"_ivl_148", 0 0, L_0000021f75df22f0;  1 drivers
L_0000021f75d99ae8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000021f75d90ea0_0 .net/2u *"_ivl_150", 31 0, L_0000021f75d99ae8;  1 drivers
L_0000021f75d99b30 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000021f75d90f40_0 .net/2u *"_ivl_152", 31 0, L_0000021f75d99b30;  1 drivers
v0000021f75d93630_0 .net *"_ivl_154", 31 0, L_0000021f75df2890;  1 drivers
v0000021f75d93e50_0 .net *"_ivl_156", 31 0, L_0000021f75df1f30;  1 drivers
L_0000021f75d99500 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000021f75d93310_0 .net/2u *"_ivl_16", 4 0, L_0000021f75d99500;  1 drivers
v0000021f75d92f50_0 .net *"_ivl_160", 0 0, L_0000021f75d24690;  1 drivers
L_0000021f75d99bc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d94210_0 .net/2u *"_ivl_162", 31 0, L_0000021f75d99bc0;  1 drivers
L_0000021f75d99c98 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000021f75d936d0_0 .net/2u *"_ivl_166", 5 0, L_0000021f75d99c98;  1 drivers
v0000021f75d92e10_0 .net *"_ivl_168", 0 0, L_0000021f75df1b70;  1 drivers
L_0000021f75d99ce0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000021f75d94350_0 .net/2u *"_ivl_170", 5 0, L_0000021f75d99ce0;  1 drivers
v0000021f75d93b30_0 .net *"_ivl_172", 0 0, L_0000021f75df2610;  1 drivers
v0000021f75d933b0_0 .net *"_ivl_175", 0 0, L_0000021f75d24700;  1 drivers
L_0000021f75d99d28 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000021f75d93770_0 .net/2u *"_ivl_176", 5 0, L_0000021f75d99d28;  1 drivers
v0000021f75d93090_0 .net *"_ivl_178", 0 0, L_0000021f75df24d0;  1 drivers
v0000021f75d92ff0_0 .net *"_ivl_181", 0 0, L_0000021f75d24230;  1 drivers
L_0000021f75d99d70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d94850_0 .net/2u *"_ivl_182", 15 0, L_0000021f75d99d70;  1 drivers
v0000021f75d93450_0 .net *"_ivl_184", 31 0, L_0000021f75df3010;  1 drivers
v0000021f75d94670_0 .net *"_ivl_187", 0 0, L_0000021f75df17b0;  1 drivers
v0000021f75d943f0_0 .net *"_ivl_188", 15 0, L_0000021f75df2930;  1 drivers
v0000021f75d94710_0 .net *"_ivl_19", 4 0, L_0000021f75d98ae0;  1 drivers
v0000021f75d93d10_0 .net *"_ivl_190", 31 0, L_0000021f75df1990;  1 drivers
v0000021f75d947b0_0 .net *"_ivl_194", 31 0, L_0000021f75df2c50;  1 drivers
L_0000021f75d99db8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d94a30_0 .net *"_ivl_197", 25 0, L_0000021f75d99db8;  1 drivers
L_0000021f75d99e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d93db0_0 .net/2u *"_ivl_198", 31 0, L_0000021f75d99e00;  1 drivers
L_0000021f75d99428 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d94490_0 .net/2u *"_ivl_2", 5 0, L_0000021f75d99428;  1 drivers
v0000021f75d94530_0 .net *"_ivl_20", 4 0, L_0000021f75d99260;  1 drivers
v0000021f75d92c30_0 .net *"_ivl_200", 0 0, L_0000021f75df27f0;  1 drivers
L_0000021f75d99e48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d93ef0_0 .net/2u *"_ivl_202", 5 0, L_0000021f75d99e48;  1 drivers
v0000021f75d948f0_0 .net *"_ivl_204", 0 0, L_0000021f75df1a30;  1 drivers
L_0000021f75d99e90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021f75d945d0_0 .net/2u *"_ivl_206", 5 0, L_0000021f75d99e90;  1 drivers
v0000021f75d940d0_0 .net *"_ivl_208", 0 0, L_0000021f75df30b0;  1 drivers
v0000021f75d93f90_0 .net *"_ivl_211", 0 0, L_0000021f75d24150;  1 drivers
v0000021f75d94990_0 .net *"_ivl_213", 0 0, L_0000021f75d242a0;  1 drivers
L_0000021f75d99ed8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021f75d938b0_0 .net/2u *"_ivl_214", 5 0, L_0000021f75d99ed8;  1 drivers
v0000021f75d92cd0_0 .net *"_ivl_216", 0 0, L_0000021f75df26b0;  1 drivers
L_0000021f75d99f20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f75d93270_0 .net/2u *"_ivl_218", 31 0, L_0000021f75d99f20;  1 drivers
v0000021f75d94030_0 .net *"_ivl_220", 31 0, L_0000021f75df2750;  1 drivers
v0000021f75d93c70_0 .net *"_ivl_224", 31 0, L_0000021f75df2b10;  1 drivers
L_0000021f75d99f68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d93590_0 .net *"_ivl_227", 25 0, L_0000021f75d99f68;  1 drivers
L_0000021f75d99fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d93810_0 .net/2u *"_ivl_228", 31 0, L_0000021f75d99fb0;  1 drivers
v0000021f75d93130_0 .net *"_ivl_230", 0 0, L_0000021f75df31f0;  1 drivers
L_0000021f75d99ff8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d94ad0_0 .net/2u *"_ivl_232", 5 0, L_0000021f75d99ff8;  1 drivers
v0000021f75d934f0_0 .net *"_ivl_234", 0 0, L_0000021f75df3290;  1 drivers
L_0000021f75d9a040 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021f75d93a90_0 .net/2u *"_ivl_236", 5 0, L_0000021f75d9a040;  1 drivers
v0000021f75d92eb0_0 .net *"_ivl_238", 0 0, L_0000021f75df1ad0;  1 drivers
v0000021f75d92d70_0 .net *"_ivl_24", 0 0, L_0000021f75d24e00;  1 drivers
v0000021f75d931d0_0 .net *"_ivl_241", 0 0, L_0000021f75d24380;  1 drivers
v0000021f75d93950_0 .net *"_ivl_243", 0 0, L_0000021f75d24460;  1 drivers
L_0000021f75d9a088 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021f75d939f0_0 .net/2u *"_ivl_244", 5 0, L_0000021f75d9a088;  1 drivers
v0000021f75d93bd0_0 .net *"_ivl_246", 0 0, L_0000021f75df1e90;  1 drivers
v0000021f75d94170_0 .net *"_ivl_248", 31 0, L_0000021f75df1fd0;  1 drivers
L_0000021f75d99548 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021f75d942b0_0 .net/2u *"_ivl_26", 4 0, L_0000021f75d99548;  1 drivers
v0000021f75d96180_0 .net *"_ivl_29", 4 0, L_0000021f75d97640;  1 drivers
v0000021f75d95aa0_0 .net *"_ivl_32", 0 0, L_0000021f75d24b60;  1 drivers
L_0000021f75d99590 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021f75d95d20_0 .net/2u *"_ivl_34", 4 0, L_0000021f75d99590;  1 drivers
v0000021f75d96720_0 .net *"_ivl_37", 4 0, L_0000021f75d99080;  1 drivers
v0000021f75d94e20_0 .net *"_ivl_40", 0 0, L_0000021f75d24540;  1 drivers
L_0000021f75d995d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d96220_0 .net/2u *"_ivl_42", 15 0, L_0000021f75d995d8;  1 drivers
v0000021f75d96900_0 .net *"_ivl_45", 15 0, L_0000021f75d97fa0;  1 drivers
v0000021f75d94ec0_0 .net *"_ivl_48", 0 0, L_0000021f75d245b0;  1 drivers
v0000021f75d950a0_0 .net *"_ivl_5", 5 0, L_0000021f75d98f40;  1 drivers
L_0000021f75d99620 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d95780_0 .net/2u *"_ivl_50", 36 0, L_0000021f75d99620;  1 drivers
L_0000021f75d99668 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d95f00_0 .net/2u *"_ivl_52", 31 0, L_0000021f75d99668;  1 drivers
v0000021f75d96360_0 .net *"_ivl_55", 4 0, L_0000021f75d99300;  1 drivers
v0000021f75d96ae0_0 .net *"_ivl_56", 36 0, L_0000021f75d98c20;  1 drivers
v0000021f75d962c0_0 .net *"_ivl_58", 36 0, L_0000021f75d98cc0;  1 drivers
v0000021f75d96a40_0 .net *"_ivl_62", 0 0, L_0000021f75d24bd0;  1 drivers
L_0000021f75d996b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d95140_0 .net/2u *"_ivl_64", 5 0, L_0000021f75d996b0;  1 drivers
v0000021f75d95dc0_0 .net *"_ivl_67", 5 0, L_0000021f75d982c0;  1 drivers
v0000021f75d94f60_0 .net *"_ivl_70", 0 0, L_0000021f75d24c40;  1 drivers
L_0000021f75d996f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d95000_0 .net/2u *"_ivl_72", 57 0, L_0000021f75d996f8;  1 drivers
L_0000021f75d99740 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d956e0_0 .net/2u *"_ivl_74", 31 0, L_0000021f75d99740;  1 drivers
v0000021f75d94c40_0 .net *"_ivl_77", 25 0, L_0000021f75d98680;  1 drivers
v0000021f75d96400_0 .net *"_ivl_78", 57 0, L_0000021f75d976e0;  1 drivers
v0000021f75d955a0_0 .net *"_ivl_8", 0 0, L_0000021f75d244d0;  1 drivers
v0000021f75d95fa0_0 .net *"_ivl_80", 57 0, L_0000021f75d98360;  1 drivers
L_0000021f75d99788 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f75d965e0_0 .net/2u *"_ivl_84", 31 0, L_0000021f75d99788;  1 drivers
L_0000021f75d997d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021f75d967c0_0 .net/2u *"_ivl_88", 5 0, L_0000021f75d997d0;  1 drivers
v0000021f75d964a0_0 .net *"_ivl_90", 0 0, L_0000021f75d97780;  1 drivers
L_0000021f75d99818 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021f75d95e60_0 .net/2u *"_ivl_92", 5 0, L_0000021f75d99818;  1 drivers
v0000021f75d95be0_0 .net *"_ivl_94", 0 0, L_0000021f75d978c0;  1 drivers
v0000021f75d95b40_0 .net *"_ivl_97", 0 0, L_0000021f75d24a80;  1 drivers
v0000021f75d960e0_0 .net *"_ivl_98", 47 0, L_0000021f75d98d60;  1 drivers
v0000021f75d953c0_0 .net "adderResult", 31 0, L_0000021f75df1cb0;  1 drivers
v0000021f75d951e0_0 .net "address", 31 0, L_0000021f75d97500;  1 drivers
v0000021f75d95280_0 .net "clk", 0 0, L_0000021f75d24930;  alias, 1 drivers
v0000021f75d958c0_0 .var "cycles_consumed", 31 0;
o0000021f75d2f278 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f75d96540_0 .net "excep_flag", 0 0, o0000021f75d2f278;  0 drivers
v0000021f75d95c80_0 .net "extImm", 31 0, L_0000021f75df2f70;  1 drivers
v0000021f75d95960_0 .net "funct", 5 0, L_0000021f75d980e0;  1 drivers
v0000021f75d95820_0 .net "hlt", 0 0, v0000021f75caa6c0_0;  1 drivers
v0000021f75d95a00_0 .net "imm", 15 0, L_0000021f75d98040;  1 drivers
v0000021f75d95320_0 .net "immediate", 31 0, L_0000021f75df3150;  1 drivers
v0000021f75d94ce0_0 .net "input_clk", 0 0, v0000021f75d97e60_0;  1 drivers
v0000021f75d96040_0 .net "instruction", 31 0, L_0000021f75df1530;  1 drivers
v0000021f75d96680_0 .net "memoryReadData", 31 0, v0000021f75d91580_0;  1 drivers
v0000021f75d95640_0 .net "nextPC", 31 0, L_0000021f75df2e30;  1 drivers
v0000021f75d95460_0 .net "opcode", 5 0, L_0000021f75d97aa0;  1 drivers
v0000021f75d96860_0 .net "rd", 4 0, L_0000021f75d98400;  1 drivers
v0000021f75d969a0_0 .net "readData1", 31 0, L_0000021f75d249a0;  1 drivers
v0000021f75d94d80_0 .net "readData1_w", 31 0, L_0000021f75df7cd0;  1 drivers
v0000021f75d95500_0 .net "readData2", 31 0, L_0000021f75d24af0;  1 drivers
v0000021f75d985e0_0 .net "regs0", 31 0, L_0000021f75d241c0;  alias, 1 drivers
v0000021f75d987c0_0 .net "regs1", 31 0, L_0000021f75d24ee0;  alias, 1 drivers
v0000021f75d98220_0 .net "regs2", 31 0, L_0000021f75d24fc0;  alias, 1 drivers
v0000021f75d991c0_0 .net "regs3", 31 0, L_0000021f75d24a10;  alias, 1 drivers
v0000021f75d99120_0 .net "regs4", 31 0, L_0000021f75d240e0;  alias, 1 drivers
v0000021f75d98900_0 .net "regs5", 31 0, L_0000021f75d24620;  alias, 1 drivers
v0000021f75d97f00_0 .net "rs", 4 0, L_0000021f75d97be0;  1 drivers
v0000021f75d98860_0 .net "rst", 0 0, v0000021f75d98fe0_0;  1 drivers
v0000021f75d97c80_0 .net "rt", 4 0, L_0000021f75d97dc0;  1 drivers
v0000021f75d98e00_0 .net "shamt", 31 0, L_0000021f75d97820;  1 drivers
v0000021f75d97960_0 .net "wire_instruction", 31 0, L_0000021f75d24d20;  1 drivers
v0000021f75d97b40_0 .net "writeData", 31 0, L_0000021f75df7e10;  1 drivers
v0000021f75d97d20_0 .net "zero", 0 0, L_0000021f75df8f90;  1 drivers
L_0000021f75d98f40 .part L_0000021f75df1530, 26, 6;
L_0000021f75d97aa0 .functor MUXZ 6, L_0000021f75d98f40, L_0000021f75d99428, L_0000021f75d24850, C4<>;
L_0000021f75d97460 .cmp/eq 6, L_0000021f75d97aa0, L_0000021f75d994b8;
L_0000021f75d98ae0 .part L_0000021f75df1530, 11, 5;
L_0000021f75d99260 .functor MUXZ 5, L_0000021f75d98ae0, L_0000021f75d99500, L_0000021f75d97460, C4<>;
L_0000021f75d98400 .functor MUXZ 5, L_0000021f75d99260, L_0000021f75d99470, L_0000021f75d244d0, C4<>;
L_0000021f75d97640 .part L_0000021f75df1530, 21, 5;
L_0000021f75d97be0 .functor MUXZ 5, L_0000021f75d97640, L_0000021f75d99548, L_0000021f75d24e00, C4<>;
L_0000021f75d99080 .part L_0000021f75df1530, 16, 5;
L_0000021f75d97dc0 .functor MUXZ 5, L_0000021f75d99080, L_0000021f75d99590, L_0000021f75d24b60, C4<>;
L_0000021f75d97fa0 .part L_0000021f75df1530, 0, 16;
L_0000021f75d98040 .functor MUXZ 16, L_0000021f75d97fa0, L_0000021f75d995d8, L_0000021f75d24540, C4<>;
L_0000021f75d99300 .part L_0000021f75df1530, 6, 5;
L_0000021f75d98c20 .concat [ 5 32 0 0], L_0000021f75d99300, L_0000021f75d99668;
L_0000021f75d98cc0 .functor MUXZ 37, L_0000021f75d98c20, L_0000021f75d99620, L_0000021f75d245b0, C4<>;
L_0000021f75d97820 .part L_0000021f75d98cc0, 0, 32;
L_0000021f75d982c0 .part L_0000021f75df1530, 0, 6;
L_0000021f75d980e0 .functor MUXZ 6, L_0000021f75d982c0, L_0000021f75d996b0, L_0000021f75d24bd0, C4<>;
L_0000021f75d98680 .part L_0000021f75df1530, 0, 26;
L_0000021f75d976e0 .concat [ 26 32 0 0], L_0000021f75d98680, L_0000021f75d99740;
L_0000021f75d98360 .functor MUXZ 58, L_0000021f75d976e0, L_0000021f75d996f8, L_0000021f75d24c40, C4<>;
L_0000021f75d97500 .part L_0000021f75d98360, 0, 32;
L_0000021f75d98720 .arith/sum 32, v0000021f75d91800_0, L_0000021f75d99788;
L_0000021f75d97780 .cmp/eq 6, L_0000021f75d97aa0, L_0000021f75d997d0;
L_0000021f75d978c0 .cmp/eq 6, L_0000021f75d97aa0, L_0000021f75d99818;
L_0000021f75d98d60 .concat [ 32 16 0 0], L_0000021f75d97500, L_0000021f75d99860;
L_0000021f75df3330 .concat [ 6 26 0 0], L_0000021f75d97aa0, L_0000021f75d998a8;
L_0000021f75df1df0 .cmp/eq 32, L_0000021f75df3330, L_0000021f75d998f0;
L_0000021f75df2a70 .cmp/eq 6, L_0000021f75d980e0, L_0000021f75d99938;
L_0000021f75df2070 .concat [ 32 16 0 0], L_0000021f75d249a0, L_0000021f75d99980;
L_0000021f75df1850 .concat [ 32 16 0 0], v0000021f75d91800_0, L_0000021f75d999c8;
L_0000021f75df2110 .part L_0000021f75d98040, 15, 1;
LS_0000021f75df21b0_0_0 .concat [ 1 1 1 1], L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110;
LS_0000021f75df21b0_0_4 .concat [ 1 1 1 1], L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110;
LS_0000021f75df21b0_0_8 .concat [ 1 1 1 1], L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110;
LS_0000021f75df21b0_0_12 .concat [ 1 1 1 1], L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110;
LS_0000021f75df21b0_0_16 .concat [ 1 1 1 1], L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110;
LS_0000021f75df21b0_0_20 .concat [ 1 1 1 1], L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110;
LS_0000021f75df21b0_0_24 .concat [ 1 1 1 1], L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110;
LS_0000021f75df21b0_0_28 .concat [ 1 1 1 1], L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110, L_0000021f75df2110;
LS_0000021f75df21b0_1_0 .concat [ 4 4 4 4], LS_0000021f75df21b0_0_0, LS_0000021f75df21b0_0_4, LS_0000021f75df21b0_0_8, LS_0000021f75df21b0_0_12;
LS_0000021f75df21b0_1_4 .concat [ 4 4 4 4], LS_0000021f75df21b0_0_16, LS_0000021f75df21b0_0_20, LS_0000021f75df21b0_0_24, LS_0000021f75df21b0_0_28;
L_0000021f75df21b0 .concat [ 16 16 0 0], LS_0000021f75df21b0_1_0, LS_0000021f75df21b0_1_4;
L_0000021f75df1670 .concat [ 16 32 0 0], L_0000021f75d98040, L_0000021f75df21b0;
L_0000021f75df2d90 .arith/sum 48, L_0000021f75df1850, L_0000021f75df1670;
L_0000021f75df2250 .functor MUXZ 48, L_0000021f75df2d90, L_0000021f75df2070, L_0000021f75d248c0, C4<>;
L_0000021f75df2bb0 .functor MUXZ 48, L_0000021f75df2250, L_0000021f75d98d60, L_0000021f75d24a80, C4<>;
L_0000021f75df1cb0 .part L_0000021f75df2bb0, 0, 32;
L_0000021f75df18f0 .cmp/eq 2, v0000021f75d8ade0_0, L_0000021f75d99a10;
L_0000021f75df2cf0 .cmp/eq 2, v0000021f75d8ade0_0, L_0000021f75d99a58;
L_0000021f75df22f0 .cmp/eq 2, v0000021f75d8ade0_0, L_0000021f75d99aa0;
L_0000021f75df2890 .functor MUXZ 32, L_0000021f75d99b30, L_0000021f75d99ae8, L_0000021f75df22f0, C4<>;
L_0000021f75df1f30 .functor MUXZ 32, L_0000021f75df2890, L_0000021f75df1cb0, L_0000021f75df2cf0, C4<>;
L_0000021f75df2e30 .functor MUXZ 32, L_0000021f75df1f30, L_0000021f75d98720, L_0000021f75df18f0, C4<>;
L_0000021f75df1530 .functor MUXZ 32, L_0000021f75d24d20, L_0000021f75d99bc0, L_0000021f75d24690, C4<>;
L_0000021f75df1b70 .cmp/eq 6, L_0000021f75d97aa0, L_0000021f75d99c98;
L_0000021f75df2610 .cmp/eq 6, L_0000021f75d97aa0, L_0000021f75d99ce0;
L_0000021f75df24d0 .cmp/eq 6, L_0000021f75d97aa0, L_0000021f75d99d28;
L_0000021f75df3010 .concat [ 16 16 0 0], L_0000021f75d98040, L_0000021f75d99d70;
L_0000021f75df17b0 .part L_0000021f75d98040, 15, 1;
LS_0000021f75df2930_0_0 .concat [ 1 1 1 1], L_0000021f75df17b0, L_0000021f75df17b0, L_0000021f75df17b0, L_0000021f75df17b0;
LS_0000021f75df2930_0_4 .concat [ 1 1 1 1], L_0000021f75df17b0, L_0000021f75df17b0, L_0000021f75df17b0, L_0000021f75df17b0;
LS_0000021f75df2930_0_8 .concat [ 1 1 1 1], L_0000021f75df17b0, L_0000021f75df17b0, L_0000021f75df17b0, L_0000021f75df17b0;
LS_0000021f75df2930_0_12 .concat [ 1 1 1 1], L_0000021f75df17b0, L_0000021f75df17b0, L_0000021f75df17b0, L_0000021f75df17b0;
L_0000021f75df2930 .concat [ 4 4 4 4], LS_0000021f75df2930_0_0, LS_0000021f75df2930_0_4, LS_0000021f75df2930_0_8, LS_0000021f75df2930_0_12;
L_0000021f75df1990 .concat [ 16 16 0 0], L_0000021f75d98040, L_0000021f75df2930;
L_0000021f75df2f70 .functor MUXZ 32, L_0000021f75df1990, L_0000021f75df3010, L_0000021f75d24230, C4<>;
L_0000021f75df2c50 .concat [ 6 26 0 0], L_0000021f75d97aa0, L_0000021f75d99db8;
L_0000021f75df27f0 .cmp/eq 32, L_0000021f75df2c50, L_0000021f75d99e00;
L_0000021f75df1a30 .cmp/eq 6, L_0000021f75d980e0, L_0000021f75d99e48;
L_0000021f75df30b0 .cmp/eq 6, L_0000021f75d980e0, L_0000021f75d99e90;
L_0000021f75df26b0 .cmp/eq 6, L_0000021f75d97aa0, L_0000021f75d99ed8;
L_0000021f75df2750 .functor MUXZ 32, L_0000021f75df2f70, L_0000021f75d99f20, L_0000021f75df26b0, C4<>;
L_0000021f75df3150 .functor MUXZ 32, L_0000021f75df2750, L_0000021f75d97820, L_0000021f75d242a0, C4<>;
L_0000021f75df2b10 .concat [ 6 26 0 0], L_0000021f75d97aa0, L_0000021f75d99f68;
L_0000021f75df31f0 .cmp/eq 32, L_0000021f75df2b10, L_0000021f75d99fb0;
L_0000021f75df3290 .cmp/eq 6, L_0000021f75d980e0, L_0000021f75d99ff8;
L_0000021f75df1ad0 .cmp/eq 6, L_0000021f75d980e0, L_0000021f75d9a040;
L_0000021f75df1e90 .cmp/eq 6, L_0000021f75d97aa0, L_0000021f75d9a088;
L_0000021f75df1fd0 .functor MUXZ 32, L_0000021f75d249a0, v0000021f75d91800_0, L_0000021f75df1e90, C4<>;
L_0000021f75df7cd0 .functor MUXZ 32, L_0000021f75df1fd0, L_0000021f75d24af0, L_0000021f75d24460, C4<>;
S_0000021f75c12450 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021f75c7e590 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021f75d24310 .functor NOT 1, v0000021f75cab8e0_0, C4<0>, C4<0>, C4<0>;
v0000021f75cabde0_0 .net *"_ivl_0", 0 0, L_0000021f75d24310;  1 drivers
v0000021f75caa300_0 .net "in1", 31 0, L_0000021f75d24af0;  alias, 1 drivers
v0000021f75caa940_0 .net "in2", 31 0, L_0000021f75df3150;  alias, 1 drivers
v0000021f75caa580_0 .net "out", 31 0, L_0000021f75df29d0;  alias, 1 drivers
v0000021f75caabc0_0 .net "s", 0 0, v0000021f75cab8e0_0;  alias, 1 drivers
L_0000021f75df29d0 .functor MUXZ 32, L_0000021f75df3150, L_0000021f75d24af0, L_0000021f75d24310, C4<>;
S_0000021f75c125e0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000021f75d89010 .param/l "RType" 0 4 2, C4<000000>;
P_0000021f75d89048 .param/l "add" 0 4 5, C4<100000>;
P_0000021f75d89080 .param/l "addi" 0 4 8, C4<001000>;
P_0000021f75d890b8 .param/l "addu" 0 4 5, C4<100001>;
P_0000021f75d890f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000021f75d89128 .param/l "andi" 0 4 8, C4<001100>;
P_0000021f75d89160 .param/l "beq" 0 4 10, C4<000100>;
P_0000021f75d89198 .param/l "bne" 0 4 10, C4<000101>;
P_0000021f75d891d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021f75d89208 .param/l "j" 0 4 12, C4<000010>;
P_0000021f75d89240 .param/l "jal" 0 4 12, C4<000011>;
P_0000021f75d89278 .param/l "jr" 0 4 6, C4<001000>;
P_0000021f75d892b0 .param/l "lw" 0 4 8, C4<100011>;
P_0000021f75d892e8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021f75d89320 .param/l "or_" 0 4 5, C4<100101>;
P_0000021f75d89358 .param/l "ori" 0 4 8, C4<001101>;
P_0000021f75d89390 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021f75d893c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000021f75d89400 .param/l "slt" 0 4 5, C4<101010>;
P_0000021f75d89438 .param/l "slti" 0 4 8, C4<101010>;
P_0000021f75d89470 .param/l "srl" 0 4 6, C4<000010>;
P_0000021f75d894a8 .param/l "sub" 0 4 5, C4<100010>;
P_0000021f75d894e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000021f75d89518 .param/l "sw" 0 4 8, C4<101011>;
P_0000021f75d89550 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021f75d89588 .param/l "xori" 0 4 8, C4<001110>;
v0000021f75cab2a0_0 .var "ALUOp", 3 0;
v0000021f75cab8e0_0 .var "ALUSrc", 0 0;
v0000021f75caac60_0 .var "MemReadEn", 0 0;
v0000021f75caa3a0_0 .var "MemWriteEn", 0 0;
v0000021f75cabe80_0 .var "MemtoReg", 0 0;
v0000021f75caae40_0 .var "RegDst", 0 0;
v0000021f75caad00_0 .var "RegWriteEn", 0 0;
v0000021f75cab020_0 .net "funct", 5 0, L_0000021f75d980e0;  alias, 1 drivers
v0000021f75caa6c0_0 .var "hlt", 0 0;
v0000021f75caa440_0 .net "opcode", 5 0, L_0000021f75d97aa0;  alias, 1 drivers
v0000021f75caa760_0 .net "rst", 0 0, v0000021f75d98fe0_0;  alias, 1 drivers
E_0000021f75c7e890 .event anyedge, v0000021f75caa760_0, v0000021f75caa440_0, v0000021f75cab020_0;
S_0000021f75c10a90 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000021f75d24d20 .functor BUFZ 32, L_0000021f75df1c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f75cab160 .array "InstMem", 0 1023, 31 0;
v0000021f75caa120_0 .net *"_ivl_0", 31 0, L_0000021f75df1c10;  1 drivers
v0000021f75caa1c0_0 .net *"_ivl_3", 9 0, L_0000021f75df2570;  1 drivers
v0000021f75caa8a0_0 .net *"_ivl_4", 11 0, L_0000021f75df1490;  1 drivers
L_0000021f75d99b78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f75caa9e0_0 .net *"_ivl_7", 1 0, L_0000021f75d99b78;  1 drivers
v0000021f75caaa80_0 .net "address", 31 0, v0000021f75d91800_0;  alias, 1 drivers
v0000021f75caaee0_0 .var/i "i", 31 0;
v0000021f75cab200_0 .net "q", 31 0, L_0000021f75d24d20;  alias, 1 drivers
L_0000021f75df1c10 .array/port v0000021f75cab160, L_0000021f75df1490;
L_0000021f75df2570 .part v0000021f75d91800_0, 0, 10;
L_0000021f75df1490 .concat [ 10 2 0 0], L_0000021f75df2570, L_0000021f75d99b78;
S_0000021f75c10c20 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000021f75d249a0 .functor BUFZ 32, L_0000021f75df2390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021f75d24af0 .functor BUFZ 32, L_0000021f75df1710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f75d8a3e0_1 .array/port v0000021f75d8a3e0, 1;
L_0000021f75d241c0 .functor BUFZ 32, v0000021f75d8a3e0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f75d8a3e0_2 .array/port v0000021f75d8a3e0, 2;
L_0000021f75d24ee0 .functor BUFZ 32, v0000021f75d8a3e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f75d8a3e0_3 .array/port v0000021f75d8a3e0, 3;
L_0000021f75d24fc0 .functor BUFZ 32, v0000021f75d8a3e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f75d8a3e0_4 .array/port v0000021f75d8a3e0, 4;
L_0000021f75d24a10 .functor BUFZ 32, v0000021f75d8a3e0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f75d8a3e0_5 .array/port v0000021f75d8a3e0, 5;
L_0000021f75d240e0 .functor BUFZ 32, v0000021f75d8a3e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f75d8a3e0_6 .array/port v0000021f75d8a3e0, 6;
L_0000021f75d24620 .functor BUFZ 32, v0000021f75d8a3e0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f75c5bd20_0 .net *"_ivl_0", 31 0, L_0000021f75df2390;  1 drivers
v0000021f75d8a340_0 .net *"_ivl_10", 6 0, L_0000021f75df2430;  1 drivers
L_0000021f75d99c50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f75d89d00_0 .net *"_ivl_13", 1 0, L_0000021f75d99c50;  1 drivers
v0000021f75d89760_0 .net *"_ivl_2", 6 0, L_0000021f75df15d0;  1 drivers
L_0000021f75d99c08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f75d89940_0 .net *"_ivl_5", 1 0, L_0000021f75d99c08;  1 drivers
v0000021f75d8ab60_0 .net *"_ivl_8", 31 0, L_0000021f75df1710;  1 drivers
v0000021f75d8a0c0_0 .net "clk", 0 0, L_0000021f75d24930;  alias, 1 drivers
v0000021f75d8aa20_0 .var/i "i", 31 0;
v0000021f75d8a5c0_0 .net "readData1", 31 0, L_0000021f75d249a0;  alias, 1 drivers
v0000021f75d89a80_0 .net "readData2", 31 0, L_0000021f75d24af0;  alias, 1 drivers
v0000021f75d89b20_0 .net "readRegister1", 4 0, L_0000021f75d97be0;  alias, 1 drivers
v0000021f75d89ee0_0 .net "readRegister2", 4 0, L_0000021f75d97dc0;  alias, 1 drivers
v0000021f75d8a3e0 .array "registers", 31 0, 31 0;
v0000021f75d8ae80_0 .net "regs0", 31 0, L_0000021f75d241c0;  alias, 1 drivers
v0000021f75d8aac0_0 .net "regs1", 31 0, L_0000021f75d24ee0;  alias, 1 drivers
v0000021f75d898a0_0 .net "regs2", 31 0, L_0000021f75d24fc0;  alias, 1 drivers
v0000021f75d8a200_0 .net "regs3", 31 0, L_0000021f75d24a10;  alias, 1 drivers
v0000021f75d8a840_0 .net "regs4", 31 0, L_0000021f75d240e0;  alias, 1 drivers
v0000021f75d89bc0_0 .net "regs5", 31 0, L_0000021f75d24620;  alias, 1 drivers
v0000021f75d8a480_0 .net "rst", 0 0, v0000021f75d98fe0_0;  alias, 1 drivers
v0000021f75d89c60_0 .net "we", 0 0, v0000021f75caad00_0;  alias, 1 drivers
v0000021f75d8a520_0 .net "writeData", 31 0, L_0000021f75df7e10;  alias, 1 drivers
v0000021f75d8a660_0 .net "writeRegister", 4 0, L_0000021f75df2ed0;  alias, 1 drivers
E_0000021f75c7ebd0/0 .event negedge, v0000021f75caa760_0;
E_0000021f75c7ebd0/1 .event posedge, v0000021f75d8a0c0_0;
E_0000021f75c7ebd0 .event/or E_0000021f75c7ebd0/0, E_0000021f75c7ebd0/1;
L_0000021f75df2390 .array/port v0000021f75d8a3e0, L_0000021f75df15d0;
L_0000021f75df15d0 .concat [ 5 2 0 0], L_0000021f75d97be0, L_0000021f75d99c08;
L_0000021f75df1710 .array/port v0000021f75d8a3e0, L_0000021f75df2430;
L_0000021f75df2430 .concat [ 5 2 0 0], L_0000021f75d97dc0, L_0000021f75d99c50;
S_0000021f75bfd7d0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000021f75c10c20;
 .timescale 0 0;
v0000021f75c5b460_0 .var/i "i", 31 0;
S_0000021f75bfd960 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000021f75c7f710 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000021f75d24e70 .functor NOT 1, v0000021f75caae40_0, C4<0>, C4<0>, C4<0>;
v0000021f75d8aca0_0 .net *"_ivl_0", 0 0, L_0000021f75d24e70;  1 drivers
v0000021f75d8a8e0_0 .net "in1", 4 0, L_0000021f75d97dc0;  alias, 1 drivers
v0000021f75d89800_0 .net "in2", 4 0, L_0000021f75d98400;  alias, 1 drivers
v0000021f75d8afc0_0 .net "out", 4 0, L_0000021f75df2ed0;  alias, 1 drivers
v0000021f75d8af20_0 .net "s", 0 0, v0000021f75caae40_0;  alias, 1 drivers
L_0000021f75df2ed0 .functor MUXZ 5, L_0000021f75d98400, L_0000021f75d97dc0, L_0000021f75d24e70, C4<>;
S_0000021f75c459e0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021f75c7f590 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021f75c49840 .functor NOT 1, v0000021f75cabe80_0, C4<0>, C4<0>, C4<0>;
v0000021f75d8b060_0 .net *"_ivl_0", 0 0, L_0000021f75c49840;  1 drivers
v0000021f75d8a700_0 .net "in1", 31 0, v0000021f75d8a020_0;  alias, 1 drivers
v0000021f75d8a7a0_0 .net "in2", 31 0, v0000021f75d91580_0;  alias, 1 drivers
v0000021f75d8a980_0 .net "out", 31 0, L_0000021f75df7e10;  alias, 1 drivers
v0000021f75d89f80_0 .net "s", 0 0, v0000021f75cabe80_0;  alias, 1 drivers
L_0000021f75df7e10 .functor MUXZ 32, v0000021f75d91580_0, v0000021f75d8a020_0, L_0000021f75c49840, C4<>;
S_0000021f75c45b70 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000021f75bf6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000021f75bf6b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000021f75bf6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000021f75bf6b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000021f75bf6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000021f75bf6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000021f75bf6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000021f75bf6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000021f75bf6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000021f75bf6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000021f75bf6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000021f75bf6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000021f75d9a0d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f75d899e0_0 .net/2u *"_ivl_0", 31 0, L_0000021f75d9a0d0;  1 drivers
v0000021f75d8a2a0_0 .net "opSel", 3 0, v0000021f75cab2a0_0;  alias, 1 drivers
v0000021f75d89e40_0 .net "operand1", 31 0, L_0000021f75df7cd0;  alias, 1 drivers
v0000021f75d8ac00_0 .net "operand2", 31 0, L_0000021f75df29d0;  alias, 1 drivers
v0000021f75d8a020_0 .var "result", 31 0;
v0000021f75d8ad40_0 .net "zero", 0 0, L_0000021f75df8f90;  alias, 1 drivers
E_0000021f75c7efd0 .event anyedge, v0000021f75cab2a0_0, v0000021f75d89e40_0, v0000021f75caa580_0;
L_0000021f75df8f90 .cmp/eq 32, v0000021f75d8a020_0, L_0000021f75d9a0d0;
S_0000021f75bf6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000021f75d8d5f0 .param/l "RType" 0 4 2, C4<000000>;
P_0000021f75d8d628 .param/l "add" 0 4 5, C4<100000>;
P_0000021f75d8d660 .param/l "addi" 0 4 8, C4<001000>;
P_0000021f75d8d698 .param/l "addu" 0 4 5, C4<100001>;
P_0000021f75d8d6d0 .param/l "and_" 0 4 5, C4<100100>;
P_0000021f75d8d708 .param/l "andi" 0 4 8, C4<001100>;
P_0000021f75d8d740 .param/l "beq" 0 4 10, C4<000100>;
P_0000021f75d8d778 .param/l "bne" 0 4 10, C4<000101>;
P_0000021f75d8d7b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021f75d8d7e8 .param/l "j" 0 4 12, C4<000010>;
P_0000021f75d8d820 .param/l "jal" 0 4 12, C4<000011>;
P_0000021f75d8d858 .param/l "jr" 0 4 6, C4<001000>;
P_0000021f75d8d890 .param/l "lw" 0 4 8, C4<100011>;
P_0000021f75d8d8c8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021f75d8d900 .param/l "or_" 0 4 5, C4<100101>;
P_0000021f75d8d938 .param/l "ori" 0 4 8, C4<001101>;
P_0000021f75d8d970 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021f75d8d9a8 .param/l "sll" 0 4 6, C4<000000>;
P_0000021f75d8d9e0 .param/l "slt" 0 4 5, C4<101010>;
P_0000021f75d8da18 .param/l "slti" 0 4 8, C4<101010>;
P_0000021f75d8da50 .param/l "srl" 0 4 6, C4<000010>;
P_0000021f75d8da88 .param/l "sub" 0 4 5, C4<100010>;
P_0000021f75d8dac0 .param/l "subu" 0 4 5, C4<100011>;
P_0000021f75d8daf8 .param/l "sw" 0 4 8, C4<101011>;
P_0000021f75d8db30 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021f75d8db68 .param/l "xori" 0 4 8, C4<001110>;
v0000021f75d8ade0_0 .var "PCsrc", 1 0;
v0000021f75d8b100_0 .net "excep_flag", 0 0, o0000021f75d2f278;  alias, 0 drivers
v0000021f75d8b2e0_0 .net "funct", 5 0, L_0000021f75d980e0;  alias, 1 drivers
v0000021f75d8b1a0_0 .net "opcode", 5 0, L_0000021f75d97aa0;  alias, 1 drivers
v0000021f75d8a160_0 .net "operand1", 31 0, L_0000021f75d249a0;  alias, 1 drivers
v0000021f75d89da0_0 .net "operand2", 31 0, L_0000021f75df29d0;  alias, 1 drivers
v0000021f75d8b240_0 .net "rst", 0 0, v0000021f75d98fe0_0;  alias, 1 drivers
E_0000021f75c7edd0/0 .event anyedge, v0000021f75caa760_0, v0000021f75d8b100_0, v0000021f75caa440_0, v0000021f75d8a5c0_0;
E_0000021f75c7edd0/1 .event anyedge, v0000021f75caa580_0, v0000021f75cab020_0;
E_0000021f75c7edd0 .event/or E_0000021f75c7edd0/0, E_0000021f75c7edd0/1;
S_0000021f75c29e10 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000021f75d8b380 .array "DataMem", 0 1023, 31 0;
v0000021f75d8b420_0 .net "address", 31 0, v0000021f75d8a020_0;  alias, 1 drivers
v0000021f75d8b4c0_0 .net "clock", 0 0, L_0000021f75d24930;  alias, 1 drivers
v0000021f75d89620_0 .net "data", 31 0, L_0000021f75d24af0;  alias, 1 drivers
v0000021f75d896c0_0 .var/i "i", 31 0;
v0000021f75d91580_0 .var "q", 31 0;
v0000021f75d91c60_0 .net "rden", 0 0, v0000021f75caac60_0;  alias, 1 drivers
v0000021f75d92200_0 .net "wren", 0 0, v0000021f75caa3a0_0;  alias, 1 drivers
E_0000021f75c7f050 .event negedge, v0000021f75d8a0c0_0;
S_0000021f75c29fa0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000021f75caed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000021f75c7f250 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000021f75d91120_0 .net "PCin", 31 0, L_0000021f75df2e30;  alias, 1 drivers
v0000021f75d91800_0 .var "PCout", 31 0;
v0000021f75d920c0_0 .net "clk", 0 0, L_0000021f75d24930;  alias, 1 drivers
v0000021f75d914e0_0 .net "rst", 0 0, v0000021f75d98fe0_0;  alias, 1 drivers
    .scope S_0000021f75bf6da0;
T_0 ;
    %wait E_0000021f75c7edd0;
    %load/vec4 v0000021f75d8b240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f75d8ade0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021f75d8b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f75d8ade0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000021f75d8b1a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000021f75d8a160_0;
    %load/vec4 v0000021f75d89da0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000021f75d8b1a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000021f75d8a160_0;
    %load/vec4 v0000021f75d89da0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000021f75d8b1a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000021f75d8b1a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000021f75d8b1a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000021f75d8b2e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f75d8ade0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f75d8ade0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021f75c29fa0;
T_1 ;
    %wait E_0000021f75c7ebd0;
    %load/vec4 v0000021f75d914e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021f75d91800_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021f75d91120_0;
    %assign/vec4 v0000021f75d91800_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021f75c10a90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f75caaee0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000021f75caaee0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021f75caaee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %load/vec4 v0000021f75caaee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f75caaee0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75cab160, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000021f75c125e0;
T_3 ;
    %wait E_0000021f75c7e890;
    %load/vec4 v0000021f75caa760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000021f75caa6c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021f75caad00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021f75caa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021f75cabe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021f75caac60_0, 0;
    %assign/vec4 v0000021f75caae40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000021f75caa6c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000021f75cab2a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000021f75cab8e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021f75caad00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021f75caa3a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021f75cabe80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021f75caac60_0, 0, 1;
    %store/vec4 v0000021f75caae40_0, 0, 1;
    %load/vec4 v0000021f75caa440_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caa6c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caae40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caad00_0, 0;
    %load/vec4 v0000021f75cab020_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caad00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caae40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f75caae40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caad00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caad00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caad00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caad00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caac60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caad00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cabe80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75caa3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f75cab8e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021f75cab2a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021f75c10c20;
T_4 ;
    %wait E_0000021f75c7ebd0;
    %fork t_1, S_0000021f75bfd7d0;
    %jmp t_0;
    .scope S_0000021f75bfd7d0;
t_1 ;
    %load/vec4 v0000021f75d8a480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f75c5b460_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000021f75c5b460_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021f75c5b460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8a3e0, 0, 4;
    %load/vec4 v0000021f75c5b460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f75c5b460_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021f75d89c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000021f75d8a520_0;
    %load/vec4 v0000021f75d8a660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8a3e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8a3e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000021f75c10c20;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021f75c10c20;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f75d8aa20_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000021f75d8aa20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000021f75d8aa20_0;
    %ix/getv/s 4, v0000021f75d8aa20_0;
    %load/vec4a v0000021f75d8a3e0, 4;
    %ix/getv/s 4, v0000021f75d8aa20_0;
    %load/vec4a v0000021f75d8a3e0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021f75d8aa20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f75d8aa20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000021f75c45b70;
T_6 ;
    %wait E_0000021f75c7efd0;
    %load/vec4 v0000021f75d8a2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000021f75d89e40_0;
    %load/vec4 v0000021f75d8ac00_0;
    %add;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000021f75d89e40_0;
    %load/vec4 v0000021f75d8ac00_0;
    %sub;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000021f75d89e40_0;
    %load/vec4 v0000021f75d8ac00_0;
    %and;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000021f75d89e40_0;
    %load/vec4 v0000021f75d8ac00_0;
    %or;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000021f75d89e40_0;
    %load/vec4 v0000021f75d8ac00_0;
    %xor;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000021f75d89e40_0;
    %load/vec4 v0000021f75d8ac00_0;
    %or;
    %inv;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000021f75d89e40_0;
    %load/vec4 v0000021f75d8ac00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000021f75d8ac00_0;
    %load/vec4 v0000021f75d89e40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000021f75d89e40_0;
    %ix/getv 4, v0000021f75d8ac00_0;
    %shiftl 4;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000021f75d89e40_0;
    %ix/getv 4, v0000021f75d8ac00_0;
    %shiftr 4;
    %assign/vec4 v0000021f75d8a020_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021f75c29e10;
T_7 ;
    %wait E_0000021f75c7f050;
    %load/vec4 v0000021f75d91c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021f75d8b420_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021f75d8b380, 4;
    %assign/vec4 v0000021f75d91580_0, 0;
T_7.0 ;
    %load/vec4 v0000021f75d92200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000021f75d89620_0;
    %ix/getv 3, v0000021f75d8b420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021f75c29e10;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f75d8b380, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000021f75c29e10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f75d896c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000021f75d896c0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000021f75d896c0_0;
    %load/vec4a v0000021f75d8b380, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v0000021f75d896c0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021f75d896c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f75d896c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000021f75caed50;
T_10 ;
    %wait E_0000021f75c7ebd0;
    %load/vec4 v0000021f75d98860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021f75d958c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021f75d958c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021f75d958c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021f75cae050;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f75d97e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f75d98fe0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000021f75cae050;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000021f75d97e60_0;
    %inv;
    %assign/vec4 v0000021f75d97e60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021f75cae050;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f75d98fe0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f75d98fe0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000021f75d98ea0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
