Info: Generated by version: 22.4 build 94
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\pio_8bit.ip --synthesis=VERILOG --output-directory=C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\pio_8bit --family="Arria 10" --part=10AX115S3F45E2SGE3
Info: pio_8bit: "Transforming system: pio_8bit"
Info: pio_8bit: "Naming system components in system: pio_8bit"
Info: pio_8bit: "Processing generation queue"
Info: pio_8bit: "Generating: pio_8bit"
Info: pio_8bit: "Generating: pio_8bit_altera_avalon_pio_1920_5tol3wi"
Info: pio_8bit: Starting RTL generation for module 'pio_8bit_altera_avalon_pio_1920_5tol3wi'
Info: pio_8bit:   Generation command is [exec C:/intelfpga_pro/22.4/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/22.4/quartus/bin64//perl/lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pio_8bit_altera_avalon_pio_1920_5tol3wi --dir=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0007_pio_8bit_gen/ --quartus_dir=C:/intelfpga_pro/22.4/quartus --verilog --config=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0007_pio_8bit_gen//pio_8bit_altera_avalon_pio_1920_5tol3wi_component_configuration.pl  --do_build_sim=0  ]
Info: pio_8bit: Done RTL generation for module 'pio_8bit_altera_avalon_pio_1920_5tol3wi'
Info: pio_8bit: Done "pio_8bit" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
