static int T_1 F_1 ( void )\r\n{\r\nreturn F_2 ( V_1 ,\r\nF_3 ( V_1 ) ) ;\r\n}\r\nvoid T_1 F_4 ( void )\r\n{\r\nF_5 ( V_1 ,\r\nF_3 ( V_1 ) ) ;\r\n}\r\nvoid T_1 F_6 ( int V_2 )\r\n{\r\nint V_3 = 0 ;\r\nswitch ( V_2 ) {\r\ncase V_4 :\r\nV_3 |= F_7 ( V_5 , V_6 . V_7 ) ;\r\nV_3 |= F_7 ( V_8 , V_6 . V_7 ) ;\r\nV_3 |= F_7 ( V_9 , V_6 . V_7 ) ;\r\nV_3 |= F_7 ( V_10 , V_6 . V_7 ) ;\r\nif ( F_8 ( V_3 ) ) {\r\nF_9 ( L_1 ) ;\r\nreturn;\r\n}\r\nF_10 ( & V_6 ) ;\r\nbreak;\r\ncase V_11 :\r\nV_3 |= F_7 ( V_12 , V_13 . V_7 ) ;\r\nV_3 |= F_7 ( V_14 , V_13 . V_7 ) ;\r\nV_3 |= F_7 ( V_15 , V_13 . V_7 ) ;\r\nV_3 |= F_7 ( V_16 , V_13 . V_7 ) ;\r\nif ( F_8 ( V_3 ) ) {\r\nF_9 ( L_2 ) ;\r\nreturn;\r\n}\r\nF_10 ( & V_13 ) ;\r\nbreak;\r\ndefault:\r\nF_11 () ;\r\n}\r\n}\r\nvoid T_1 F_12 ( void )\r\n{\r\nF_13 ( V_17 , F_3 ( V_17 ) ) ;\r\nF_13 ( V_18 , F_3 ( V_18 ) ) ;\r\nF_10 ( & V_19 ) ;\r\n}\r\nvoid T_1 F_14 ( void )\r\n{\r\nunsigned int V_20 = 1 ;\r\nF_15 ( V_20 ++ , 0x145f0000 , 0x14610000 ) ;\r\n#if 0\r\nsetup_bootmem_node(nid++, 0x14df0000, 0x14e10000);\r\nsetup_bootmem_node(nid++, 0x155f0000, 0x15610000);\r\nsetup_bootmem_node(nid++, 0x15df0000, 0x15e10000);\r\n#endif\r\nF_15 ( V_20 ++ , 0x16000000 , 0x16020000 ) ;\r\n}
