

================================================================
== Vitis HLS Report for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'
================================================================
* Date:           Thu Oct 30 18:13:13 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tile_n_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tile_n_0"   --->   Operation 13 'read' 'tile_n_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tile_n_0_cast = zext i8 %tile_n_0_read"   --->   Operation 14 'zext' 'tile_n_0_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.11ns)   --->   "%mul = mul i17 %tile_n_0_cast, i17 274"   --->   Operation 15 'mul' 'mul' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul, i32 12, i32 16"   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [12/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 17 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 18 [11/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 18 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 19 [10/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 19 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 20 [9/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 20 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.87>
ST_5 : Operation 21 [8/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 21 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 22 [7/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 22 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.87>
ST_7 : Operation 23 [6/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 23 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.87>
ST_8 : Operation 24 [5/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 24 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.87>
ST_9 : Operation 25 [4/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 25 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.87>
ST_10 : Operation 26 [3/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 26 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.87>
ST_11 : Operation 27 [2/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 27 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.21>
ST_12 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i5 %tmp" [src/srcnn.cpp:109]   --->   Operation 28 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp, i4 0" [src/srcnn.cpp:109]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.77ns)   --->   "%pixel_h = add i9 %shl_ln, i9 %zext_ln109" [src/srcnn.cpp:109]   --->   Operation 30 'add' 'pixel_h' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 31 [1/12] (1.87ns)   --->   "%rem_urem = urem i8 %tile_n_0_read, i8 15"   --->   Operation 31 'urem' 'rem_urem' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node pixel_w)   --->   "%shl_ln110 = shl i8 %rem_urem, i8 4" [src/srcnn.cpp:110]   --->   Operation 32 'shl' 'shl_ln110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.33ns) (out node of the LUT)   --->   "%pixel_w = or i8 %shl_ln110, i8 %rem_urem" [src/srcnn.cpp:110]   --->   Operation 33 'or' 'pixel_w' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%mrv = insertvalue i17 <undef>, i8 %pixel_w" [src/srcnn.cpp:110]   --->   Operation 34 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i17 %mrv, i9 %pixel_h" [src/srcnn.cpp:110]   --->   Operation 35 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln110 = ret i17 %mrv_1" [src/srcnn.cpp:110]   --->   Operation 36 'ret' 'ret_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tile_n_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tile_n_0_read (read          ) [ 0011111111111]
tile_n_0_cast (zext          ) [ 0000000000000]
mul           (mul           ) [ 0000000000000]
tmp           (partselect    ) [ 0011111111111]
zext_ln109    (zext          ) [ 0000000000000]
shl_ln        (bitconcatenate) [ 0000000000000]
pixel_h       (add           ) [ 0000000000000]
rem_urem      (urem          ) [ 0000000000000]
shl_ln110     (shl           ) [ 0000000000000]
pixel_w       (or            ) [ 0000000000000]
mrv           (insertvalue   ) [ 0000000000000]
mrv_1         (insertvalue   ) [ 0000000000000]
ret_ln110     (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tile_n_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_n_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="tile_n_0_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="8" slack="0"/>
<pin id="24" dir="0" index="1" bw="8" slack="0"/>
<pin id="25" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_n_0_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="tile_n_0_cast_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tile_n_0_cast/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="mul_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="10" slack="0"/>
<pin id="35" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="5" slack="0"/>
<pin id="40" dir="0" index="1" bw="17" slack="0"/>
<pin id="41" dir="0" index="2" bw="5" slack="0"/>
<pin id="42" dir="0" index="3" bw="6" slack="0"/>
<pin id="43" dir="1" index="4" bw="5" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="5" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem_urem/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln109_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="11"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/12 "/>
</bind>
</comp>

<comp id="57" class="1004" name="shl_ln_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="9" slack="0"/>
<pin id="59" dir="0" index="1" bw="5" slack="11"/>
<pin id="60" dir="0" index="2" bw="1" slack="0"/>
<pin id="61" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="64" class="1004" name="pixel_h_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="9" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_h/12 "/>
</bind>
</comp>

<comp id="70" class="1004" name="shl_ln110_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110/12 "/>
</bind>
</comp>

<comp id="76" class="1004" name="pixel_w_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="pixel_w/12 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mrv_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="17" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/12 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mrv_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="17" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/12 "/>
</bind>
</comp>

<comp id="94" class="1005" name="tile_n_0_read_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="1"/>
<pin id="96" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tile_n_0_read "/>
</bind>
</comp>

<comp id="99" class="1005" name="tmp_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="11"/>
<pin id="101" dir="1" index="1" bw="5" slack="11"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="31"><net_src comp="22" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="28" pin="1"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="32" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="52"><net_src comp="22" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="68"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="54" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="48" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="70" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="48" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="76" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="64" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="22" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="102"><net_src comp="38" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="57" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc : tile_n_0 | {1 }
  - Chain level:
	State 1
		mul : 1
		tmp : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		pixel_h : 1
		shl_ln110 : 1
		pixel_w : 1
		mrv : 1
		mrv_1 : 2
		ret_ln110 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   urem   |         grp_fu_48        |    0    |   106   |    41   |
|----------|--------------------------|---------|---------|---------|
|    mul   |         mul_fu_32        |    0    |    0    |    62   |
|----------|--------------------------|---------|---------|---------|
|    add   |       pixel_h_fu_64      |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|    or    |       pixel_w_fu_76      |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|   read   | tile_n_0_read_read_fu_22 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |    tile_n_0_cast_fu_28   |    0    |    0    |    0    |
|          |     zext_ln109_fu_54     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|         tmp_fu_38        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_57       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    shl   |      shl_ln110_fu_70     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|insertvalue|         mrv_fu_82        |    0    |    0    |    0    |
|          |        mrv_1_fu_88       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |   106   |   127   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|tile_n_0_read_reg_94|    8   |
|     tmp_reg_99     |    5   |
+--------------------+--------+
|        Total       |   13   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_48 |  p0  |   2  |   8  |   16   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   16   ||  0.427  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   106  |   127  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   13   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   119  |   136  |
+-----------+--------+--------+--------+--------+
