data	,	V_2
set_baseclock	,	V_11
soc	,	V_8
"Can't enable cdev1: %d\n"	,	L_5
"pll_a_out0"	,	L_10
set_mclk	,	V_12
"nvidia,tegra30"	,	L_7
dev	,	V_16
TEGRA_ASOC_UTILS_SOC_TEGRA20	,	V_9
clk_put	,	F_11
new_baseclock	,	V_5
ret	,	V_18
clk_pll_a_out0	,	V_14
tegra_asoc_utils_set_rate	,	F_1
mclk	,	V_4
"Can't enable pll_a_out0: %d\n"	,	L_4
clk_cdev1	,	V_13
"Can't set pll_a_out0 rate: %d\n"	,	L_2
PTR_ERR	,	F_10
"cdev1"	,	L_12
"Can't enable pll_a: %d\n"	,	L_3
tegra_asoc_utils_init	,	F_6
of_node	,	V_20
of_machine_is_compatible	,	F_7
device	,	V_17
clk_set_rate	,	F_3
"extern1"	,	L_13
err_put_pll_a	,	V_21
err_put_cdev1	,	V_23
clk_change	,	V_6
"Can't retrieve clk pll_a_out0\n"	,	L_11
"Can't set pll_a rate: %d\n"	,	L_1
"Can't retrieve clk cdev1\n"	,	L_14
dev_err	,	F_4
tegra_asoc_utils_data	,	V_1
"nvidia,tegra20"	,	L_6
srate	,	V_3
"Can't retrieve clk pll_a\n"	,	L_9
clk_prepare_enable	,	F_5
clk_pll_a	,	V_15
tegra_asoc_utils_fini	,	F_12
err	,	V_7
"pll_a"	,	L_8
clk_get_sys	,	F_8
clk_disable_unprepare	,	F_2
EINVAL	,	V_10
TEGRA_ASOC_UTILS_SOC_TEGRA30	,	V_19
err_put_pll_a_out0	,	V_22
IS_ERR	,	F_9
