INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_water_lights
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/»ÆÖ¸±ó/Desktop/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
