{"vcs1":{"timestamp_begin":1740438663.627427172, "rt":1.00, "ut":0.17, "st":0.42}}
{"vcselab":{"timestamp_begin":1740438664.831396377, "rt":0.60, "ut":0.26, "st":0.18}}
{"link":{"timestamp_begin":1740438665.613478705, "rt":0.65, "ut":0.18, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740438662.057627323}
{"VCS_COMP_START_TIME": 1740438662.057627323}
{"VCS_COMP_END_TIME": 1740438666.994713226}
{"VCS_USER_OPTIONS": "/home/lorenzo9/Documents/ChipForge/fib/sim/../hdl/fib.sv /home/lorenzo9/Documents/ChipForge/fib/sim/../hvl/top_tb.sv -full64 -lca -sverilog -timescale=1ns/1ns -debug_acc+all -kdb -debug_access+all -suppress=LCA_FEATURES_ENABLED +incdir+/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver +define+DW_SUPPRESS_WARN -msg_config=../vcs_warn.config -l compile.log -top top_tb -o top_tb"}
{"vcs1": {"peak_mem": 490656}}
{"vcselab": {"peak_mem": 176076}}
