UART design using verilog i have run the code and got expected outputs for the selcted testcases
