{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711996284717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711996284718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 13:31:24 2024 " "Processing started: Mon Apr 01 13:31:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711996284718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996284718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAM_file -c CAM_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAM_file -c CAM_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996284718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711996285377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711996285377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_port.sv 2 2 " "Found 2 design units, including 2 entities, in source file write_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_to_8 " "Found entity 1: Decoder_3_to_8" {  } { { "write_port.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/write_port.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711996302312 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_port " "Found entity 2: write_port" {  } { { "write_port.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/write_port.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711996302312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996302312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_ports_cam.sv 4 4 " "Found 4 design units, including 4 entities, in source file read_ports_cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup " "Found entity 1: Lookup" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711996302316 ""} { "Info" "ISGN_ENTITY_NAME" "2 priority_enc " "Found entity 2: priority_enc" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711996302316 ""} { "Info" "ISGN_ENTITY_NAME" "3 lowest_priority_encoder " "Found entity 3: lowest_priority_encoder" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711996302316 ""} { "Info" "ISGN_ENTITY_NAME" "4 read_ports_cam " "Found entity 4: read_ports_cam" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711996302316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996302316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CAM.sv(6) " "Verilog HDL information at CAM.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "CAM.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711996302319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop_4bit " "Found entity 1: D_Flip_Flop_4bit" {  } { { "CAM.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711996302320 ""} { "Info" "ISGN_ENTITY_NAME" "2 CAM_File " "Found entity 2: CAM_File" {  } { { "CAM.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711996302320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996302320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAM_File " "Elaborating entity \"CAM_File\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711996302365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop_4bit D_Flip_Flop_4bit:reg0 " "Elaborating entity \"D_Flip_Flop_4bit\" for hierarchy \"D_Flip_Flop_4bit:reg0\"" {  } { { "CAM.sv" "reg0" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711996302411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_ports_cam read_ports_cam:read1 " "Elaborating entity \"read_ports_cam\" for hierarchy \"read_ports_cam:read1\"" {  } { { "CAM.sv" "read1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711996302441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup read_ports_cam:read1\|Lookup:l0 " "Elaborating entity \"Lookup\" for hierarchy \"read_ports_cam:read1\|Lookup:l0\"" {  } { { "read_ports_cam.sv" "l0" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711996302464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowest_priority_encoder read_ports_cam:read1\|lowest_priority_encoder:lpe1 " "Elaborating entity \"lowest_priority_encoder\" for hierarchy \"read_ports_cam:read1\|lowest_priority_encoder:lpe1\"" {  } { { "read_ports_cam.sv" "lpe1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711996302483 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "read_ports_cam.sv(31) " "Verilog HDL Case Statement warning at read_ports_cam.sv(31): incomplete case statement has no default case item" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711996302486 "|CAM_File|read_ports_cam:read1|lowest_priority_encoder:lpe1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a read_ports_cam.sv(31) " "Verilog HDL Always Construct warning at read_ports_cam.sv(31): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711996302490 "|CAM_File|read_ports_cam:read1|lowest_priority_encoder:lpe1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "read_ports_cam.sv(31) " "SystemVerilog RTL Coding error at read_ports_cam.sv(31): always_comb construct does not infer purely combinational logic." {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 31 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1711996302491 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] read_ports_cam.sv(31) " "Inferred latch for \"a\[0\]\" at read_ports_cam.sv(31)" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996302492 "|CAM_File|read_ports_cam:read1|lowest_priority_encoder:lpe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] read_ports_cam.sv(31) " "Inferred latch for \"a\[1\]\" at read_ports_cam.sv(31)" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996302492 "|CAM_File|read_ports_cam:read1|lowest_priority_encoder:lpe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] read_ports_cam.sv(31) " "Inferred latch for \"a\[2\]\" at read_ports_cam.sv(31)" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996302493 "|CAM_File|read_ports_cam:read1|lowest_priority_encoder:lpe1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "read_ports_cam:read1\|lowest_priority_encoder:lpe1 " "Can't elaborate user hierarchy \"read_ports_cam:read1\|lowest_priority_encoder:lpe1\"" {  } { { "read_ports_cam.sv" "lpe1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 62 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711996302495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/output_files/CAM_file.map.smsg " "Generated suppressed messages file C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/output_files/CAM_file.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996302559 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711996302678 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 01 13:31:42 2024 " "Processing ended: Mon Apr 01 13:31:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711996302678 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711996302678 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711996302678 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996302678 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711996303472 ""}
