Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu May 18 13:48:01 2023
| Host         : Cygnus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                              Violations  
--------  ----------------  ---------------------------------------  ----------  
TIMING-8  Critical Warning  No common period between related clocks  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 4 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (29)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 15 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.017        0.000                      0                  604        0.093        0.000                      0                  604        4.500        0.000                       0                   345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                            ------------                 ----------      --------------
PIN_SystemClock_100MHz           {0.000 5.000}                10.000          100.000         
  refresh_divider/refresh_clock  {0.000 2099999.925}          4199999.850     0.000           
  vga_sync/vga_sync/temp_clock   {0.000 10.000}               20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
PIN_SystemClock_100MHz                  5.017         0.000                      0                   86         0.104         0.000                      0                   86         4.500         0.000                       0                    87  
  refresh_divider/refresh_clock   4199990.000         0.000                      0                  465         0.093         0.000                      0                  465   2099999.500         0.000                       0                   214  
  vga_sync/vga_sync/temp_clock         16.510         0.000                      0                   53         0.154         0.000                      0                   53         9.500         0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                            WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                            -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
refresh_divider/refresh_clock  PIN_SystemClock_100MHz                7.451         0.000                      0                    1         0.233         0.000                      0                    1  
vga_sync/vga_sync/temp_clock   PIN_SystemClock_100MHz                7.171         0.000                      0                    1         0.616         0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         PIN_SystemClock_100MHz                                        
(none)                         refresh_divider/refresh_clock                                 
(none)                                                        PIN_SystemClock_100MHz         
(none)                                                        refresh_divider/refresh_clock  
(none)                                                        vga_sync/vga_sync/temp_clock   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         refresh_divider/refresh_clock                                 
(none)                         vga_sync/vga_sync/temp_clock                                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PIN_SystemClock_100MHz
  To Clock:  PIN_SystemClock_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 3.335ns (66.886%)  route 1.651ns (33.113%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  refresh_divider/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.775    refresh_divider/cnt_reg[20]_i_1__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  refresh_divider/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    refresh_divider/cnt_reg[24]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  refresh_divider/cnt_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.223    refresh_divider/cnt_reg[28]_i_1__0_n_6
    SLICE_X48Y99         FDCE                                         r  refresh_divider/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  refresh_divider/cnt_reg[29]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y99         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 3.314ns (66.746%)  route 1.651ns (33.254%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  refresh_divider/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.775    refresh_divider/cnt_reg[20]_i_1__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  refresh_divider/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    refresh_divider/cnt_reg[24]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.202 r  refresh_divider/cnt_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.202    refresh_divider/cnt_reg[28]_i_1__0_n_4
    SLICE_X48Y99         FDCE                                         r  refresh_divider/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  refresh_divider/cnt_reg[31]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y99         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 3.240ns (66.243%)  route 1.651ns (33.757%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  refresh_divider/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.775    refresh_divider/cnt_reg[20]_i_1__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  refresh_divider/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    refresh_divider/cnt_reg[24]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  refresh_divider/cnt_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.128    refresh_divider/cnt_reg[28]_i_1__0_n_5
    SLICE_X48Y99         FDCE                                         r  refresh_divider/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  refresh_divider/cnt_reg[30]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y99         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 3.224ns (66.133%)  route 1.651ns (33.867%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  refresh_divider/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.775    refresh_divider/cnt_reg[20]_i_1__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  refresh_divider/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    refresh_divider/cnt_reg[24]_i_1__0_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.112 r  refresh_divider/cnt_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.112    refresh_divider/cnt_reg[28]_i_1__0_n_7
    SLICE_X48Y99         FDCE                                         r  refresh_divider/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  refresh_divider/cnt_reg[28]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y99         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 3.221ns (66.112%)  route 1.651ns (33.888%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  refresh_divider/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.775    refresh_divider/cnt_reg[20]_i_1__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.109 r  refresh_divider/cnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.109    refresh_divider/cnt_reg[24]_i_1__0_n_6
    SLICE_X48Y98         FDCE                                         r  refresh_divider/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  refresh_divider/cnt_reg[25]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y98         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 3.200ns (65.965%)  route 1.651ns (34.035%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  refresh_divider/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.775    refresh_divider/cnt_reg[20]_i_1__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.088 r  refresh_divider/cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.088    refresh_divider/cnt_reg[24]_i_1__0_n_4
    SLICE_X48Y98         FDCE                                         r  refresh_divider/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  refresh_divider/cnt_reg[27]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y98         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 3.126ns (65.438%)  route 1.651ns (34.562%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  refresh_divider/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.775    refresh_divider/cnt_reg[20]_i_1__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.014 r  refresh_divider/cnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.014    refresh_divider/cnt_reg[24]_i_1__0_n_5
    SLICE_X48Y98         FDCE                                         r  refresh_divider/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  refresh_divider/cnt_reg[26]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y98         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 3.110ns (65.322%)  route 1.651ns (34.678%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  refresh_divider/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.775    refresh_divider/cnt_reg[20]_i_1__0_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.998 r  refresh_divider/cnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.998    refresh_divider/cnt_reg[24]_i_1__0_n_7
    SLICE_X48Y98         FDCE                                         r  refresh_divider/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  refresh_divider/cnt_reg[24]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y98         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 3.107ns (65.300%)  route 1.651ns (34.700%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.995 r  refresh_divider/cnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.995    refresh_divider/cnt_reg[20]_i_1__0_n_6
    SLICE_X48Y97         FDCE                                         r  refresh_divider/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y97         FDCE                                         r  refresh_divider/cnt_reg[21]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 refresh_divider/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_divider/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 3.086ns (65.146%)  route 1.651ns (34.854%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.237    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  refresh_divider/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  refresh_divider/cnt_reg[5]/Q
                         net (fo=2, routed)           0.586     6.279    refresh_divider/cnt_reg[5]
    SLICE_X49Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.403 r  refresh_divider/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.403    refresh_divider/cnt1_carry_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.953 r  refresh_divider/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    refresh_divider/cnt1_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  refresh_divider/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    refresh_divider/cnt1_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.295 r  refresh_divider/cnt1_carry__1/CO[2]
                         net (fo=34, routed)          1.065     8.360    refresh_divider/load
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.313     8.673 r  refresh_divider/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.673    refresh_divider/cnt[0]_i_6_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  refresh_divider/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    refresh_divider/cnt_reg[0]_i_1__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  refresh_divider/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    refresh_divider/cnt_reg[4]_i_1__0_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  refresh_divider/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    refresh_divider/cnt_reg[8]_i_1__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  refresh_divider/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    refresh_divider/cnt_reg[12]_i_1__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  refresh_divider/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.661    refresh_divider/cnt_reg[16]_i_1__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.974 r  refresh_divider/cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.974    refresh_divider/cnt_reg[20]_i_1__0_n_4
    SLICE_X48Y97         FDCE                                         r  refresh_divider/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.514    14.937    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y97         FDCE                                         r  refresh_divider/cnt_reg[23]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.062    15.239    refresh_divider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  5.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  vga_sync/vga_sync/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    vga_sync/vga_sync/cnt_reg[20]_i_1_n_7
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  vga_sync/vga_sync/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.969    vga_sync/vga_sync/cnt_reg[20]_i_1_n_5
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  vga_sync/vga_sync/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    vga_sync/vga_sync/cnt_reg[20]_i_1_n_6
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.994 r  vga_sync/vga_sync/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    vga_sync/vga_sync/cnt_reg[20]_i_1_n_4
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  vga_sync/vga_sync/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.943    vga_sync/vga_sync/cnt_reg[20]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  vga_sync/vga_sync/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    vga_sync/vga_sync/cnt_reg[24]_i_1_n_7
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  vga_sync/vga_sync/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.943    vga_sync/vga_sync/cnt_reg[20]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  vga_sync/vga_sync/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    vga_sync/vga_sync/cnt_reg[24]_i_1_n_5
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[26]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  vga_sync/vga_sync/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.943    vga_sync/vga_sync/cnt_reg[20]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  vga_sync/vga_sync/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    vga_sync/vga_sync/cnt_reg[24]_i_1_n_6
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  vga_sync/vga_sync/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.943    vga_sync/vga_sync/cnt_reg[20]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  vga_sync/vga_sync/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    vga_sync/vga_sync/cnt_reg[24]_i_1_n_4
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.433ns (78.598%)  route 0.118ns (21.402%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  vga_sync/vga_sync/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.943    vga_sync/vga_sync/cnt_reg[20]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  vga_sync/vga_sync/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    vga_sync/vga_sync/cnt_reg[24]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  vga_sync/vga_sync/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    vga_sync/vga_sync/cnt_reg[28]_i_1_n_7
    SLICE_X51Y102        FDCE                                         r  vga_sync/vga_sync/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  vga_sync/vga_sync/cnt_reg[28]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vga_sync/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@0.000ns - PIN_SystemClock_100MHz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.444ns (79.017%)  route 0.118ns (20.983%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.485    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga_sync/vga_sync/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    vga_sync/vga_sync/cnt_reg[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  vga_sync/vga_sync/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    vga_sync/vga_sync/cnt_reg[16]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  vga_sync/vga_sync/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.943    vga_sync/vga_sync/cnt_reg[20]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  vga_sync/vga_sync/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    vga_sync/vga_sync/cnt_reg[24]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.047 r  vga_sync/vga_sync/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.047    vga_sync/vga_sync/cnt_reg[28]_i_1_n_5
    SLICE_X51Y102        FDCE                                         r  vga_sync/vga_sync/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  vga_sync/vga_sync/cnt_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.854    vga_sync/vga_sync/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PIN_SystemClock_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    refresh_divider/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    refresh_divider/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    refresh_divider/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    refresh_divider/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    refresh_divider/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    refresh_divider/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    refresh_divider/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    refresh_divider/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    refresh_divider/cnt_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    refresh_divider/cnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    refresh_divider/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    refresh_divider/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    refresh_divider/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    refresh_divider/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    refresh_divider/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    refresh_divider/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    refresh_divider/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    refresh_divider/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    refresh_divider/cnt_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    refresh_divider/cnt_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    refresh_divider/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    refresh_divider/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    refresh_divider/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    refresh_divider/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    refresh_divider/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    refresh_divider/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    refresh_divider/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    refresh_divider/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    refresh_divider/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  refresh_divider/refresh_clock
  To Clock:  refresh_divider/refresh_clock

Setup :            0  Failing Endpoints,  Worst Slack  4199990.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  2099999.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4199990.000ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 3.100ns (34.737%)  route 5.824ns (65.263%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.275ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.222    17.935    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X37Y98         FDRE                                         r  handle_movement/x_int_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.517 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X37Y98         FDRE                                         r  handle_movement/x_int_reg[12]/C
                         clock pessimism              0.696 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X37Y98         FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[12]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -17.935    
  -------------------------------------------------------------------
                         slack                              4199990.000    

Slack (MET) :             4199990.000ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 3.100ns (34.749%)  route 5.821ns (65.251%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.275ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.219    17.932    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  handle_movement/x_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.517 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X36Y97         FDRE                                         r  handle_movement/x_int_reg[1]/C
                         clock pessimism              0.696 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X36Y97         FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[1]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -17.932    
  -------------------------------------------------------------------
                         slack                              4199990.000    

Slack (MET) :             4199990.000ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 3.100ns (33.709%)  route 6.096ns (66.291%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.494    18.207    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.516 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[3]/C
                         clock pessimism              0.696 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[3]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -18.207    
  -------------------------------------------------------------------
                         slack                              4199990.000    

Slack (MET) :             4199990.000ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 3.100ns (33.709%)  route 6.096ns (66.291%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.494    18.207    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.516 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[7]/C
                         clock pessimism              0.696 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[7]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -18.207    
  -------------------------------------------------------------------
                         slack                              4199990.000    

Slack (MET) :             4199990.500ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 3.100ns (36.578%)  route 5.375ns (63.422%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          0.773    17.486    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y101        FDRE                                         r  handle_movement/x_int_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X39Y101        FDRE                                         r  handle_movement/x_int_reg[21]/C
                         clock pessimism              0.616 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X39Y101        FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[21]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -17.486    
  -------------------------------------------------------------------
                         slack                              4199990.500    

Slack (MET) :             4199990.500ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 3.100ns (36.578%)  route 5.375ns (63.422%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          0.773    17.486    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y101        FDRE                                         r  handle_movement/x_int_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X39Y101        FDRE                                         r  handle_movement/x_int_reg[22]/C
                         clock pessimism              0.616 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X39Y101        FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[22]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -17.486    
  -------------------------------------------------------------------
                         slack                              4199990.500    

Slack (MET) :             4199990.500ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 3.100ns (36.578%)  route 5.375ns (63.422%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          0.773    17.486    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y101        FDRE                                         r  handle_movement/x_int_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X39Y101        FDRE                                         r  handle_movement/x_int_reg[23]/C
                         clock pessimism              0.616 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X39Y101        FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[23]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -17.486    
  -------------------------------------------------------------------
                         slack                              4199990.500    

Slack (MET) :             4199990.500ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 3.100ns (36.578%)  route 5.375ns (63.422%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          0.773    17.486    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y101        FDRE                                         r  handle_movement/x_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X39Y101        FDRE                                         r  handle_movement/x_int_reg[24]/C
                         clock pessimism              0.616 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X39Y101        FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[24]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -17.486    
  -------------------------------------------------------------------
                         slack                              4199990.500    

Slack (MET) :             4199990.500ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 3.100ns (35.522%)  route 5.627ns (64.478%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.025    17.738    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[25]/C
                         clock pessimism              0.616 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X39Y102        FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[25]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -17.738    
  -------------------------------------------------------------------
                         slack                              4199990.500    

Slack (MET) :             4199990.500ns  (required time - arrival time)
  Source:                 handle_movement/x_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_movement/x_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4200000.000ns  (refresh_divider/refresh_clock rise@4200000.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 3.100ns (35.522%)  route 5.627ns (64.478%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 4200008.500 - 4200000.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     9.467 f  handle_movement/x_int_reg[2]/Q
                         net (fo=7, routed)           1.000    10.467    handle_movement/x_int_reg_n_0_[2]
    SLICE_X35Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.591 r  handle_movement/x_int3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.591    handle_movement/x_int3_carry_i_3_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.141 r  handle_movement/x_int3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.141    handle_movement/x_int3_carry_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  handle_movement/x_int3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    handle_movement/x_int3_carry__0_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  handle_movement/x_int3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.369    handle_movement/x_int3_carry__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.483 r  handle_movement/x_int3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.483    handle_movement/x_int3_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.597 r  handle_movement/x_int3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.597    handle_movement/x_int3_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.711 r  handle_movement/x_int3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.711    handle_movement/x_int3_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.825 r  handle_movement/x_int3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.825    handle_movement/x_int3_carry__5_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.159 f  handle_movement/x_int3_carry__6/O[1]
                         net (fo=3, routed)           1.123    13.282    handle_movement/x_int3[30]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    13.585 r  handle_movement/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.585    handle_movement/i__carry__2_i_5_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.986 r  handle_movement/x_int2_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          1.648    15.634    handle_movement/x_int2
    SLICE_X40Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.758 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831    16.589    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124    16.713 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.025    17.738    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                  4200000.000 4200000.000 r  
    E3                                                0.000 4200000.000 r  Clock (IN)
                         net (fo=0)                   0.000 4200000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 4200001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 4200003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 4200003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 4200005.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418 4200005.500 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315 4200007.000    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 4200007.000 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506 4200008.500    handle_movement/refresh_clock_BUFG
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[26]/C
                         clock pessimism              0.616 4200009.000    
                         clock uncertainty           -0.035 4200009.000    
    SLICE_X39Y102        FDRE (Setup_fdre_C_R)       -0.429 4200008.500    handle_movement/x_int_reg[26]
  -------------------------------------------------------------------
                         required time                      4200008.000    
                         arrival time                         -17.738    
  -------------------------------------------------------------------
                         slack                              4199990.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 enemy_movement/x_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            enemy_movement/new_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.534%)  route 0.273ns (62.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    enemy_movement/refresh_clock_BUFG
    SLICE_X46Y101        FDRE                                         r  enemy_movement/x_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     3.007 r  enemy_movement/x_int_reg[9]/Q
                         net (fo=6, routed)           0.273     3.280    enemy_movement/x_int_reg_n_0_[9]
    SLICE_X44Y99         FDRE                                         r  enemy_movement/new_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.837     3.767    enemy_movement/refresh_clock_BUFG
    SLICE_X44Y99         FDRE                                         r  enemy_movement/new_x_reg[9]/C
                         clock pessimism             -0.650     3.117    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.070     3.187    enemy_movement/new_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 enemy_movement/x_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            enemy_movement/new_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.094%)  route 0.271ns (67.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    enemy_movement/refresh_clock_BUFG
    SLICE_X47Y101        FDRE                                         r  enemy_movement/x_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.128     2.971 r  enemy_movement/x_int_reg[4]/Q
                         net (fo=7, routed)           0.271     3.242    enemy_movement/x_int_reg_n_0_[4]
    SLICE_X44Y98         FDRE                                         r  enemy_movement/new_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.837     3.767    enemy_movement/refresh_clock_BUFG
    SLICE_X44Y98         FDRE                                         r  enemy_movement/new_x_reg[4]/C
                         clock pessimism             -0.650     3.117    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.018     3.135    enemy_movement/new_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.242    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 enemy_movement/y_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            enemy_movement/y_int_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.570     2.850    enemy_movement/refresh_clock_BUFG
    SLICE_X30Y99         FDRE                                         r  enemy_movement/y_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     3.014 r  enemy_movement/y_int_reg[27]/Q
                         net (fo=2, routed)           0.149     3.163    enemy_movement/y_int_reg__0[27]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     3.208 r  enemy_movement/y_int[24]_i_2/O
                         net (fo=1, routed)           0.000     3.208    enemy_movement/y_int[24]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.317 r  enemy_movement/y_int_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.318    enemy_movement/y_int_reg[24]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.371 r  enemy_movement/y_int_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.371    enemy_movement/y_int_reg[28]_i_1_n_7
    SLICE_X30Y100        FDRE                                         r  enemy_movement/y_int_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.838     3.769    enemy_movement/refresh_clock_BUFG
    SLICE_X30Y100        FDRE                                         r  enemy_movement/y_int_reg[28]/C
                         clock pessimism             -0.650     3.119    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     3.253    enemy_movement/y_int_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 enemy_movement/y_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            enemy_movement/y_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.570     2.850    enemy_movement/refresh_clock_BUFG
    SLICE_X30Y99         FDRE                                         r  enemy_movement/y_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     3.014 r  enemy_movement/y_int_reg[27]/Q
                         net (fo=2, routed)           0.149     3.163    enemy_movement/y_int_reg__0[27]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     3.208 r  enemy_movement/y_int[24]_i_2/O
                         net (fo=1, routed)           0.000     3.208    enemy_movement/y_int[24]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.317 r  enemy_movement/y_int_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.318    enemy_movement/y_int_reg[24]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.384 r  enemy_movement/y_int_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.384    enemy_movement/y_int_reg[28]_i_1_n_5
    SLICE_X30Y100        FDRE                                         r  enemy_movement/y_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.838     3.769    enemy_movement/refresh_clock_BUFG
    SLICE_X30Y100        FDRE                                         r  enemy_movement/y_int_reg[30]/C
                         clock pessimism             -0.650     3.119    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     3.253    enemy_movement/y_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 handle_firing/x_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_firing/x_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.565     2.845    handle_firing/refresh_clock_BUFG
    SLICE_X41Y92         FDRE                                         r  handle_firing/x_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  handle_firing/x_tmp_reg[7]/Q
                         net (fo=1, routed)           0.057     3.043    handle_movement/x_int_reg[8]_0[3]
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.045     3.088 r  handle_movement/x_int[7]_i_1__2/O
                         net (fo=1, routed)           0.000     3.088    handle_firing/x_int_reg[8]_0[3]
    SLICE_X40Y92         FDRE                                         r  handle_firing/x_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.837     3.767    handle_firing/refresh_clock_BUFG
    SLICE_X40Y92         FDRE                                         r  handle_firing/x_int_reg[7]/C
                         clock pessimism             -0.909     2.858    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.092     2.950    handle_firing/x_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 enemy_movement/y_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            enemy_movement/y_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.570     2.850    enemy_movement/refresh_clock_BUFG
    SLICE_X30Y99         FDRE                                         r  enemy_movement/y_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     3.014 r  enemy_movement/y_int_reg[27]/Q
                         net (fo=2, routed)           0.149     3.163    enemy_movement/y_int_reg__0[27]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     3.208 r  enemy_movement/y_int[24]_i_2/O
                         net (fo=1, routed)           0.000     3.208    enemy_movement/y_int[24]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.317 r  enemy_movement/y_int_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.318    enemy_movement/y_int_reg[24]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.407 r  enemy_movement/y_int_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.407    enemy_movement/y_int_reg[28]_i_1_n_6
    SLICE_X30Y100        FDRE                                         r  enemy_movement/y_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.838     3.769    enemy_movement/refresh_clock_BUFG
    SLICE_X30Y100        FDRE                                         r  enemy_movement/y_int_reg[29]/C
                         clock pessimism             -0.650     3.119    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     3.253    enemy_movement/y_int_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 enemy_movement/y_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            enemy_movement/y_int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.570     2.850    enemy_movement/refresh_clock_BUFG
    SLICE_X30Y99         FDRE                                         r  enemy_movement/y_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     3.014 r  enemy_movement/y_int_reg[27]/Q
                         net (fo=2, routed)           0.149     3.163    enemy_movement/y_int_reg__0[27]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     3.208 r  enemy_movement/y_int[24]_i_2/O
                         net (fo=1, routed)           0.000     3.208    enemy_movement/y_int[24]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.317 r  enemy_movement/y_int_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.318    enemy_movement/y_int_reg[24]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.409 r  enemy_movement/y_int_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.409    enemy_movement/y_int_reg[28]_i_1_n_4
    SLICE_X30Y100        FDRE                                         r  enemy_movement/y_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.838     3.769    enemy_movement/refresh_clock_BUFG
    SLICE_X30Y100        FDRE                                         r  enemy_movement/y_int_reg[31]/C
                         clock pessimism             -0.650     3.119    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     3.253    enemy_movement/y_int_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 enemy_movement/x_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            enemy_movement/new_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.073%)  route 0.361ns (71.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    enemy_movement/refresh_clock_BUFG
    SLICE_X47Y102        FDRE                                         r  enemy_movement/x_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     2.984 r  enemy_movement/x_int_reg[7]/Q
                         net (fo=6, routed)           0.361     3.345    enemy_movement/x_int_reg_n_0_[7]
    SLICE_X44Y97         FDRE                                         r  enemy_movement/new_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.837     3.767    enemy_movement/refresh_clock_BUFG
    SLICE_X44Y97         FDRE                                         r  enemy_movement/new_x_reg[7]/C
                         clock pessimism             -0.650     3.117    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)         0.070     3.187    enemy_movement/new_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 check_collision/kills_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            check_collision/kills_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    check_collision/refresh_clock_BUFG
    SLICE_X39Y108        FDRE                                         r  check_collision/kills_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.141     2.984 r  check_collision/kills_reg[1]/Q
                         net (fo=10, routed)          0.111     3.095    check_collision/kills_reg[1]
    SLICE_X38Y108        LUT6 (Prop_lut6_I4_O)        0.045     3.140 r  check_collision/kills[5]_i_1/O
                         net (fo=1, routed)           0.000     3.140    check_collision/plusOp__0[5]
    SLICE_X38Y108        FDRE                                         r  check_collision/kills_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.835     3.765    check_collision/refresh_clock_BUFG
    SLICE_X38Y108        FDRE                                         r  check_collision/kills_reg[5]/C
                         clock pessimism             -0.909     2.856    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.121     2.977    check_collision/kills_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 handle_firing/x_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            handle_firing/x_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             refresh_divider/refresh_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refresh_divider/refresh_clock rise@0.000ns - refresh_divider/refresh_clock rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.568     2.848    handle_firing/refresh_clock_BUFG
    SLICE_X36Y93         FDRE                                         r  handle_firing/x_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     2.989 r  handle_firing/x_tmp_reg[9]/Q
                         net (fo=1, routed)           0.086     3.075    handle_firing/x_tmp_reg_n_0_[9]
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.045     3.120 r  handle_firing/x_int[9]_i_2__1/O
                         net (fo=1, routed)           0.000     3.120    handle_firing/x_int[9]_i_2__1_n_0
    SLICE_X37Y93         FDRE                                         r  handle_firing/x_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.839     3.769    handle_firing/refresh_clock_BUFG
    SLICE_X37Y93         FDRE                                         r  handle_firing/x_int_reg[9]/C
                         clock pessimism             -0.908     2.861    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.091     2.952    handle_firing/x_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refresh_divider/refresh_clock
Waveform(ns):       { 0.000 2100000.000 }
Period(ns):         4200000.000
Sources:            { refresh_divider/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4199999.850  4199997.522  BUFGCTRL_X0Y0  refresh_clock_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4199999.850  4199998.919  SLICE_X35Y94   check_collision/collision_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         4199999.850  4199998.919  SLICE_X44Y108  check_collision/deaths_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4199999.850  4199998.919  SLICE_X42Y108  check_collision/deaths_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4199999.850  4199998.919  SLICE_X44Y108  check_collision/deaths_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4199999.850  4199998.919  SLICE_X44Y108  check_collision/deaths_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4199999.850  4199998.919  SLICE_X44Y108  check_collision/deaths_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4199999.850  4199998.919  SLICE_X43Y108  check_collision/deaths_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         4199999.850  4199998.919  SLICE_X42Y108  check_collision/deaths_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         4199999.850  4199998.919  SLICE_X42Y108  check_collision/deaths_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X35Y94   check_collision/collision_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X35Y94   check_collision/collision_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X42Y108  check_collision/deaths_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X42Y108  check_collision/deaths_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X35Y94   check_collision/collision_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X35Y94   check_collision/collision_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X42Y108  check_collision/deaths_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X42Y108  check_collision/deaths_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2099999.925  2099999.459  SLICE_X44Y108  check_collision/deaths_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sync/vga_sync/temp_clock
  To Clock:  vga_sync/vga_sync/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack       16.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.510ns  (required time - arrival time)
  Source:                 vga_sync/x_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 1.069ns (33.307%)  route 2.141ns (66.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns = ( 28.177 - 20.000 ) 
    Source Clock Delay      (SCD):    8.895ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.419     9.314 r  vga_sync/x_int_reg[1]/Q
                         net (fo=7, routed)           0.728    10.042    vga_sync/x_int_reg_n_0_[1]
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.324    10.366 f  vga_sync/x_int[9]_i_4/O
                         net (fo=6, routed)           0.615    10.981    vga_sync/x_int[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.326    11.307 r  vga_sync/x_int[4]_i_2/O
                         net (fo=14, routed)          0.797    12.105    vga_sync/y_int
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.513    28.177    vga_sync/temp_clock
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[5]/C
                         clock pessimism              0.678    28.855    
                         clock uncertainty           -0.035    28.820    
    SLICE_X41Y90         FDRE (Setup_fdre_C_CE)      -0.205    28.615    vga_sync/y_int_reg[5]
  -------------------------------------------------------------------
                         required time                         28.615    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 16.510    

Slack (MET) :             16.510ns  (required time - arrival time)
  Source:                 vga_sync/x_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 1.069ns (33.307%)  route 2.141ns (66.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns = ( 28.177 - 20.000 ) 
    Source Clock Delay      (SCD):    8.895ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.419     9.314 r  vga_sync/x_int_reg[1]/Q
                         net (fo=7, routed)           0.728    10.042    vga_sync/x_int_reg_n_0_[1]
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.324    10.366 f  vga_sync/x_int[9]_i_4/O
                         net (fo=6, routed)           0.615    10.981    vga_sync/x_int[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.326    11.307 r  vga_sync/x_int[4]_i_2/O
                         net (fo=14, routed)          0.797    12.105    vga_sync/y_int
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.513    28.177    vga_sync/temp_clock
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[8]/C
                         clock pessimism              0.678    28.855    
                         clock uncertainty           -0.035    28.820    
    SLICE_X41Y90         FDRE (Setup_fdre_C_CE)      -0.205    28.615    vga_sync/y_int_reg[8]
  -------------------------------------------------------------------
                         required time                         28.615    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 16.510    

Slack (MET) :             16.510ns  (required time - arrival time)
  Source:                 vga_sync/x_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 1.069ns (33.307%)  route 2.141ns (66.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns = ( 28.177 - 20.000 ) 
    Source Clock Delay      (SCD):    8.895ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.419     9.314 r  vga_sync/x_int_reg[1]/Q
                         net (fo=7, routed)           0.728    10.042    vga_sync/x_int_reg_n_0_[1]
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.324    10.366 f  vga_sync/x_int[9]_i_4/O
                         net (fo=6, routed)           0.615    10.981    vga_sync/x_int[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.326    11.307 r  vga_sync/x_int[4]_i_2/O
                         net (fo=14, routed)          0.797    12.105    vga_sync/y_int
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.513    28.177    vga_sync/temp_clock
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[9]/C
                         clock pessimism              0.678    28.855    
                         clock uncertainty           -0.035    28.820    
    SLICE_X41Y90         FDRE (Setup_fdre_C_CE)      -0.205    28.615    vga_sync/y_int_reg[9]
  -------------------------------------------------------------------
                         required time                         28.615    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 16.510    

Slack (MET) :             16.630ns  (required time - arrival time)
  Source:                 vga_sync/y_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.535%)  route 2.165ns (75.465%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.179ns = ( 28.179 - 20.000 ) 
    Source Clock Delay      (SCD):    8.893ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.631     8.893    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     9.349 f  vga_sync/y_int_reg[2]/Q
                         net (fo=7, routed)           1.281    10.630    vga_sync/y_int_reg_n_0_[2]
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  vga_sync/vsync_i_2/O
                         net (fo=1, routed)           0.263    11.017    vga_sync/vsync_i_2_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.124    11.141 r  vga_sync/vsync_i_1/O
                         net (fo=1, routed)           0.622    11.763    vga_sync/vsync0
    SLICE_X37Y91         FDRE                                         r  vga_sync/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.515    28.179    vga_sync/temp_clock
    SLICE_X37Y91         FDRE                                         r  vga_sync/vsync_reg/C
                         clock pessimism              0.678    28.857    
                         clock uncertainty           -0.035    28.822    
    SLICE_X37Y91         FDRE (Setup_fdre_C_R)       -0.429    28.393    vga_sync/vsync_reg
  -------------------------------------------------------------------
                         required time                         28.393    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                 16.630    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 vga_sync/x_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.069ns (34.529%)  route 2.027ns (65.471%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 28.174 - 20.000 ) 
    Source Clock Delay      (SCD):    8.895ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.419     9.314 r  vga_sync/x_int_reg[1]/Q
                         net (fo=7, routed)           0.728    10.042    vga_sync/x_int_reg_n_0_[1]
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.324    10.366 f  vga_sync/x_int[9]_i_4/O
                         net (fo=6, routed)           0.615    10.981    vga_sync/x_int[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.326    11.307 r  vga_sync/x_int[4]_i_2/O
                         net (fo=14, routed)          0.684    11.991    vga_sync/y_int
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510    28.174    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[0]/C
                         clock pessimism              0.694    28.868    
                         clock uncertainty           -0.035    28.833    
    SLICE_X43Y90         FDRE (Setup_fdre_C_CE)      -0.205    28.628    vga_sync/y_int_reg[0]
  -------------------------------------------------------------------
                         required time                         28.628    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 vga_sync/x_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.069ns (34.529%)  route 2.027ns (65.471%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 28.174 - 20.000 ) 
    Source Clock Delay      (SCD):    8.895ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.419     9.314 r  vga_sync/x_int_reg[1]/Q
                         net (fo=7, routed)           0.728    10.042    vga_sync/x_int_reg_n_0_[1]
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.324    10.366 f  vga_sync/x_int[9]_i_4/O
                         net (fo=6, routed)           0.615    10.981    vga_sync/x_int[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.326    11.307 r  vga_sync/x_int[4]_i_2/O
                         net (fo=14, routed)          0.684    11.991    vga_sync/y_int
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510    28.174    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[1]/C
                         clock pessimism              0.694    28.868    
                         clock uncertainty           -0.035    28.833    
    SLICE_X43Y90         FDRE (Setup_fdre_C_CE)      -0.205    28.628    vga_sync/y_int_reg[1]
  -------------------------------------------------------------------
                         required time                         28.628    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 vga_sync/x_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.069ns (34.529%)  route 2.027ns (65.471%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 28.174 - 20.000 ) 
    Source Clock Delay      (SCD):    8.895ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.419     9.314 r  vga_sync/x_int_reg[1]/Q
                         net (fo=7, routed)           0.728    10.042    vga_sync/x_int_reg_n_0_[1]
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.324    10.366 f  vga_sync/x_int[9]_i_4/O
                         net (fo=6, routed)           0.615    10.981    vga_sync/x_int[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.326    11.307 r  vga_sync/x_int[4]_i_2/O
                         net (fo=14, routed)          0.684    11.991    vga_sync/y_int
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510    28.174    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[2]/C
                         clock pessimism              0.694    28.868    
                         clock uncertainty           -0.035    28.833    
    SLICE_X43Y90         FDRE (Setup_fdre_C_CE)      -0.205    28.628    vga_sync/y_int_reg[2]
  -------------------------------------------------------------------
                         required time                         28.628    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 vga_sync/x_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.069ns (34.529%)  route 2.027ns (65.471%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 28.174 - 20.000 ) 
    Source Clock Delay      (SCD):    8.895ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.419     9.314 r  vga_sync/x_int_reg[1]/Q
                         net (fo=7, routed)           0.728    10.042    vga_sync/x_int_reg_n_0_[1]
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.324    10.366 f  vga_sync/x_int[9]_i_4/O
                         net (fo=6, routed)           0.615    10.981    vga_sync/x_int[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.326    11.307 r  vga_sync/x_int[4]_i_2/O
                         net (fo=14, routed)          0.684    11.991    vga_sync/y_int
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510    28.174    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[3]/C
                         clock pessimism              0.694    28.868    
                         clock uncertainty           -0.035    28.833    
    SLICE_X43Y90         FDRE (Setup_fdre_C_CE)      -0.205    28.628    vga_sync/y_int_reg[3]
  -------------------------------------------------------------------
                         required time                         28.628    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 vga_sync/x_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/x_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.219ns (36.223%)  route 2.146ns (63.777%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 28.176 - 20.000 ) 
    Source Clock Delay      (SCD):    8.895ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.419     9.314 f  vga_sync/x_int_reg[1]/Q
                         net (fo=7, routed)           0.728    10.042    vga_sync/x_int_reg_n_0_[1]
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.324    10.366 r  vga_sync/x_int[9]_i_4/O
                         net (fo=6, routed)           0.615    10.981    vga_sync/x_int[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.326    11.307 f  vga_sync/x_int[4]_i_2/O
                         net (fo=14, routed)          0.803    12.110    vga_sync/y_int
    SLICE_X45Y93         LUT3 (Prop_lut3_I0_O)        0.150    12.260 r  vga_sync/x_int[1]_i_1/O
                         net (fo=1, routed)           0.000    12.260    vga_sync/x_int[1]
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.512    28.176    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C
                         clock pessimism              0.719    28.895    
                         clock uncertainty           -0.035    28.860    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.075    28.935    vga_sync/x_int_reg[1]
  -------------------------------------------------------------------
                         required time                         28.935    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.794ns  (required time - arrival time)
  Source:                 vga_sync/y_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_sync/vga_sync/temp_clock rise@20.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.534%)  route 2.198ns (69.466%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns = ( 28.177 - 20.000 ) 
    Source Clock Delay      (SCD):    8.893ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.631     8.893    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     9.312 f  vga_sync/y_int_reg[3]/Q
                         net (fo=6, routed)           0.703    10.015    vga_sync/y_int_reg_n_0_[3]
    SLICE_X42Y90         LUT5 (Prop_lut5_I2_O)        0.299    10.314 r  vga_sync/y_int[0]_i_2/O
                         net (fo=2, routed)           0.658    10.972    vga_sync/y_int[0]_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.096 r  vga_sync/y_int[9]_i_3/O
                         net (fo=9, routed)           0.837    11.933    vga_sync/y_int[9]_i_3_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.057 r  vga_sync/y_int[8]_i_1/O
                         net (fo=1, routed)           0.000    12.057    vga_sync/y_int[8]_i_1_n_0
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clock (IN)
                         net (fo=0)                   0.000    20.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    24.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418    25.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221    26.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.513    28.177    vga_sync/temp_clock
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[8]/C
                         clock pessimism              0.678    28.855    
                         clock uncertainty           -0.035    28.820    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.031    28.851    vga_sync/y_int_reg[8]
  -------------------------------------------------------------------
                         required time                         28.851    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                 16.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_sync/y_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.899ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     2.943 r  vga_sync/y_int_reg[1]/Q
                         net (fo=9, routed)           0.101     3.044    vga_sync/y_int_reg_n_0_[1]
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.045     3.089 r  vga_sync/y_int[4]_i_1/O
                         net (fo=1, routed)           0.000     3.089    vga_sync/y_int[4]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  vga_sync/y_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.835     3.715    vga_sync/temp_clock
    SLICE_X42Y90         FDRE                                         r  vga_sync/y_int_reg[4]/C
                         clock pessimism             -0.899     2.815    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120     2.935    vga_sync/y_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_sync/y_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/pos_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.246%)  route 0.134ns (48.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.898ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     2.943 r  vga_sync/y_int_reg[8]/Q
                         net (fo=6, routed)           0.134     3.077    vga_sync/y_int_reg_n_0_[8]
    SLICE_X39Y90         FDRE                                         r  vga_sync/pos_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.837     3.717    vga_sync/temp_clock
    SLICE_X39Y90         FDRE                                         r  vga_sync/pos_y_reg[8]/C
                         clock pessimism             -0.898     2.818    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.070     2.888    vga_sync/pos_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.888    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_sync/x_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.566     2.803    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     2.944 r  vga_sync/x_int_reg[4]/Q
                         net (fo=4, routed)           0.139     3.084    vga_sync/x_int_reg_n_0_[4]
    SLICE_X45Y94         FDRE                                         r  vga_sync/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X45Y94         FDRE                                         r  vga_sync/pos_x_reg[4]/C
                         clock pessimism             -0.896     2.819    
    SLICE_X45Y94         FDRE (Hold_fdre_C_D)         0.070     2.889    vga_sync/pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_sync/x_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.098%)  route 0.152ns (44.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.566     2.803    vga_sync/temp_clock
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     2.944 f  vga_sync/x_int_reg[9]/Q
                         net (fo=7, routed)           0.152     3.096    vga_sync/x_int_reg_n_0_[9]
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.045     3.141 r  vga_sync/en_i_1/O
                         net (fo=1, routed)           0.000     3.141    vga_sync/en0
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.835     3.715    vga_sync/temp_clock
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/C
                         clock pessimism             -0.896     2.818    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120     2.938    vga_sync/en_reg
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_sync/y_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/y_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.550%)  route 0.155ns (45.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     2.943 r  vga_sync/y_int_reg[8]/Q
                         net (fo=6, routed)           0.155     3.098    vga_sync/y_int_reg_n_0_[8]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.045     3.143 r  vga_sync/y_int[0]_i_1/O
                         net (fo=1, routed)           0.000     3.143    vga_sync/y_int[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.835     3.715    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[0]/C
                         clock pessimism             -0.876     2.838    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.092     2.930    vga_sync/y_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga_sync/x_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/pos_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.742%)  route 0.161ns (53.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X43Y92         FDRE                                         r  vga_sync/x_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     2.943 r  vga_sync/x_int_reg[5]/Q
                         net (fo=8, routed)           0.161     3.104    vga_sync/x_int_reg_n_0_[5]
    SLICE_X43Y94         FDRE                                         r  vga_sync/pos_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X43Y94         FDRE                                         r  vga_sync/pos_x_reg[5]/C
                         clock pessimism             -0.896     2.819    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.070     2.889    vga_sync/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_sync/y_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/pos_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     2.943 r  vga_sync/y_int_reg[1]/Q
                         net (fo=9, routed)           0.171     3.114    vga_sync/y_int_reg_n_0_[1]
    SLICE_X40Y90         FDRE                                         r  vga_sync/pos_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.837     3.717    vga_sync/temp_clock
    SLICE_X40Y90         FDRE                                         r  vga_sync/pos_y_reg[1]/C
                         clock pessimism             -0.876     2.840    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.047     2.887    vga_sync/pos_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_sync/y_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/pos_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.687%)  route 0.180ns (52.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X42Y90         FDRE                                         r  vga_sync/y_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  vga_sync/y_int_reg[4]/Q
                         net (fo=6, routed)           0.180     3.146    vga_sync/y_int_reg_n_0_[4]
    SLICE_X40Y90         FDRE                                         r  vga_sync/pos_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.837     3.717    vga_sync/temp_clock
    SLICE_X40Y90         FDRE                                         r  vga_sync/pos_y_reg[4]/C
                         clock pessimism             -0.876     2.840    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.075     2.915    vga_sync/pos_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_sync/x_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/x_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.566     2.803    vga_sync/temp_clock
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     2.944 r  vga_sync/x_int_reg[8]/Q
                         net (fo=7, routed)           0.144     3.088    vga_sync/x_int_reg_n_0_[8]
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.045     3.133 r  vga_sync/x_int[9]_i_2/O
                         net (fo=1, routed)           0.000     3.133    vga_sync/x_int[9]
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[9]/C
                         clock pessimism             -0.912     2.803    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.092     2.895    vga_sync/x_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_sync/x_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/x_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_sync/vga_sync/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sync/vga_sync/temp_clock rise@0.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.149%)  route 0.145ns (43.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.566     2.803    vga_sync/temp_clock
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     2.944 r  vga_sync/x_int_reg[8]/Q
                         net (fo=7, routed)           0.145     3.089    vga_sync/x_int_reg_n_0_[8]
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.045     3.134 r  vga_sync/x_int[8]_i_1/O
                         net (fo=1, routed)           0.000     3.134    vga_sync/x_int[8]
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[8]/C
                         clock pessimism             -0.912     2.803    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.091     2.894    vga_sync/x_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sync/vga_sync/temp_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { vga_sync/vga_sync/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  x_int_reg[9]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y91   vga_sync/en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y93   vga_sync/hsync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X44Y93   vga_sync/pos_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X44Y93   vga_sync/pos_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X44Y93   vga_sync/pos_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X44Y93   vga_sync/pos_x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y94   vga_sync/pos_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y94   vga_sync/pos_x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y94   vga_sync/pos_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y91   vga_sync/en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y91   vga_sync/en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y93   vga_sync/hsync_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y93   vga_sync/hsync_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y91   vga_sync/en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y91   vga_sync/en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y93   vga_sync/hsync_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y93   vga_sync/hsync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X44Y93   vga_sync/pos_x_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  refresh_divider/refresh_clock
  To Clock:  PIN_SystemClock_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        7.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 refresh_divider/temp_clock_reg/Q
                            (clock source 'refresh_divider/refresh_clock'  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            refresh_divider/temp_clock_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.012ns  (PIN_SystemClock_100MHz rise@2100010.000ns - refresh_divider/refresh_clock fall@2100000.000ns)
  Data Path Delay:        1.863ns  (logic 0.124ns (6.657%)  route 1.686ns (90.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 2100015.000 - 2100010.000 ) 
    Source Clock Delay      (SCD):    5.821ns = ( 2100005.750 - 2100000.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock fall edge)
                                                  2100000.000 2100000.000 f  
    E3                                                0.000 2100000.000 r  Clock (IN)
                         net (fo=0)                   0.000 2100000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482 2100001.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025 2100003.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 2100003.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632 2100005.250    refresh_divider/Clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518 2100005.750 f  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.686 2100007.500    refresh_divider/refresh_clock
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124 2100007.500 r  refresh_divider/temp_clock_i_1/O
                         net (fo=1, routed)           0.000 2100007.500    refresh_divider/temp_clock_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  refresh_divider/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                  2100010.000 2100010.000 r  
    E3                                                0.000 2100010.000 r  Clock (IN)
                         net (fo=0)                   0.000 2100010.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2100011.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920 2100013.500    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2100013.500 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511 2100015.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  refresh_divider/temp_clock_reg/C
                         clock pessimism              0.180 2100015.250    
                         clock uncertainty           -0.035 2100015.250    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.077 2100015.250    refresh_divider/temp_clock_reg
  -------------------------------------------------------------------
                         required time                      2100015.000    
                         arrival time                       -2100007.500    
  -------------------------------------------------------------------
                         slack                                  7.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 refresh_divider/temp_clock_reg/Q
                            (clock source 'refresh_divider/refresh_clock'  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            refresh_divider/temp_clock_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@2100000.000ns - refresh_divider/refresh_clock fall@2100000.000ns)
  Data Path Delay:        0.698ns  (logic 0.045ns (6.442%)  route 0.630ns (90.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 2100002.000 - 2100000.000 ) 
    Source Clock Delay      (SCD):    1.630ns = ( 2100001.750 - 2100000.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock fall edge)
                                                  2100000.000 2100000.000 f  
    E3                                                0.000 2100000.000 r  Clock (IN)
                         net (fo=0)                   0.000 2100000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250 2100000.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644 2100001.000    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 2100001.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565 2100001.500    refresh_divider/Clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164 2100001.750 f  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.630 2100002.500    refresh_divider/refresh_clock
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.045 2100002.500 r  refresh_divider/temp_clock_i_1/O
                         net (fo=1, routed)           0.000 2100002.500    refresh_divider/temp_clock_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  refresh_divider/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                  2100000.000 2100000.000 r  
    E3                                                0.000 2100000.000 r  Clock (IN)
                         net (fo=0)                   0.000 2100000.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438 2100000.500 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699 2100001.250    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 2100001.250 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835 2100002.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  refresh_divider/temp_clock_reg/C
                         clock pessimism             -0.245 2100001.750    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.120 2100001.750    refresh_divider/temp_clock_reg
  -------------------------------------------------------------------
                         required time                      -2100002.000    
                         arrival time                       2100002.250    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sync/vga_sync/temp_clock
  To Clock:  PIN_SystemClock_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        7.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 vga_sync/vga_sync/temp_clock_reg/Q
                            (clock source 'vga_sync/vga_sync/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/vga_sync/temp_clock_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_SystemClock_100MHz rise@10.000ns - vga_sync/vga_sync/temp_clock rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.124ns (5.546%)  route 2.112ns (94.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           2.112     7.865    vga_sync/vga_sync/temp_clock_reg_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.989 r  vga_sync/vga_sync/temp_clock_i_1__0/O
                         net (fo=1, routed)           0.000     7.989    vga_sync/vga_sync/temp_clock_i_1__0_n_0
    SLICE_X50Y96         FDCE                                         r  vga_sync/vga_sync/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    14.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  vga_sync/vga_sync/temp_clock_reg/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.081    15.159    vga_sync/vga_sync/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  7.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 vga_sync/vga_sync/temp_clock_reg/Q
                            (clock source 'vga_sync/vga_sync/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync/vga_sync/temp_clock_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_SystemClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_SystemClock_100MHz rise@10.000ns - vga_sync/vga_sync/temp_clock fall@10.000ns)
  Data Path Delay:        0.843ns  (logic 0.045ns (5.339%)  route 0.798ns (94.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 12.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 11.648 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565    11.484    vga_sync/vga_sync/Clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164    11.648 f  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.798    12.446    vga_sync/vga_sync/temp_clock_reg_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.045    12.491 r  vga_sync/vga_sync/temp_clock_i_1__0/O
                         net (fo=1, routed)           0.000    12.491    vga_sync/vga_sync/temp_clock_i_1__0_n_0
    SLICE_X50Y96         FDCE                                         r  vga_sync/vga_sync/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835    12.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  vga_sync/vga_sync/temp_clock_reg/C
                         clock pessimism             -0.245    11.754    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.121    11.875    vga_sync/vga_sync/temp_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.875    
                         arrival time                          12.491    
  -------------------------------------------------------------------
                         slack                                  0.616    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PIN_SystemClock_100MHz
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.239ns  (logic 4.897ns (40.013%)  route 7.342ns (59.987%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.419     5.644 r  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          1.194     6.839    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X41Y109        LUT2 (Prop_lut2_I0_O)        0.327     7.166 f  seg7_display/digSelector/seg7_cathodes_n_OBUF[6]_inst_i_34/O
                         net (fo=2, routed)           0.831     7.997    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I2_O)        0.326     8.323 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.582     8.905    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_19_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.029 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.371     9.400    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  check_collision/seg7_cathodes_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.363    13.887    seg7_cathodes_n_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.464 r  seg7_cathodes_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.464    seg7_cathodes_n[0]
    T10                                                               r  seg7_cathodes_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.234ns  (logic 4.881ns (39.895%)  route 7.353ns (60.105%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.419     5.644 r  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          1.194     6.839    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X41Y109        LUT2 (Prop_lut2_I0_O)        0.327     7.166 f  seg7_display/digSelector/seg7_cathodes_n_OBUF[6]_inst_i_34/O
                         net (fo=2, routed)           0.831     7.997    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I2_O)        0.326     8.323 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.582     8.905    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_19_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.029 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.650     9.679    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.803 r  check_collision/seg7_cathodes_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.096    13.898    seg7_cathodes_n_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.459 r  seg7_cathodes_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.459    seg7_cathodes_n[5]
    T11                                                               r  seg7_cathodes_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.994ns  (logic 4.751ns (39.616%)  route 7.242ns (60.384%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.419     5.644 f  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          1.194     6.839    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X41Y109        LUT2 (Prop_lut2_I1_O)        0.299     7.138 r  seg7_display/digSelector/seg7_cathodes_n_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.854     7.991    check_collision/seg7_cathodes_n_OBUF[5]_inst_i_1_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I4_O)        0.124     8.115 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     8.794    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y109        LUT5 (Prop_lut5_I1_O)        0.152     8.946 r  check_collision/seg7_cathodes_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.515    13.462    seg7_cathodes_n_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    17.219 r  seg7_cathodes_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.219    seg7_cathodes_n[1]
    R10                                                               r  seg7_cathodes_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.138ns  (logic 4.857ns (43.611%)  route 6.281ns (56.389%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.419     5.644 r  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          1.194     6.839    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X41Y109        LUT2 (Prop_lut2_I0_O)        0.327     7.166 f  seg7_display/digSelector/seg7_cathodes_n_OBUF[6]_inst_i_34/O
                         net (fo=2, routed)           0.831     7.997    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I2_O)        0.326     8.323 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.582     8.905    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_19_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.029 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.594     9.622    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.079    12.826    seg7_cathodes_n_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.363 r  seg7_cathodes_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.363    seg7_cathodes_n[6]
    L18                                                               r  seg7_cathodes_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.897ns  (logic 4.500ns (41.290%)  route 6.398ns (58.710%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.419     5.644 f  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          1.194     6.839    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X41Y109        LUT2 (Prop_lut2_I1_O)        0.299     7.138 r  seg7_display/digSelector/seg7_cathodes_n_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.854     7.991    check_collision/seg7_cathodes_n_OBUF[5]_inst_i_1_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I4_O)        0.124     8.115 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     8.794    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y109        LUT5 (Prop_lut5_I0_O)        0.124     8.918 r  check_collision/seg7_cathodes_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.671    12.589    seg7_cathodes_n_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.123 r  seg7_cathodes_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.123    seg7_cathodes_n[4]
    P15                                                               r  seg7_cathodes_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.768ns  (logic 4.870ns (45.228%)  route 5.898ns (54.772%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.419     5.644 r  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          1.194     6.839    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X41Y109        LUT2 (Prop_lut2_I0_O)        0.327     7.166 f  seg7_display/digSelector/seg7_cathodes_n_OBUF[6]_inst_i_34/O
                         net (fo=2, routed)           0.831     7.997    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I2_O)        0.326     8.323 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.582     8.905    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_19_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.029 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.605     9.634    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_6_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.758 r  check_collision/seg7_cathodes_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.686    12.443    seg7_cathodes_n_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.993 r  seg7_cathodes_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.993    seg7_cathodes_n[3]
    K13                                                               r  seg7_cathodes_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.700ns  (logic 4.459ns (45.967%)  route 5.241ns (54.033%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.419     5.644 r  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          1.194     6.839    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X41Y109        LUT2 (Prop_lut2_I1_O)        0.299     7.138 f  seg7_display/digSelector/seg7_cathodes_n_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.854     7.991    check_collision/seg7_cathodes_n_OBUF[5]_inst_i_1_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I4_O)        0.124     8.115 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.755     8.870    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.994 r  check_collision/seg7_cathodes_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.438    11.433    seg7_cathodes_n_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.926 r  seg7_cathodes_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.926    seg7_cathodes_n[2]
    K16                                                               r  seg7_cathodes_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_anodes_n[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.517ns  (logic 4.535ns (47.658%)  route 4.981ns (52.342%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.419     5.644 f  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          0.846     6.491    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X34Y107        LUT3 (Prop_lut3_I2_O)        0.332     6.823 r  seg7_display/digSelector/seg7_anodes_n_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.135    10.957    seg7_anodes_n_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.784    14.742 r  seg7_anodes_n_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.742    seg7_anodes_n[7]
    U13                                                               r  seg7_anodes_n[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_anodes_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.150ns  (logic 4.154ns (45.404%)  route 4.995ns (54.596%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  seg7_display/digSelector/Counter_reg[0]/Q
                         net (fo=19, routed)          0.832     6.513    seg7_display/digSelector/Counter_reg[0]_0
    SLICE_X34Y107        LUT3 (Prop_lut3_I1_O)        0.124     6.637 r  seg7_display/digSelector/seg7_anodes_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.164    10.801    seg7_anodes_n_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.375 r  seg7_anodes_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.375    seg7_anodes_n[2]
    T9                                                                r  seg7_anodes_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_anodes_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.852ns  (logic 4.472ns (50.517%)  route 4.380ns (49.483%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.225    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.419     5.644 f  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          0.832     6.477    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X34Y107        LUT3 (Prop_lut3_I2_O)        0.328     6.805 r  seg7_display/digSelector/seg7_anodes_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.548    10.352    seg7_anodes_n_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.725    14.077 r  seg7_anodes_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.077    seg7_anodes_n[6]
    K2                                                                r  seg7_anodes_n[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_anodes_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.493ns (61.686%)  route 0.928ns (38.314%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg7_display/digSelector/Counter_reg[2]/Q
                         net (fo=21, routed)          0.271     1.895    seg7_display/digSelector/Counter_reg[2]_0
    SLICE_X34Y107        LUT3 (Prop_lut3_I0_O)        0.043     1.938 r  seg7_display/digSelector/seg7_anodes_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.656     2.594    seg7_anodes_n_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     3.903 r  seg7_anodes_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.903    seg7_anodes_n[0]
    J17                                                               r  seg7_anodes_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_anodes_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.463ns (60.308%)  route 0.963ns (39.692%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  seg7_display/digSelector/Counter_reg[1]/Q
                         net (fo=17, routed)          0.228     1.839    seg7_display/digSelector/Counter_reg[1]_0
    SLICE_X34Y107        LUT3 (Prop_lut3_I1_O)        0.099     1.938 r  seg7_display/digSelector/seg7_anodes_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.735     2.673    seg7_anodes_n_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.909 r  seg7_anodes_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.909    seg7_anodes_n[1]
    J18                                                               r  seg7_anodes_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_anodes_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.503ns (60.071%)  route 0.999ns (39.929%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg7_display/digSelector/Counter_reg[2]/Q
                         net (fo=21, routed)          0.271     1.895    seg7_display/digSelector/Counter_reg[2]_0
    SLICE_X34Y107        LUT3 (Prop_lut3_I0_O)        0.043     1.938 r  seg7_display/digSelector/seg7_anodes_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.727     2.665    seg7_anodes_n_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     3.984 r  seg7_anodes_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.984    seg7_anodes_n[3]
    J14                                                               r  seg7_anodes_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.437ns (56.140%)  route 1.123ns (43.860%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg7_display/digSelector/Counter_reg[2]/Q
                         net (fo=21, routed)          0.322     1.946    check_collision/Counter[2]
    SLICE_X40Y110        LUT6 (Prop_lut6_I3_O)        0.045     1.991 r  check_collision/seg7_cathodes_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.801     2.791    seg7_cathodes_n_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.042 r  seg7_cathodes_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.042    seg7_cathodes_n[3]
    K13                                                               r  seg7_cathodes_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.380ns (53.604%)  route 1.195ns (46.396%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg7_display/digSelector/Counter_reg[2]/Q
                         net (fo=21, routed)          0.528     2.152    check_collision/Counter[2]
    SLICE_X40Y109        LUT5 (Prop_lut5_I2_O)        0.045     2.197 r  check_collision/seg7_cathodes_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.666     2.863    seg7_cathodes_n_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.057 r  seg7_cathodes_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.057    seg7_cathodes_n[2]
    K16                                                               r  seg7_cathodes_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_anodes_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.438ns (51.791%)  route 1.339ns (48.209%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 f  seg7_display/digSelector/Counter_reg[0]/Q
                         net (fo=19, routed)          0.299     1.922    seg7_display/digSelector/Counter_reg[0]_0
    SLICE_X34Y107        LUT3 (Prop_lut3_I2_O)        0.045     1.967 r  seg7_display/digSelector/seg7_anodes_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.040     3.007    seg7_anodes_n_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.260 r  seg7_anodes_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.260    seg7_anodes_n[5]
    T14                                                               r  seg7_anodes_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.424ns (50.905%)  route 1.374ns (49.095%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg7_display/digSelector/Counter_reg[2]/Q
                         net (fo=21, routed)          0.323     1.947    check_collision/Counter[2]
    SLICE_X40Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.050     3.042    seg7_cathodes_n_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.280 r  seg7_cathodes_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.280    seg7_cathodes_n[6]
    L18                                                               r  seg7_cathodes_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_anodes_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.437ns (50.785%)  route 1.392ns (49.215%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg7_display/digSelector/Counter_reg[0]/Q
                         net (fo=19, routed)          0.324     1.947    seg7_display/digSelector/Counter_reg[0]_0
    SLICE_X34Y107        LUT3 (Prop_lut3_I1_O)        0.045     1.992 r  seg7_display/digSelector/seg7_anodes_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.068     3.061    seg7_anodes_n_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.311 r  seg7_anodes_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.311    seg7_anodes_n[4]
    P14                                                               r  seg7_anodes_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_anodes_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.471ns (48.467%)  route 1.564ns (51.533%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg7_display/digSelector/Counter_reg[0]/Q
                         net (fo=19, routed)          0.324     1.947    seg7_display/digSelector/Counter_reg[0]_0
    SLICE_X34Y107        LUT3 (Prop_lut3_I1_O)        0.043     1.990 r  seg7_display/digSelector/seg7_anodes_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.240     3.230    seg7_anodes_n_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.287     4.517 r  seg7_anodes_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.517    seg7_anodes_n[6]
    K2                                                                r  seg7_anodes_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_display/digSelector/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_cathodes_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.237ns  (logic 1.420ns (43.875%)  route 1.817ns (56.125%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.482    seg7_display/digSelector/Clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  seg7_display/digSelector/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg7_display/digSelector/Counter_reg[2]/Q
                         net (fo=21, routed)          0.498     2.122    check_collision/Counter[2]
    SLICE_X40Y109        LUT5 (Prop_lut5_I2_O)        0.045     2.167 r  check_collision/seg7_cathodes_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.319     3.485    seg7_cathodes_n_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.720 r  seg7_cathodes_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.720    seg7_cathodes_n[4]
    P15                                                               r  seg7_cathodes_n[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  refresh_divider/refresh_clock
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 check_collision/kills_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.687ns  (logic 4.797ns (37.814%)  route 7.890ns (62.186%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.624     8.998    check_collision/refresh_clock_BUFG
    SLICE_X38Y108        FDRE                                         r  check_collision/kills_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518     9.516 r  check_collision/kills_reg[5]/Q
                         net (fo=12, routed)          1.091    10.606    check_collision/kills_reg[5]
    SLICE_X38Y109        LUT6 (Prop_lut6_I2_O)        0.124    10.730 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_29/O
                         net (fo=3, routed)           0.731    11.461    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_29_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    11.585 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.789    12.375    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.499 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.763    13.262    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_5_n_0
    SLICE_X40Y109        LUT5 (Prop_lut5_I0_O)        0.150    13.412 r  check_collision/seg7_cathodes_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.515    17.927    seg7_cathodes_n_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    21.685 r  seg7_cathodes_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.685    seg7_cathodes_n[1]
    R10                                                               r  seg7_cathodes_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/deaths_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.372ns  (logic 4.529ns (36.608%)  route 7.843ns (63.392%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.620     8.994    check_collision/refresh_clock_BUFG
    SLICE_X44Y108        FDRE                                         r  check_collision/deaths_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.456     9.450 r  check_collision/deaths_reg[3]/Q
                         net (fo=16, routed)          1.321    10.771    check_collision/deaths_reg_n_0_[3]
    SLICE_X44Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.895 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_24/O
                         net (fo=2, routed)           0.813    11.708    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_24_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.832 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.538    12.370    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.494 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.807    13.301    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.425 r  check_collision/seg7_cathodes_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.363    17.788    seg7_cathodes_n_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.365 r  seg7_cathodes_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.365    seg7_cathodes_n[0]
    T10                                                               r  seg7_cathodes_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/kills_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.105ns  (logic 4.879ns (40.304%)  route 7.226ns (59.696%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.624     8.998    check_collision/refresh_clock_BUFG
    SLICE_X39Y108        FDRE                                         r  check_collision/kills_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     9.417 r  check_collision/kills_reg[7]/Q
                         net (fo=11, routed)          1.073    10.490    check_collision/kills_reg[7]
    SLICE_X38Y110        LUT5 (Prop_lut5_I2_O)        0.323    10.813 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.469    11.282    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_27_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I0_O)        0.328    11.610 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.826    12.436    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.560 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.762    13.322    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.446 r  check_collision/seg7_cathodes_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.096    17.542    seg7_cathodes_n_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    21.102 r  seg7_cathodes_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.102    seg7_cathodes_n[5]
    T11                                                               r  seg7_cathodes_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/kills_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.593ns  (logic 4.548ns (39.228%)  route 7.045ns (60.772%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.624     8.998    check_collision/refresh_clock_BUFG
    SLICE_X38Y108        FDRE                                         r  check_collision/kills_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518     9.516 r  check_collision/kills_reg[5]/Q
                         net (fo=12, routed)          1.091    10.606    check_collision/kills_reg[5]
    SLICE_X38Y109        LUT6 (Prop_lut6_I2_O)        0.124    10.730 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_29/O
                         net (fo=3, routed)           0.731    11.461    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_29_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    11.585 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.789    12.375    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.499 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.763    13.262    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_5_n_0
    SLICE_X40Y109        LUT5 (Prop_lut5_I4_O)        0.124    13.386 r  check_collision/seg7_cathodes_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.671    17.057    seg7_cathodes_n_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.590 r  seg7_cathodes_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.590    seg7_cathodes_n[4]
    P15                                                               r  seg7_cathodes_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/kills_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.135ns  (logic 4.855ns (43.604%)  route 6.280ns (56.396%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.624     8.998    check_collision/refresh_clock_BUFG
    SLICE_X39Y108        FDRE                                         r  check_collision/kills_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     9.417 r  check_collision/kills_reg[7]/Q
                         net (fo=11, routed)          1.073    10.490    check_collision/kills_reg[7]
    SLICE_X38Y110        LUT5 (Prop_lut5_I2_O)        0.323    10.813 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.469    11.282    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_27_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I0_O)        0.328    11.610 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.826    12.436    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.560 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.832    13.392    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I0_O)        0.124    13.516 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.079    16.595    seg7_cathodes_n_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    20.133 r  seg7_cathodes_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.133    seg7_cathodes_n[6]
    L18                                                               r  seg7_cathodes_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/kills_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.751ns  (logic 4.868ns (45.280%)  route 5.883ns (54.720%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.624     8.998    check_collision/refresh_clock_BUFG
    SLICE_X39Y108        FDRE                                         r  check_collision/kills_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     9.417 r  check_collision/kills_reg[7]/Q
                         net (fo=11, routed)          1.073    10.490    check_collision/kills_reg[7]
    SLICE_X38Y110        LUT5 (Prop_lut5_I2_O)        0.323    10.813 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.469    11.282    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_27_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I0_O)        0.328    11.610 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.826    12.436    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.560 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.829    13.389    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I1_O)        0.124    13.513 r  check_collision/seg7_cathodes_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.686    16.199    seg7_cathodes_n_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    19.749 r  seg7_cathodes_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.749    seg7_cathodes_n[3]
    K13                                                               r  seg7_cathodes_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/kills_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 4.811ns (46.381%)  route 5.562ns (53.619%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.624     8.998    check_collision/refresh_clock_BUFG
    SLICE_X39Y108        FDRE                                         r  check_collision/kills_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     9.417 r  check_collision/kills_reg[7]/Q
                         net (fo=11, routed)          1.073    10.490    check_collision/kills_reg[7]
    SLICE_X38Y110        LUT5 (Prop_lut5_I2_O)        0.323    10.813 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.469    11.282    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_27_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I0_O)        0.328    11.610 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.826    12.436    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.560 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.755    13.315    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y109        LUT5 (Prop_lut5_I4_O)        0.124    13.439 r  check_collision/seg7_cathodes_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.438    15.878    seg7_cathodes_n_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.371 r  seg7_cathodes_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.371    seg7_cathodes_n[2]
    K16                                                               r  seg7_cathodes_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 check_collision/deaths_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.448ns (58.767%)  route 1.016ns (41.233%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    check_collision/refresh_clock_BUFG
    SLICE_X42Y108        FDRE                                         r  check_collision/deaths_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     3.007 r  check_collision/deaths_reg[1]/Q
                         net (fo=10, routed)          0.152     3.159    check_collision/deaths_reg_n_0_[1]
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.045     3.204 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.197     3.402    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y109        LUT5 (Prop_lut5_I1_O)        0.045     3.447 r  check_collision/seg7_cathodes_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.666     4.113    seg7_cathodes_n_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     5.307 r  seg7_cathodes_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.307    seg7_cathodes_n[2]
    K16                                                               r  seg7_cathodes_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/deaths_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.505ns (55.141%)  route 1.224ns (44.859%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    check_collision/refresh_clock_BUFG
    SLICE_X42Y108        FDRE                                         r  check_collision/deaths_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     3.007 r  check_collision/deaths_reg[1]/Q
                         net (fo=10, routed)          0.152     3.159    check_collision/deaths_reg_n_0_[1]
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.045     3.204 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.271     3.476    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I2_O)        0.045     3.521 r  check_collision/seg7_cathodes_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.801     4.321    seg7_cathodes_n_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     5.572 r  seg7_cathodes_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.572    seg7_cathodes_n[3]
    K13                                                               r  seg7_cathodes_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/deaths_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.955ns  (logic 1.492ns (50.488%)  route 1.463ns (49.512%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    check_collision/refresh_clock_BUFG
    SLICE_X42Y108        FDRE                                         r  check_collision/deaths_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     3.007 r  check_collision/deaths_reg[1]/Q
                         net (fo=10, routed)          0.152     3.159    check_collision/deaths_reg_n_0_[1]
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.045     3.204 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.261     3.465    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I3_O)        0.045     3.510 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.050     4.560    seg7_cathodes_n_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     5.798 r  seg7_cathodes_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.798    seg7_cathodes_n[6]
    L18                                                               r  seg7_cathodes_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/deaths_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.137ns  (logic 1.488ns (47.439%)  route 1.649ns (52.561%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    check_collision/refresh_clock_BUFG
    SLICE_X42Y108        FDRE                                         r  check_collision/deaths_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     3.007 r  check_collision/deaths_reg[1]/Q
                         net (fo=10, routed)          0.152     3.159    check_collision/deaths_reg_n_0_[1]
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.045     3.204 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.178     3.382    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y109        LUT5 (Prop_lut5_I1_O)        0.045     3.427 r  check_collision/seg7_cathodes_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.319     4.746    seg7_cathodes_n_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     5.980 r  seg7_cathodes_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.980    seg7_cathodes_n[4]
    P15                                                               r  seg7_cathodes_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/deaths_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.515ns (45.255%)  route 1.833ns (54.745%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    check_collision/refresh_clock_BUFG
    SLICE_X42Y108        FDRE                                         r  check_collision/deaths_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     3.007 r  check_collision/deaths_reg[1]/Q
                         net (fo=10, routed)          0.152     3.159    check_collision/deaths_reg_n_0_[1]
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.045     3.204 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.201     3.405    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.045     3.450 r  check_collision/seg7_cathodes_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.480     4.930    seg7_cathodes_n_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     6.191 r  seg7_cathodes_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.191    seg7_cathodes_n[5]
    T11                                                               r  seg7_cathodes_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/deaths_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.569ns  (logic 1.575ns (44.138%)  route 1.993ns (55.862%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    check_collision/refresh_clock_BUFG
    SLICE_X42Y108        FDRE                                         r  check_collision/deaths_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     3.007 r  check_collision/deaths_reg[1]/Q
                         net (fo=10, routed)          0.152     3.159    check_collision/deaths_reg_n_0_[1]
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.045     3.204 r  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.178     3.382    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y109        LUT5 (Prop_lut5_I2_O)        0.048     3.430 r  check_collision/seg7_cathodes_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.663     5.093    seg7_cathodes_n_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.318     6.412 r  seg7_cathodes_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.412    seg7_cathodes_n[1]
    R10                                                               r  seg7_cathodes_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_collision/deaths_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            seg7_cathodes_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.584ns  (logic 1.531ns (42.728%)  route 2.053ns (57.272%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.563     2.843    check_collision/refresh_clock_BUFG
    SLICE_X42Y108        FDRE                                         r  check_collision/deaths_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     3.007 r  check_collision/deaths_reg[1]/Q
                         net (fo=10, routed)          0.152     3.159    check_collision/deaths_reg_n_0_[1]
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.045     3.204 f  check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.278     3.483    check_collision/seg7_cathodes_n_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I2_O)        0.045     3.528 r  check_collision/seg7_cathodes_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.622     5.150    seg7_cathodes_n_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     6.427 r  seg7_cathodes_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.427    seg7_cathodes_n[0]
    T10                                                               r  seg7_cathodes_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PIN_SystemClock_100MHz

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.631ns (22.864%)  route 5.502ns (77.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.357     7.133    vga_sync/vga_sync/SR[0]
    SLICE_X51Y99         FDCE                                         f  vga_sync/vga_sync/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[16]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.631ns (22.864%)  route 5.502ns (77.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.357     7.133    vga_sync/vga_sync/SR[0]
    SLICE_X51Y99         FDCE                                         f  vga_sync/vga_sync/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[17]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.631ns (22.864%)  route 5.502ns (77.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.357     7.133    vga_sync/vga_sync/SR[0]
    SLICE_X51Y99         FDCE                                         f  vga_sync/vga_sync/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[18]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.631ns (22.864%)  route 5.502ns (77.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.357     7.133    vga_sync/vga_sync/SR[0]
    SLICE_X51Y99         FDCE                                         f  vga_sync/vga_sync/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  vga_sync/vga_sync/cnt_reg[19]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.995ns  (logic 1.631ns (23.317%)  route 5.364ns (76.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.219     6.995    vga_sync/vga_sync/SR[0]
    SLICE_X51Y98         FDCE                                         f  vga_sync/vga_sync/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  vga_sync/vga_sync/cnt_reg[12]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.995ns  (logic 1.631ns (23.317%)  route 5.364ns (76.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.219     6.995    vga_sync/vga_sync/SR[0]
    SLICE_X51Y98         FDCE                                         f  vga_sync/vga_sync/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  vga_sync/vga_sync/cnt_reg[13]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.995ns  (logic 1.631ns (23.317%)  route 5.364ns (76.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.219     6.995    vga_sync/vga_sync/SR[0]
    SLICE_X51Y98         FDCE                                         f  vga_sync/vga_sync/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  vga_sync/vga_sync/cnt_reg[14]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.995ns  (logic 1.631ns (23.317%)  route 5.364ns (76.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.219     6.995    vga_sync/vga_sync/SR[0]
    SLICE_X51Y98         FDCE                                         f  vga_sync/vga_sync/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  vga_sync/vga_sync/cnt_reg[15]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            refresh_divider/cnt_reg[0]/PRE
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.851ns  (logic 1.631ns (23.808%)  route 5.220ns (76.192%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.074     6.851    refresh_divider/Reset
    SLICE_X48Y92         FDPE                                         f  refresh_divider/cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y92         FDPE                                         r  refresh_divider/cnt_reg[0]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            refresh_divider/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.851ns  (logic 1.631ns (23.808%)  route 5.220ns (76.192%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.074     6.851    refresh_divider/Reset
    SLICE_X48Y92         FDCE                                         f  refresh_divider/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.935    refresh_divider/Clock_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  refresh_divider/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[24]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.320ns (16.250%)  route 1.647ns (83.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.327     1.967    vga_sync/vga_sync/SR[0]
    SLICE_X51Y101        FDCE                                         f  vga_sync/vga_sync/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[24]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[25]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.320ns (16.250%)  route 1.647ns (83.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.327     1.967    vga_sync/vga_sync/SR[0]
    SLICE_X51Y101        FDCE                                         f  vga_sync/vga_sync/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[25]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[26]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.320ns (16.250%)  route 1.647ns (83.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.327     1.967    vga_sync/vga_sync/SR[0]
    SLICE_X51Y101        FDCE                                         f  vga_sync/vga_sync/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[26]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[27]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.320ns (16.250%)  route 1.647ns (83.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.327     1.967    vga_sync/vga_sync/SR[0]
    SLICE_X51Y101        FDCE                                         f  vga_sync/vga_sync/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  vga_sync/vga_sync/cnt_reg[27]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[28]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.320ns (15.789%)  route 1.704ns (84.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.384     2.024    vga_sync/vga_sync/SR[0]
    SLICE_X51Y102        FDCE                                         f  vga_sync/vga_sync/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  vga_sync/vga_sync/cnt_reg[28]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[29]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.320ns (15.789%)  route 1.704ns (84.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.384     2.024    vga_sync/vga_sync/SR[0]
    SLICE_X51Y102        FDCE                                         f  vga_sync/vga_sync/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  vga_sync/vga_sync/cnt_reg[29]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[30]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.320ns (15.789%)  route 1.704ns (84.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.384     2.024    vga_sync/vga_sync/SR[0]
    SLICE_X51Y102        FDCE                                         f  vga_sync/vga_sync/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  vga_sync/vga_sync/cnt_reg[30]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[31]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.320ns (15.789%)  route 1.704ns (84.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.384     2.024    vga_sync/vga_sync/SR[0]
    SLICE_X51Y102        FDCE                                         f  vga_sync/vga_sync/cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  vga_sync/vga_sync/cnt_reg[31]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[20]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.320ns (15.740%)  route 1.711ns (84.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.390     2.030    vga_sync/vga_sync/SR[0]
    SLICE_X51Y100        FDCE                                         f  vga_sync/vga_sync/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[20]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/vga_sync/cnt_reg[21]/CLR
                            (removal check against rising-edge clock PIN_SystemClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.320ns (15.740%)  route 1.711ns (84.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 f  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.390     2.030    vga_sync/vga_sync/SR[0]
    SLICE_X51Y100        FDCE                                         f  vga_sync/vga_sync/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_SystemClock_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.995    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  vga_sync/vga_sync/cnt_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  refresh_divider/refresh_clock

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.253ns  (logic 1.736ns (21.034%)  route 6.517ns (78.966%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.494     8.253    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.516     8.274    handle_movement/refresh_clock_BUFG
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[3]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.253ns  (logic 1.736ns (21.034%)  route 6.517ns (78.966%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.494     8.253    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.516     8.274    handle_movement/refresh_clock_BUFG
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[7]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.993ns  (logic 1.736ns (21.718%)  route 6.257ns (78.282%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.234     7.993    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.515     8.273    handle_movement/refresh_clock_BUFG
    SLICE_X39Y96         FDRE                                         r  handle_movement/x_int_reg[2]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.981ns  (logic 1.736ns (21.751%)  route 6.245ns (78.249%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.222     7.981    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X37Y98         FDRE                                         r  handle_movement/x_int_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.517     8.275    handle_movement/refresh_clock_BUFG
    SLICE_X37Y98         FDRE                                         r  handle_movement/x_int_reg[12]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.978ns  (logic 1.736ns (21.759%)  route 6.242ns (78.241%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.219     7.978    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  handle_movement/x_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.517     8.275    handle_movement/refresh_clock_BUFG
    SLICE_X36Y97         FDRE                                         r  handle_movement/x_int_reg[1]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.870ns  (logic 1.736ns (22.056%)  route 6.134ns (77.944%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.112     7.870    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y99         FDRE                                         r  handle_movement/x_int_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.516     8.274    handle_movement/refresh_clock_BUFG
    SLICE_X39Y99         FDRE                                         r  handle_movement/x_int_reg[15]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.784ns  (logic 1.736ns (22.302%)  route 6.048ns (77.698%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.025     7.784    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506     8.263    handle_movement/refresh_clock_BUFG
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[25]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.784ns  (logic 1.736ns (22.302%)  route 6.048ns (77.698%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.025     7.784    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506     8.263    handle_movement/refresh_clock_BUFG
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[26]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.784ns  (logic 1.736ns (22.302%)  route 6.048ns (77.698%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.025     7.784    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506     8.263    handle_movement/refresh_clock_BUFG
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[27]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.784ns  (logic 1.736ns (22.302%)  route 6.048ns (77.698%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        8.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          4.192     5.680    handle_movement/Buttons_IBUF[0]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.804 r  handle_movement/x_int[9]_i_1__0/O
                         net (fo=33, routed)          0.831     6.635    handle_movement/x_int[9]_i_1__0_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.759 r  handle_movement/x_int[31]_i_1__0/O
                         net (fo=26, routed)          1.025     7.784    handle_movement/x_int[31]_i_1__0_n_0
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.315     6.667    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.758 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.506     8.263    handle_movement/refresh_clock_BUFG
    SLICE_X39Y102        FDRE                                         r  handle_movement/x_int_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Buttons[1]
                            (input port)
  Destination:            handle_firing/move_en_reg/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.289ns (23.125%)  route 0.962ns (76.875%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Buttons_IBUF[1]_inst/O
                         net (fo=3, routed)           0.962     1.207    handle_firing/Buttons_IBUF[0]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.252 r  handle_firing/move_en_i_1/O
                         net (fo=1, routed)           0.000     1.252    handle_firing/move_en_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  handle_firing/move_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.837     3.767    handle_firing/refresh_clock_BUFG
    SLICE_X39Y92         FDRE                                         r  handle_firing/move_en_reg/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.301ns (21.256%)  route 1.114ns (78.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          1.114     1.370    handle_movement/Buttons_IBUF[0]
    SLICE_X37Y96         LUT4 (Prop_lut4_I2_O)        0.045     1.415 r  handle_movement/x_int[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.415    handle_movement/x_int[3]_i_1__0_n_0
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.839     3.769    handle_movement/refresh_clock_BUFG
    SLICE_X37Y96         FDRE                                         r  handle_movement/x_int_reg[3]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.301ns (20.896%)  route 1.138ns (79.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          1.138     1.394    handle_movement/Buttons_IBUF[0]
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.439 r  handle_movement/x_int[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.439    handle_movement/x_int0_in[9]
    SLICE_X37Y97         FDRE                                         r  handle_movement/x_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.840     3.770    handle_movement/refresh_clock_BUFG
    SLICE_X37Y97         FDRE                                         r  handle_movement/x_int_reg[9]/C

Slack:                    inf
  Source:                 Buttons[1]
                            (input port)
  Destination:            handle_firing/x_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.289ns (18.882%)  route 1.244ns (81.118%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Buttons_IBUF[1]_inst/O
                         net (fo=3, routed)           1.102     1.347    handle_firing/Buttons_IBUF[0]
    SLICE_X39Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.392 r  handle_firing/x_int[9]_i_1__1/O
                         net (fo=10, routed)          0.141     1.533    handle_firing/x_int[9]_i_1__1_n_0
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.835     3.765    handle_firing/refresh_clock_BUFG
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[1]/C

Slack:                    inf
  Source:                 Buttons[1]
                            (input port)
  Destination:            handle_firing/x_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.289ns (18.882%)  route 1.244ns (81.118%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Buttons_IBUF[1]_inst/O
                         net (fo=3, routed)           1.102     1.347    handle_firing/Buttons_IBUF[0]
    SLICE_X39Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.392 r  handle_firing/x_int[9]_i_1__1/O
                         net (fo=10, routed)          0.141     1.533    handle_firing/x_int[9]_i_1__1_n_0
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.835     3.765    handle_firing/refresh_clock_BUFG
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[2]/C

Slack:                    inf
  Source:                 Buttons[1]
                            (input port)
  Destination:            handle_firing/x_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.289ns (18.882%)  route 1.244ns (81.118%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Buttons_IBUF[1]_inst/O
                         net (fo=3, routed)           1.102     1.347    handle_firing/Buttons_IBUF[0]
    SLICE_X39Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.392 r  handle_firing/x_int[9]_i_1__1/O
                         net (fo=10, routed)          0.141     1.533    handle_firing/x_int[9]_i_1__1_n_0
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.835     3.765    handle_firing/refresh_clock_BUFG
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[4]/C

Slack:                    inf
  Source:                 Buttons[1]
                            (input port)
  Destination:            handle_firing/x_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.289ns (18.882%)  route 1.244ns (81.118%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Buttons_IBUF[1]_inst/O
                         net (fo=3, routed)           1.102     1.347    handle_firing/Buttons_IBUF[0]
    SLICE_X39Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.392 r  handle_firing/x_int[9]_i_1__1/O
                         net (fo=10, routed)          0.141     1.533    handle_firing/x_int[9]_i_1__1_n_0
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.835     3.765    handle_firing/refresh_clock_BUFG
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[5]/C

Slack:                    inf
  Source:                 Buttons[1]
                            (input port)
  Destination:            handle_firing/x_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.289ns (18.882%)  route 1.244ns (81.118%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Buttons_IBUF[1]_inst/O
                         net (fo=3, routed)           1.102     1.347    handle_firing/Buttons_IBUF[0]
    SLICE_X39Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.392 r  handle_firing/x_int[9]_i_1__1/O
                         net (fo=10, routed)          0.141     1.533    handle_firing/x_int[9]_i_1__1_n_0
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.835     3.765    handle_firing/refresh_clock_BUFG
    SLICE_X42Y92         FDRE                                         r  handle_firing/x_int_reg[6]/C

Slack:                    inf
  Source:                 Buttons[1]
                            (input port)
  Destination:            handle_firing/x_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.289ns (18.845%)  route 1.247ns (81.156%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Buttons_IBUF[1]_inst/O
                         net (fo=3, routed)           1.102     1.347    handle_firing/Buttons_IBUF[0]
    SLICE_X39Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.392 r  handle_firing/x_int[9]_i_1__1/O
                         net (fo=10, routed)          0.144     1.536    handle_firing/x_int[9]_i_1__1_n_0
    SLICE_X37Y93         FDRE                                         r  handle_firing/x_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.839     3.769    handle_firing/refresh_clock_BUFG
    SLICE_X37Y93         FDRE                                         r  handle_firing/x_int_reg[9]/C

Slack:                    inf
  Source:                 Buttons[0]
                            (input port)
  Destination:            handle_movement/x_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.301ns (19.316%)  route 1.256ns (80.684%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  Buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    Buttons[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  Buttons_IBUF[0]_inst/O
                         net (fo=30, routed)          1.256     1.512    handle_movement/Buttons_IBUF[0]
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.557 r  handle_movement/x_int[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.557    handle_movement/x_int0_in[6]
    SLICE_X39Y97         FDRE                                         r  handle_movement/x_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.698     2.902    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.931 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.839     3.769    handle_movement/refresh_clock_BUFG
    SLICE_X39Y97         FDRE                                         r  handle_movement/x_int_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sync/vga_sync/temp_clock

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.613ns  (logic 1.631ns (21.425%)  route 5.982ns (78.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.836     7.613    vga_sync/Reset
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.513     8.177    vga_sync/temp_clock
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[5]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.613ns  (logic 1.631ns (21.425%)  route 5.982ns (78.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.836     7.613    vga_sync/Reset
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.513     8.177    vga_sync/temp_clock
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[8]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.613ns  (logic 1.631ns (21.425%)  route 5.982ns (78.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.836     7.613    vga_sync/Reset
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.513     8.177    vga_sync/temp_clock
    SLICE_X41Y90         FDRE                                         r  vga_sync/y_int_reg[9]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.631ns (22.345%)  route 5.668ns (77.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.523     7.299    vga_sync/Reset
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510     8.174    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[0]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.631ns (22.345%)  route 5.668ns (77.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.523     7.299    vga_sync/Reset
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510     8.174    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[1]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.631ns (22.345%)  route 5.668ns (77.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.523     7.299    vga_sync/Reset
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510     8.174    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[2]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.631ns (22.345%)  route 5.668ns (77.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.523     7.299    vga_sync/Reset
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510     8.174    vga_sync/temp_clock
    SLICE_X43Y90         FDRE                                         r  vga_sync/y_int_reg[3]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.631ns (22.345%)  route 5.668ns (77.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.523     7.299    vga_sync/Reset
    SLICE_X42Y90         FDRE                                         r  vga_sync/y_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510     8.174    vga_sync/temp_clock
    SLICE_X42Y90         FDRE                                         r  vga_sync/y_int_reg[4]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.631ns (22.345%)  route 5.668ns (77.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.523     7.299    vga_sync/Reset
    SLICE_X42Y90         FDRE                                         r  vga_sync/y_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510     8.174    vga_sync/temp_clock
    SLICE_X42Y90         FDRE                                         r  vga_sync/y_int_reg[6]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/y_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.631ns (22.345%)  route 5.668ns (77.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.145     4.652    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          2.523     7.299    vga_sync/Reset
    SLICE_X42Y90         FDRE                                         r  vga_sync/y_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.934    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.418     5.352 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.221     6.573    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.664 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.510     8.174    vga_sync/temp_clock
    SLICE_X42Y90         FDRE                                         r  vga_sync/y_int_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.480ns  (logic 0.320ns (12.887%)  route 2.160ns (87.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.840     2.480    vga_sync/Reset
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[8]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.480ns  (logic 0.320ns (12.887%)  route 2.160ns (87.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.840     2.480    vga_sync/Reset
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X43Y93         FDRE                                         r  vga_sync/x_int_reg[9]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.320ns (12.742%)  route 2.189ns (87.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.868     2.508    vga_sync/Reset
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[0]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.320ns (12.742%)  route 2.189ns (87.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.868     2.508    vga_sync/Reset
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[1]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.320ns (12.742%)  route 2.189ns (87.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.868     2.508    vga_sync/Reset
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[2]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.320ns (12.742%)  route 2.189ns (87.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.868     2.508    vga_sync/Reset
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[3]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.320ns (12.742%)  route 2.189ns (87.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.868     2.508    vga_sync/Reset
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.836     3.716    vga_sync/temp_clock
    SLICE_X45Y93         FDRE                                         r  vga_sync/x_int_reg[4]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.603ns  (logic 0.320ns (12.280%)  route 2.283ns (87.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.963     2.603    vga_sync/Reset
    SLICE_X43Y92         FDRE                                         r  vga_sync/x_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.835     3.715    vga_sync/temp_clock
    SLICE_X43Y92         FDRE                                         r  vga_sync/x_int_reg[5]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.603ns  (logic 0.320ns (12.280%)  route 2.283ns (87.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.963     2.603    vga_sync/Reset
    SLICE_X43Y92         FDRE                                         r  vga_sync/x_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.835     3.715    vga_sync/temp_clock
    SLICE_X43Y92         FDRE                                         r  vga_sync/x_int_reg[6]/C

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            vga_sync/x_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.603ns  (logic 0.320ns (12.280%)  route 2.283ns (87.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.595    vga_sync/vga_sync/Reset_n_IBUF
    SLICE_X38Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  vga_sync/vga_sync/x_int[9]_i_1/O
                         net (fo=86, routed)          0.963     2.603    vga_sync/Reset
    SLICE_X43Y92         FDRE                                         r  vga_sync/x_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.835     2.000    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.204     2.204 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.647     2.851    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.880 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.835     3.715    vga_sync/temp_clock
    SLICE_X43Y92         FDRE                                         r  vga_sync/x_int_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  refresh_divider/refresh_clock
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enemy_movement/new_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_blu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.778ns  (logic 5.248ns (38.091%)  route 8.530ns (61.909%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.638     9.012    enemy_movement/refresh_clock_BUFG
    SLICE_X31Y91         FDRE                                         r  enemy_movement/new_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     9.468 r  enemy_movement/new_y_reg[7]/Q
                         net (fo=62, routed)          1.730    11.198    vga_sync/VGA_red_OBUF[3]_inst_i_10_0[6]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124    11.322 r  vga_sync/VGA_red_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    11.322    vga_sync/VGA_red_OBUF[3]_inst_i_69_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.698 r  vga_sync/VGA_red_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.698    vga_sync/VGA_red_OBUF[3]_inst_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.952 f  vga_sync/VGA_red_OBUF[3]_inst_i_10/CO[0]
                         net (fo=1, routed)           0.952    12.903    red2
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.367    13.270 f  VGA_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.665    13.935    vga_sync/VGA_blu[0]_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.124    14.059 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.183    19.243    VGA_blu_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.790 r  VGA_blu_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.790    VGA_blu[0]
    B7                                                                r  VGA_blu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_movement/new_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.712ns  (logic 5.466ns (39.865%)  route 8.245ns (60.135%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.638     9.012    enemy_movement/refresh_clock_BUFG
    SLICE_X31Y91         FDRE                                         r  enemy_movement/new_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     9.468 r  enemy_movement/new_y_reg[7]/Q
                         net (fo=62, routed)          1.730    11.198    vga_sync/VGA_red_OBUF[3]_inst_i_10_0[6]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124    11.322 r  vga_sync/VGA_red_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    11.322    vga_sync/VGA_red_OBUF[3]_inst_i_69_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.698 r  vga_sync/VGA_red_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.698    vga_sync/VGA_red_OBUF[3]_inst_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.952 r  vga_sync/VGA_red_OBUF[3]_inst_i_10/CO[0]
                         net (fo=1, routed)           0.952    12.903    red2
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.367    13.270 r  VGA_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.665    13.935    vga_sync/VGA_blu[0]_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.152    14.087 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.899    18.986    VGA_red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.737    22.724 r  VGA_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.724    VGA_red[2]
    C5                                                                r  VGA_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_movement/new_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_blu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.488ns  (logic 5.253ns (38.943%)  route 8.235ns (61.057%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.638     9.012    enemy_movement/refresh_clock_BUFG
    SLICE_X31Y91         FDRE                                         r  enemy_movement/new_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     9.468 r  enemy_movement/new_y_reg[7]/Q
                         net (fo=62, routed)          1.730    11.198    vga_sync/VGA_red_OBUF[3]_inst_i_10_0[6]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124    11.322 r  vga_sync/VGA_red_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    11.322    vga_sync/VGA_red_OBUF[3]_inst_i_69_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.698 r  vga_sync/VGA_red_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.698    vga_sync/VGA_red_OBUF[3]_inst_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.952 f  vga_sync/VGA_red_OBUF[3]_inst_i_10/CO[0]
                         net (fo=1, routed)           0.952    12.903    red2
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.367    13.270 f  VGA_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.665    13.935    vga_sync/VGA_blu[0]_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.124    14.059 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.889    18.948    VGA_blu_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.500 r  VGA_blu_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.500    VGA_blu[3]
    D8                                                                r  VGA_blu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_movement/new_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.474ns  (logic 5.479ns (40.665%)  route 7.995ns (59.335%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.638     9.012    enemy_movement/refresh_clock_BUFG
    SLICE_X31Y91         FDRE                                         r  enemy_movement/new_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     9.468 r  enemy_movement/new_y_reg[7]/Q
                         net (fo=62, routed)          1.730    11.198    vga_sync/VGA_red_OBUF[3]_inst_i_10_0[6]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124    11.322 r  vga_sync/VGA_red_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    11.322    vga_sync/VGA_red_OBUF[3]_inst_i_69_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.698 r  vga_sync/VGA_red_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.698    vga_sync/VGA_red_OBUF[3]_inst_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.952 r  vga_sync/VGA_red_OBUF[3]_inst_i_10/CO[0]
                         net (fo=1, routed)           0.952    12.903    red2
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.367    13.270 r  VGA_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.665    13.935    vga_sync/VGA_blu[0]_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.152    14.087 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.649    18.736    VGA_red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.750    22.486 r  VGA_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.486    VGA_red[1]
    B4                                                                r  VGA_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_movement/new_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.338ns  (logic 5.483ns (41.103%)  route 7.856ns (58.897%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.638     9.012    enemy_movement/refresh_clock_BUFG
    SLICE_X31Y91         FDRE                                         r  enemy_movement/new_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     9.468 r  enemy_movement/new_y_reg[7]/Q
                         net (fo=62, routed)          1.730    11.198    vga_sync/VGA_red_OBUF[3]_inst_i_10_0[6]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124    11.322 r  vga_sync/VGA_red_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    11.322    vga_sync/VGA_red_OBUF[3]_inst_i_69_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.698 r  vga_sync/VGA_red_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.698    vga_sync/VGA_red_OBUF[3]_inst_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.952 r  vga_sync/VGA_red_OBUF[3]_inst_i_10/CO[0]
                         net (fo=1, routed)           0.952    12.903    red2
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.367    13.270 r  VGA_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.665    13.935    vga_sync/VGA_blu[0]_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.152    14.087 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.509    18.597    VGA_red_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.754    22.350 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.350    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_movement/new_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_grn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.332ns  (logic 5.396ns (40.476%)  route 7.936ns (59.524%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y93         FDRE                                         r  handle_movement/new_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     9.467 r  handle_movement/new_x_reg[3]/Q
                         net (fo=11, routed)          0.852    10.319    handle_movement/Q[3]
    SLICE_X38Y94         LUT4 (Prop_lut4_I2_O)        0.124    10.443 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.443    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.976 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.976    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.230 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.322    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.689 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.823    13.512    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.636 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.169    18.805    VGA_grn_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    22.343 r  VGA_grn_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.343    VGA_grn[0]
    C6                                                                r  VGA_grn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_movement/new_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_blu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.330ns  (logic 5.252ns (39.401%)  route 8.078ns (60.599%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.638     9.012    enemy_movement/refresh_clock_BUFG
    SLICE_X31Y91         FDRE                                         r  enemy_movement/new_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     9.468 r  enemy_movement/new_y_reg[7]/Q
                         net (fo=62, routed)          1.730    11.198    vga_sync/VGA_red_OBUF[3]_inst_i_10_0[6]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124    11.322 r  vga_sync/VGA_red_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    11.322    vga_sync/VGA_red_OBUF[3]_inst_i_69_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.698 r  vga_sync/VGA_red_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.698    vga_sync/VGA_red_OBUF[3]_inst_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.952 f  vga_sync/VGA_red_OBUF[3]_inst_i_10/CO[0]
                         net (fo=1, routed)           0.952    12.903    red2
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.367    13.270 f  VGA_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.665    13.935    vga_sync/VGA_blu[0]_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.124    14.059 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.732    18.791    VGA_blu_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.342 r  VGA_blu_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.342    VGA_blu[1]
    C7                                                                r  VGA_blu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_movement/new_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.328ns  (logic 5.485ns (41.153%)  route 7.843ns (58.847%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.638     9.012    enemy_movement/refresh_clock_BUFG
    SLICE_X31Y91         FDRE                                         r  enemy_movement/new_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     9.468 r  enemy_movement/new_y_reg[7]/Q
                         net (fo=62, routed)          1.730    11.198    vga_sync/VGA_red_OBUF[3]_inst_i_10_0[6]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124    11.322 r  vga_sync/VGA_red_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    11.322    vga_sync/VGA_red_OBUF[3]_inst_i_69_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.698 r  vga_sync/VGA_red_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.698    vga_sync/VGA_red_OBUF[3]_inst_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.952 r  vga_sync/VGA_red_OBUF[3]_inst_i_10/CO[0]
                         net (fo=1, routed)           0.952    12.903    red2
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.367    13.270 r  VGA_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.665    13.935    vga_sync/VGA_blu[0]_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.152    14.087 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.497    18.584    VGA_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.756    22.340 r  VGA_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.340    VGA_red[0]
    A3                                                                r  VGA_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_movement/new_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_blu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.237ns  (logic 5.224ns (39.467%)  route 8.013ns (60.533%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.638     9.012    enemy_movement/refresh_clock_BUFG
    SLICE_X31Y91         FDRE                                         r  enemy_movement/new_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     9.468 r  enemy_movement/new_y_reg[7]/Q
                         net (fo=62, routed)          1.730    11.198    vga_sync/VGA_red_OBUF[3]_inst_i_10_0[6]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124    11.322 r  vga_sync/VGA_red_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    11.322    vga_sync/VGA_red_OBUF[3]_inst_i_69_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.698 r  vga_sync/VGA_red_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.698    vga_sync/VGA_red_OBUF[3]_inst_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.952 f  vga_sync/VGA_red_OBUF[3]_inst_i_10/CO[0]
                         net (fo=1, routed)           0.952    12.903    red2
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.367    13.270 f  VGA_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.665    13.935    vga_sync/VGA_blu[0]_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.124    14.059 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.667    18.726    VGA_blu_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.249 r  VGA_blu_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.249    VGA_blu[2]
    D7                                                                r  VGA_blu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_movement/new_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_grn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.057ns  (logic 5.404ns (41.391%)  route 7.653ns (58.609%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           1.525     7.278    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.374 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         1.637     9.011    handle_movement/refresh_clock_BUFG
    SLICE_X39Y93         FDRE                                         r  handle_movement/new_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     9.467 r  handle_movement/new_x_reg[3]/Q
                         net (fo=11, routed)          0.852    10.319    handle_movement/Q[3]
    SLICE_X38Y94         LUT4 (Prop_lut4_I2_O)        0.124    10.443 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.443    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.976 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.976    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.230 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.322    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.689 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.823    13.512    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.636 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.886    18.522    VGA_grn_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.068 r  VGA_grn_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.068    VGA_grn[2]
    B6                                                                r  VGA_grn[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 handle_firing/new_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_grn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.877ns  (logic 1.648ns (42.518%)  route 2.229ns (57.482%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.567     2.847    handle_firing/refresh_clock_BUFG
    SLICE_X35Y90         FDRE                                         r  handle_firing/new_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     2.988 f  handle_firing/new_y_reg[9]/Q
                         net (fo=17, routed)          0.162     3.150    vga_sync/VGA_grn_OBUF[3]_inst_i_5_0[9]
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.048     3.198 r  vga_sync/VGA_grn_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000     3.198    vga_sync/VGA_grn_OBUF[3]_inst_i_22_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     3.286 r  vga_sync/VGA_grn_OBUF[3]_inst_i_5/CO[0]
                         net (fo=2, routed)           0.262     3.548    vga_sync/pos_y_reg[8]_0[0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.126     3.674 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.805     5.478    VGA_grn_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     6.724 r  VGA_grn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.724    VGA_grn[1]
    A5                                                                r  VGA_grn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_firing/new_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_grn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.927ns  (logic 1.650ns (42.026%)  route 2.276ns (57.974%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.567     2.847    handle_firing/refresh_clock_BUFG
    SLICE_X35Y90         FDRE                                         r  handle_firing/new_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     2.988 f  handle_firing/new_y_reg[9]/Q
                         net (fo=17, routed)          0.162     3.150    vga_sync/VGA_grn_OBUF[3]_inst_i_5_0[9]
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.048     3.198 r  vga_sync/VGA_grn_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000     3.198    vga_sync/VGA_grn_OBUF[3]_inst_i_22_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     3.286 r  vga_sync/VGA_grn_OBUF[3]_inst_i_5/CO[0]
                         net (fo=2, routed)           0.262     3.548    vga_sync/pos_y_reg[8]_0[0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.126     3.674 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.852     5.526    VGA_grn_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     6.773 r  VGA_grn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.773    VGA_grn[3]
    A6                                                                r  VGA_grn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_firing/new_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_grn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.948ns  (logic 1.650ns (41.796%)  route 2.298ns (58.204%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.567     2.847    handle_firing/refresh_clock_BUFG
    SLICE_X35Y90         FDRE                                         r  handle_firing/new_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     2.988 f  handle_firing/new_y_reg[9]/Q
                         net (fo=17, routed)          0.162     3.150    vga_sync/VGA_grn_OBUF[3]_inst_i_5_0[9]
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.048     3.198 r  vga_sync/VGA_grn_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000     3.198    vga_sync/VGA_grn_OBUF[3]_inst_i_22_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     3.286 r  vga_sync/VGA_grn_OBUF[3]_inst_i_5/CO[0]
                         net (fo=2, routed)           0.262     3.548    vga_sync/pos_y_reg[8]_0[0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.126     3.674 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.874     5.548    VGA_grn_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     6.795 r  VGA_grn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.795    VGA_grn[2]
    B6                                                                r  VGA_grn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_firing/new_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_grn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.055ns  (logic 1.642ns (40.494%)  route 2.413ns (59.506%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.567     2.847    handle_firing/refresh_clock_BUFG
    SLICE_X35Y90         FDRE                                         r  handle_firing/new_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     2.988 f  handle_firing/new_y_reg[9]/Q
                         net (fo=17, routed)          0.162     3.150    vga_sync/VGA_grn_OBUF[3]_inst_i_5_0[9]
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.048     3.198 r  vga_sync/VGA_grn_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000     3.198    vga_sync/VGA_grn_OBUF[3]_inst_i_22_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     3.286 r  vga_sync/VGA_grn_OBUF[3]_inst_i_5/CO[0]
                         net (fo=2, routed)           0.262     3.548    vga_sync/pos_y_reg[8]_0[0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.126     3.674 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.989     5.663    VGA_grn_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     6.902 r  VGA_grn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.902    VGA_grn[0]
    C6                                                                r  VGA_grn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_firing/new_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_blu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.083ns  (logic 1.646ns (40.323%)  route 2.437ns (59.677%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.566     2.846    handle_firing/refresh_clock_BUFG
    SLICE_X44Y96         FDRE                                         r  handle_firing/new_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     2.987 f  handle_firing/new_x_reg[9]/Q
                         net (fo=14, routed)          0.331     3.318    vga_sync/VGA_grn_OBUF[3]_inst_i_3[9]
    SLICE_X40Y95         LUT2 (Prop_lut2_I1_O)        0.045     3.363 r  vga_sync/VGA_grn_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     3.363    handle_firing/VGA_red_OBUF[3]_inst_i_3_0[0]
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     3.444 f  handle_firing/VGA_grn_OBUF[3]_inst_i_3/CO[2]
                         net (fo=2, routed)           0.180     3.624    handle_firing_n_68
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.110     3.734 r  VGA_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.154     3.888    vga_sync/VGA_blu[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045     3.933 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.772     5.704    VGA_blu_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     6.929 r  VGA_blu_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.929    VGA_blu[2]
    D7                                                                r  VGA_blu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_firing/new_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.099ns  (logic 1.741ns (42.484%)  route 2.358ns (57.516%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.566     2.846    handle_firing/refresh_clock_BUFG
    SLICE_X44Y96         FDRE                                         r  handle_firing/new_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     2.987 f  handle_firing/new_x_reg[9]/Q
                         net (fo=14, routed)          0.331     3.318    vga_sync/VGA_grn_OBUF[3]_inst_i_3[9]
    SLICE_X40Y95         LUT2 (Prop_lut2_I1_O)        0.045     3.363 r  vga_sync/VGA_grn_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     3.363    handle_firing/VGA_red_OBUF[3]_inst_i_3_0[0]
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     3.444 f  handle_firing/VGA_grn_OBUF[3]_inst_i_3/CO[2]
                         net (fo=2, routed)           0.180     3.624    handle_firing_n_68
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.110     3.734 r  VGA_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.154     3.888    vga_sync/VGA_blu[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.048     3.936 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.693     5.628    VGA_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.316     6.945 r  VGA_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.945    VGA_red[0]
    A3                                                                r  VGA_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_firing/new_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.131ns  (logic 1.739ns (42.105%)  route 2.391ns (57.895%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.566     2.846    handle_firing/refresh_clock_BUFG
    SLICE_X44Y96         FDRE                                         r  handle_firing/new_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     2.987 f  handle_firing/new_x_reg[9]/Q
                         net (fo=14, routed)          0.331     3.318    vga_sync/VGA_grn_OBUF[3]_inst_i_3[9]
    SLICE_X40Y95         LUT2 (Prop_lut2_I1_O)        0.045     3.363 r  vga_sync/VGA_grn_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     3.363    handle_firing/VGA_red_OBUF[3]_inst_i_3_0[0]
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     3.444 f  handle_firing/VGA_grn_OBUF[3]_inst_i_3/CO[2]
                         net (fo=2, routed)           0.180     3.624    handle_firing_n_68
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.110     3.734 r  VGA_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.154     3.888    vga_sync/VGA_blu[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.048     3.936 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.726     5.662    VGA_red_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.314     6.976 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.976    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_firing/new_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_blu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.144ns  (logic 1.674ns (40.390%)  route 2.471ns (59.610%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.566     2.846    handle_firing/refresh_clock_BUFG
    SLICE_X44Y96         FDRE                                         r  handle_firing/new_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     2.987 f  handle_firing/new_x_reg[9]/Q
                         net (fo=14, routed)          0.331     3.318    vga_sync/VGA_grn_OBUF[3]_inst_i_3[9]
    SLICE_X40Y95         LUT2 (Prop_lut2_I1_O)        0.045     3.363 r  vga_sync/VGA_grn_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     3.363    handle_firing/VGA_red_OBUF[3]_inst_i_3_0[0]
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     3.444 f  handle_firing/VGA_grn_OBUF[3]_inst_i_3/CO[2]
                         net (fo=2, routed)           0.180     3.624    handle_firing_n_68
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.110     3.734 r  VGA_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.154     3.888    vga_sync/VGA_blu[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045     3.933 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.806     5.738    VGA_blu_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     6.990 r  VGA_blu_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.990    VGA_blu[1]
    C7                                                                r  VGA_blu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_firing/new_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.180ns  (logic 1.736ns (41.527%)  route 2.444ns (58.473%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.566     2.846    handle_firing/refresh_clock_BUFG
    SLICE_X44Y96         FDRE                                         r  handle_firing/new_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     2.987 f  handle_firing/new_x_reg[9]/Q
                         net (fo=14, routed)          0.331     3.318    vga_sync/VGA_grn_OBUF[3]_inst_i_3[9]
    SLICE_X40Y95         LUT2 (Prop_lut2_I1_O)        0.045     3.363 r  vga_sync/VGA_grn_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     3.363    handle_firing/VGA_red_OBUF[3]_inst_i_3_0[0]
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     3.444 f  handle_firing/VGA_grn_OBUF[3]_inst_i_3/CO[2]
                         net (fo=2, routed)           0.180     3.624    handle_firing_n_68
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.110     3.734 r  VGA_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.154     3.888    vga_sync/VGA_blu[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.048     3.936 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.780     5.715    VGA_red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.311     7.026 r  VGA_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.026    VGA_red[1]
    B4                                                                r  VGA_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 handle_firing/new_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refresh_divider/refresh_clock  {rise@0.000ns fall@2100000.000ns period=4200000.000ns})
  Destination:            VGA_blu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.211ns  (logic 1.674ns (39.757%)  route 2.537ns (60.243%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refresh_divider/refresh_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    refresh_divider/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  refresh_divider/temp_clock_reg/Q
                         net (fo=2, routed)           0.606     2.254    refresh_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  refresh_clock_BUFG_inst/O
                         net (fo=213, routed)         0.566     2.846    handle_firing/refresh_clock_BUFG
    SLICE_X44Y96         FDRE                                         r  handle_firing/new_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     2.987 f  handle_firing/new_x_reg[9]/Q
                         net (fo=14, routed)          0.331     3.318    vga_sync/VGA_grn_OBUF[3]_inst_i_3[9]
    SLICE_X40Y95         LUT2 (Prop_lut2_I1_O)        0.045     3.363 r  vga_sync/VGA_grn_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     3.363    handle_firing/VGA_red_OBUF[3]_inst_i_3_0[0]
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     3.444 f  handle_firing/VGA_grn_OBUF[3]_inst_i_3/CO[2]
                         net (fo=2, routed)           0.180     3.624    handle_firing_n_68
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.110     3.734 r  VGA_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.154     3.888    vga_sync/VGA_blu[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045     3.933 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.872     5.805    VGA_blu_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     7.057 r  VGA_blu_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.057    VGA_blu[3]
    D8                                                                r  VGA_blu[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sync/vga_sync/temp_clock
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_blu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.756ns  (logic 5.405ns (39.291%)  route 8.351ns (60.709%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.916    13.797    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.921 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.183    19.104    VGA_blu_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.651 r  VGA_blu_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.651    VGA_blu[0]
    B7                                                                r  VGA_blu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.688ns  (logic 5.621ns (41.066%)  route 8.067ns (58.934%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.916    13.797    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I0_O)        0.150    13.947 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.899    18.846    VGA_red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.737    22.583 r  VGA_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.583    VGA_red[2]
    C5                                                                r  VGA_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_grn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.641ns  (logic 5.396ns (39.559%)  route 8.245ns (60.441%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.823    13.705    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.169    18.998    VGA_grn_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    22.536 r  VGA_grn_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.536    VGA_grn[0]
    C6                                                                r  VGA_grn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_blu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.467ns  (logic 5.410ns (40.170%)  route 8.057ns (59.830%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.916    13.797    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.921 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.889    18.810    VGA_blu_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.362 r  VGA_blu_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.362    VGA_blu[3]
    D8                                                                r  VGA_blu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.451ns  (logic 5.634ns (41.888%)  route 7.817ns (58.112%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.916    13.797    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I0_O)        0.150    13.947 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.649    18.596    VGA_red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.750    22.346 r  VGA_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.346    VGA_red[1]
    B4                                                                r  VGA_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_grn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.366ns  (logic 5.404ns (40.434%)  route 7.961ns (59.566%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.823    13.705    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.886    18.715    VGA_grn_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.261 r  VGA_grn_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.261    VGA_grn[2]
    B6                                                                r  VGA_grn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_grn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.363ns  (logic 5.404ns (40.442%)  route 7.959ns (59.558%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.823    13.705    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.883    18.712    VGA_grn_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    22.259 r  VGA_grn_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.259    VGA_grn[3]
    A6                                                                r  VGA_grn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.315ns  (logic 5.638ns (42.339%)  route 7.678ns (57.661%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.916    13.797    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I0_O)        0.150    13.947 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.509    18.457    VGA_red_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.754    22.210 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.210    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_blu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.309ns  (logic 5.409ns (40.644%)  route 7.900ns (59.356%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.916    13.797    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.921 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.732    18.653    VGA_blu_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.204 r  VGA_blu_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.204    VGA_blu[1]
    C7                                                                r  VGA_blu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.305ns  (logic 5.640ns (42.390%)  route 7.665ns (57.610%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.632     5.235    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           1.413     7.166    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.262 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          1.633     8.895    vga_sync/temp_clock
    SLICE_X44Y93         FDRE                                         r  vga_sync/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     9.351 r  vga_sync/pos_x_reg[2]/Q
                         net (fo=11, routed)          1.160    10.512    handle_movement/VGA_red_OBUF[3]_inst_i_8[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.636 r  handle_movement/VGA_red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    10.636    vga_sync/VGA_red_OBUF[3]_inst_i_8_1[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  vga_sync/VGA_red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.169    vga_sync/VGA_red_OBUF[3]_inst_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.423 r  vga_sync/VGA_red_OBUF[3]_inst_i_8/CO[0]
                         net (fo=1, routed)           1.092    12.515    vga_sync/red48_in
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.367    12.882 f  vga_sync/VGA_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.916    13.797    vga_sync/VGA_red_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I0_O)        0.150    13.947 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.497    18.444    VGA_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.756    22.200 r  VGA_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.200    VGA_red[0]
    A3                                                                r  VGA_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            V_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.407ns (53.667%)  route 1.215ns (46.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.567     2.804    vga_sync/temp_clock
    SLICE_X37Y91         FDRE                                         r  vga_sync/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     2.945 r  vga_sync/vsync_reg/Q
                         net (fo=1, routed)           1.215     4.160    V_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     5.425 r  V_sync_OBUF_inst/O
                         net (fo=0)                   0.000     5.425    V_sync
    B12                                                               r  V_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.406ns (51.223%)  route 1.339ns (48.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.569     2.806    vga_sync/temp_clock
    SLICE_X33Y93         FDRE                                         r  vga_sync/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     2.947 r  vga_sync/hsync_reg/Q
                         net (fo=1, routed)           1.339     4.286    H_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     5.551 r  H_sync_OBUF_inst/O
                         net (fo=0)                   0.000     5.551    H_sync
    B11                                                               r  H_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_grn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.632ns  (logic 1.454ns (40.045%)  route 2.177ns (59.955%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  vga_sync/en_reg/Q
                         net (fo=3, routed)           0.373     3.339    vga_sync/en_disp
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045     3.384 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.805     5.188    VGA_grn_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     6.434 r  VGA_grn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.434    VGA_grn[1]
    A5                                                                r  VGA_grn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_blu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.634ns  (logic 1.433ns (39.444%)  route 2.201ns (60.556%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  vga_sync/en_reg/Q
                         net (fo=3, routed)           0.429     3.395    vga_sync/en_disp
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.045     3.440 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.772     5.212    VGA_blu_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     6.436 r  VGA_blu_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.436    VGA_blu[2]
    D7                                                                r  VGA_blu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.646ns  (logic 1.524ns (41.811%)  route 2.122ns (58.189%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  vga_sync/en_reg/Q
                         net (fo=3, routed)           0.429     3.395    vga_sync/en_disp
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.044     3.439 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.693     5.132    VGA_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.316     6.448 r  VGA_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.448    VGA_red[0]
    A3                                                                r  VGA_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.678ns  (logic 1.522ns (41.391%)  route 2.155ns (58.609%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  vga_sync/en_reg/Q
                         net (fo=3, routed)           0.429     3.395    vga_sync/en_disp
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.044     3.439 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.726     5.165    VGA_red_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.314     6.480 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.480    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_grn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.681ns  (logic 1.456ns (39.554%)  route 2.225ns (60.446%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  vga_sync/en_reg/Q
                         net (fo=3, routed)           0.373     3.339    vga_sync/en_disp
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045     3.384 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.852     5.236    VGA_grn_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     6.484 r  VGA_grn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.484    VGA_grn[3]
    A6                                                                r  VGA_grn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_blu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.695ns  (logic 1.461ns (39.534%)  route 2.234ns (60.466%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  vga_sync/en_reg/Q
                         net (fo=3, routed)           0.429     3.395    vga_sync/en_disp
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.045     3.440 r  vga_sync/VGA_blu_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.806     5.246    VGA_blu_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     6.497 r  VGA_blu_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.497    VGA_blu[1]
    C7                                                                r  VGA_blu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_grn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.703ns  (logic 1.456ns (39.323%)  route 2.247ns (60.677%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  vga_sync/en_reg/Q
                         net (fo=3, routed)           0.373     3.339    vga_sync/en_disp
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045     3.384 r  vga_sync/VGA_grn_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.874     5.258    VGA_grn_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     6.505 r  VGA_grn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.505    VGA_grn[2]
    B6                                                                r  VGA_grn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sync/vga_sync/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.727ns  (logic 1.519ns (40.752%)  route 2.208ns (59.248%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sync/vga_sync/temp_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.484    vga_sync/vga_sync/Clock_IBUF_BUFG
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  vga_sync/vga_sync/temp_clock_reg/Q
                         net (fo=2, routed)           0.563     2.211    vga_sync_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.237 r  x_int_reg[9]_i_3/O
                         net (fo=43, routed)          0.565     2.802    vga_sync/temp_clock
    SLICE_X42Y91         FDRE                                         r  vga_sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  vga_sync/en_reg/Q
                         net (fo=3, routed)           0.429     3.395    vga_sync/en_disp
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.044     3.439 r  vga_sync/VGA_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.780     5.218    VGA_red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.311     6.529 r  VGA_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.529    VGA_red[1]
    B4                                                                r  VGA_red[1] (OUT)
  -------------------------------------------------------------------    -------------------





