\doxysection{DMA\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_d_m_a___init_type_def}{}\label{struct_d_m_a___init_type_def}\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}}


DMA Init structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+dma.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a68cba36c380e7297b23b09a16c809969}{DMA\+\_\+\+Channel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a232af556de7c2eec9a82d448730bd86d}{DMA\+\_\+\+Peripheral\+Base\+Addr}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a93227da797b033f9bc87523e1cfd8bbb}{DMA\+\_\+\+Memory0\+Base\+Addr}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a91b47435ccf4a40efa97bbbe631789e1}{DMA\+\_\+\+DIR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a999df57215b28b3b1b3b6836c4952ca5}{DMA\+\_\+\+Buffer\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_ad4d427790f9a089ca0257a358fc263c2}{DMA\+\_\+\+Peripheral\+Inc}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_aaf69c680a297ec01a2ed613289e691a1}{DMA\+\_\+\+Memory\+Inc}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_afb46aaadfb80a7e19277c868bd252554}{DMA\+\_\+\+Peripheral\+Data\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a74bb71921c4d198d6cf1979c120f694f}{DMA\+\_\+\+Memory\+Data\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a8adbe6f3e46471d109afaa3111dce220}{DMA\+\_\+\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_ab9a17bd51778478cbd728c868206dca0}{DMA\+\_\+\+Priority}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a56198043a8d5f2e25a87a79cbe2a3aa5}{DMA\+\_\+\+FIFOMode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a5dbf46e6177ea71b38119e5442a9fb36}{DMA\+\_\+\+FIFOThreshold}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a10bdf685aa58035632ead27b61fe4ffd}{DMA\+\_\+\+Memory\+Burst}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a331a1d487dba9bcba3f58e136bb91bc1}{DMA\+\_\+\+Peripheral\+Burst}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Init structure definition. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_d_m_a___init_type_def_a999df57215b28b3b1b3b6836c4952ca5}\label{struct_d_m_a___init_type_def_a999df57215b28b3b1b3b6836c4952ca5} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_BufferSize@{DMA\_BufferSize}}
\index{DMA\_BufferSize@{DMA\_BufferSize}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_BufferSize}{DMA\_BufferSize}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Buffer\+Size}

Specifies the buffer size, in data unit, of the specified Stream. The data unit is equal to the configuration set in DMA\+\_\+\+Peripheral\+Data\+Size or DMA\+\_\+\+Memory\+Data\+Size members depending in the transfer direction. \Hypertarget{struct_d_m_a___init_type_def_a68cba36c380e7297b23b09a16c809969}\label{struct_d_m_a___init_type_def_a68cba36c380e7297b23b09a16c809969} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Channel@{DMA\_Channel}}
\index{DMA\_Channel@{DMA\_Channel}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Channel}{DMA\_Channel}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Channel}

Specifies the channel used for the specified stream. This parameter can be a value of \doxylink{group___d_m_a__channel}{DMA\+\_\+channel} \Hypertarget{struct_d_m_a___init_type_def_a91b47435ccf4a40efa97bbbe631789e1}\label{struct_d_m_a___init_type_def_a91b47435ccf4a40efa97bbbe631789e1} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_DIR@{DMA\_DIR}}
\index{DMA\_DIR@{DMA\_DIR}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_DIR}{DMA\_DIR}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+DIR}

Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of \doxylink{group___d_m_a__data__transfer__direction}{DMA\+\_\+data\+\_\+transfer\+\_\+direction} \Hypertarget{struct_d_m_a___init_type_def_a56198043a8d5f2e25a87a79cbe2a3aa5}\label{struct_d_m_a___init_type_def_a56198043a8d5f2e25a87a79cbe2a3aa5} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_FIFOMode@{DMA\_FIFOMode}}
\index{DMA\_FIFOMode@{DMA\_FIFOMode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFOMode}{DMA\_FIFOMode}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+FIFOMode}

Specifies if the FIFO mode or Direct mode will be used for the specified Stream. This parameter can be a value of \doxylink{group___d_m_a__fifo__direct__mode}{DMA\+\_\+fifo\+\_\+direct\+\_\+mode} \begin{DoxyNote}{Note}
The Direct mode (FIFO mode disabled) cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}
\Hypertarget{struct_d_m_a___init_type_def_a5dbf46e6177ea71b38119e5442a9fb36}\label{struct_d_m_a___init_type_def_a5dbf46e6177ea71b38119e5442a9fb36} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_FIFOThreshold@{DMA\_FIFOThreshold}}
\index{DMA\_FIFOThreshold@{DMA\_FIFOThreshold}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFOThreshold}{DMA\_FIFOThreshold}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+FIFOThreshold}

Specifies the FIFO threshold level. This parameter can be a value of \doxylink{group___d_m_a__fifo__threshold__level}{DMA\+\_\+fifo\+\_\+threshold\+\_\+level} \Hypertarget{struct_d_m_a___init_type_def_a93227da797b033f9bc87523e1cfd8bbb}\label{struct_d_m_a___init_type_def_a93227da797b033f9bc87523e1cfd8bbb} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Memory0BaseAddr@{DMA\_Memory0BaseAddr}}
\index{DMA\_Memory0BaseAddr@{DMA\_Memory0BaseAddr}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Memory0BaseAddr}{DMA\_Memory0BaseAddr}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Memory0\+Base\+Addr}

Specifies the memory 0 base address for DMAy Streamx. This memory is the default memory used when double buffer mode is not enabled. \Hypertarget{struct_d_m_a___init_type_def_a10bdf685aa58035632ead27b61fe4ffd}\label{struct_d_m_a___init_type_def_a10bdf685aa58035632ead27b61fe4ffd} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_MemoryBurst@{DMA\_MemoryBurst}}
\index{DMA\_MemoryBurst@{DMA\_MemoryBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_MemoryBurst}{DMA\_MemoryBurst}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Memory\+Burst}

Specifies the Burst transfer configuration for the memory transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \doxylink{group___d_m_a__memory__burst}{DMA\+\_\+memory\+\_\+burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}
\Hypertarget{struct_d_m_a___init_type_def_a74bb71921c4d198d6cf1979c120f694f}\label{struct_d_m_a___init_type_def_a74bb71921c4d198d6cf1979c120f694f} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_MemoryDataSize@{DMA\_MemoryDataSize}}
\index{DMA\_MemoryDataSize@{DMA\_MemoryDataSize}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_MemoryDataSize}{DMA\_MemoryDataSize}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Memory\+Data\+Size}

Specifies the Memory data width. This parameter can be a value of \doxylink{group___d_m_a__memory__data__size}{DMA\+\_\+memory\+\_\+data\+\_\+size} \Hypertarget{struct_d_m_a___init_type_def_aaf69c680a297ec01a2ed613289e691a1}\label{struct_d_m_a___init_type_def_aaf69c680a297ec01a2ed613289e691a1} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_MemoryInc@{DMA\_MemoryInc}}
\index{DMA\_MemoryInc@{DMA\_MemoryInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_MemoryInc}{DMA\_MemoryInc}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Memory\+Inc}

Specifies whether the memory address register should be incremented or not. This parameter can be a value of \doxylink{group___d_m_a__memory__incremented__mode}{DMA\+\_\+memory\+\_\+incremented\+\_\+mode} \Hypertarget{struct_d_m_a___init_type_def_a8adbe6f3e46471d109afaa3111dce220}\label{struct_d_m_a___init_type_def_a8adbe6f3e46471d109afaa3111dce220} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Mode@{DMA\_Mode}}
\index{DMA\_Mode@{DMA\_Mode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Mode}{DMA\_Mode}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Mode}

Specifies the operation mode of the DMAy Streamx. This parameter can be a value of \doxylink{group___d_m_a__circular__normal__mode}{DMA\+\_\+circular\+\_\+normal\+\_\+mode} \begin{DoxyNote}{Note}
The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}
\Hypertarget{struct_d_m_a___init_type_def_a232af556de7c2eec9a82d448730bd86d}\label{struct_d_m_a___init_type_def_a232af556de7c2eec9a82d448730bd86d} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralBaseAddr@{DMA\_PeripheralBaseAddr}}
\index{DMA\_PeripheralBaseAddr@{DMA\_PeripheralBaseAddr}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_PeripheralBaseAddr}{DMA\_PeripheralBaseAddr}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Peripheral\+Base\+Addr}

Specifies the peripheral base address for DMAy Streamx. \Hypertarget{struct_d_m_a___init_type_def_a331a1d487dba9bcba3f58e136bb91bc1}\label{struct_d_m_a___init_type_def_a331a1d487dba9bcba3f58e136bb91bc1} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralBurst@{DMA\_PeripheralBurst}}
\index{DMA\_PeripheralBurst@{DMA\_PeripheralBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_PeripheralBurst}{DMA\_PeripheralBurst}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Peripheral\+Burst}

Specifies the Burst transfer configuration for the peripheral transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \doxylink{group___d_m_a__peripheral__burst}{DMA\+\_\+peripheral\+\_\+burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}
\Hypertarget{struct_d_m_a___init_type_def_afb46aaadfb80a7e19277c868bd252554}\label{struct_d_m_a___init_type_def_afb46aaadfb80a7e19277c868bd252554} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralDataSize@{DMA\_PeripheralDataSize}}
\index{DMA\_PeripheralDataSize@{DMA\_PeripheralDataSize}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_PeripheralDataSize}{DMA\_PeripheralDataSize}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Peripheral\+Data\+Size}

Specifies the Peripheral data width. This parameter can be a value of \doxylink{group___d_m_a__peripheral__data__size}{DMA\+\_\+peripheral\+\_\+data\+\_\+size} \Hypertarget{struct_d_m_a___init_type_def_ad4d427790f9a089ca0257a358fc263c2}\label{struct_d_m_a___init_type_def_ad4d427790f9a089ca0257a358fc263c2} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralInc@{DMA\_PeripheralInc}}
\index{DMA\_PeripheralInc@{DMA\_PeripheralInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_PeripheralInc}{DMA\_PeripheralInc}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Peripheral\+Inc}

Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of \doxylink{group___d_m_a__peripheral__incremented__mode}{DMA\+\_\+peripheral\+\_\+incremented\+\_\+mode} \Hypertarget{struct_d_m_a___init_type_def_ab9a17bd51778478cbd728c868206dca0}\label{struct_d_m_a___init_type_def_ab9a17bd51778478cbd728c868206dca0} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Priority@{DMA\_Priority}}
\index{DMA\_Priority@{DMA\_Priority}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Priority}{DMA\_Priority}}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Priority}

Specifies the software priority for the DMAy Streamx. This parameter can be a value of \doxylink{group___d_m_a__priority__level}{DMA\+\_\+priority\+\_\+level} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__dma_8h}{stm32f4xx\+\_\+dma.\+h}}\end{DoxyCompactItemize}
