
---------- Begin Simulation Statistics ----------
final_tick                               163782075000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238267                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667164                       # Number of bytes of host memory used
host_op_rate                                   238735                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   419.70                       # Real time elapsed on the host
host_tick_rate                              390238354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163782                       # Number of seconds simulated
sim_ticks                                163782075000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.637821                       # CPI: cycles per instruction
system.cpu.discardedOps                        189502                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        30949118                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.610567                       # IPC: instructions per cycle
system.cpu.numCycles                        163782075                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132832957                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370258                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          382                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            565                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485792                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735476                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103845                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101834                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904413                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51140224                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51140224                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51140696                       # number of overall hits
system.cpu.dcache.overall_hits::total        51140696                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       920502                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         920502                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       928449                       # number of overall misses
system.cpu.dcache.overall_misses::total        928449                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  40202626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40202626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  40202626000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40202626000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52069145                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52069145                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43674.675340                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43674.675340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43300.844742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43300.844742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       102674                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3316                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.963209                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       796026                       # number of writebacks
system.cpu.dcache.writebacks::total            796026                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875191                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36892250000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36892250000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37739441999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37739441999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016808                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42539.446617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42539.446617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43121.378075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43121.378075                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874679                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40585247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40585247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18192659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18192659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34560.719381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34560.719381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       526011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       526011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17125876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17125876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32558.018749                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32558.018749                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10554977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10554977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22009967000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22009967000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55847.977062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55847.977062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19766374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19766374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57925.646984                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57925.646984                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    847191999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    847191999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106658.944857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106658.944857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.458805                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.433841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.458805                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105013633                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105013633                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685913                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475084                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024941                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278225                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278225                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278225                       # number of overall hits
system.cpu.icache.overall_hits::total        10278225                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68858000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68858000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68858000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68858000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278905                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278905                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278905                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278905                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101261.764706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101261.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101261.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101261.764706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu.icache.writebacks::total                39                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67498000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67498000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67498000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67498000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99261.764706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99261.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99261.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99261.764706                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278225                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278225                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68858000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68858000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101261.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101261.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67498000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67498000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99261.764706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99261.764706                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           520.145327                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15116.036765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   520.145327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.253977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.253977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          641                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          641                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.312988                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558490                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558490                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 163782075000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               674060                       # number of demand (read+write) hits
system.l2.demand_hits::total                   674082                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data              674060                       # number of overall hits
system.l2.overall_hits::total                  674082                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201131                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201789                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            201131                       # number of overall misses
system.l2.overall_misses::total                201789                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64956000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20934411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20999367000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64956000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20934411000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20999367000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875191                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875871                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875191                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875871                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.229814                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230387                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.229814                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230387                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98717.325228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104083.463017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104065.964944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98717.325228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104083.463017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104065.964944                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111007                       # number of writebacks
system.l2.writebacks::total                    111007                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201783                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201783                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16911234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16963030000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16911234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16963030000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.229807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230380                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.229807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230380                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78717.325228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84083.201989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84065.704247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78717.325228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84083.201989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84065.704247                       # average overall mshr miss latency
system.l2.replacements                         169040                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       796026                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           796026                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       796026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       796026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            205156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205156                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136081                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136081                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14422228000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14422228000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105982.672085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105982.672085                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11700608000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11700608000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85982.672085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85982.672085                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64956000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64956000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98717.325228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98717.325228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78717.325228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78717.325228                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        468904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            468904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6512183000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6512183000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100110.422752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100110.422752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5210626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5210626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121816                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121816                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80109.249124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80109.249124                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32162.947692                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750201                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201808                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.672605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.146355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        76.807161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32074.994176                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981535                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23806                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14203464                       # Number of tag accesses
system.l2.tags.data_accesses                 14203464                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007260214000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6615                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6615                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              547380                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111007                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201783                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111007                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201783                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111007                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.495994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.962387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.468224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6450     97.51%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.51%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.95%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6615                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.776417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.746910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4093     61.87%     61.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               61      0.92%     62.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2317     35.03%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              135      2.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6615                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12914112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7104448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     78.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  163760762000                       # Total gap between requests
system.mem_ctrls.avgGap                     523548.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12869760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7102464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 257122.154545911093                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 78578562.397625014186                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 43365331.645724967122                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201125                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111007                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18018000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6567873750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3855663065500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27382.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32655.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34733512.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12872000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12914112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7104448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7104448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201125                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201783                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111007                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111007                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       257122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     78592239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         78849361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       257122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       257122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     43377445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        43377445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     43377445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       257122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     78592239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       122226807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201748                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              110976                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6939                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6995                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6922                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2803116750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008740000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6585891750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13894.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32644.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132106                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69946                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       110672                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.843718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.385275                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.757753                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76307     68.95%     68.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11797     10.66%     79.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5283      4.77%     84.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1395      1.26%     85.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8955      8.09%     93.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          676      0.61%     94.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          427      0.39%     94.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          411      0.37%     95.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5421      4.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       110672                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12911872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7102464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               78.835685                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               43.365332                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       398019300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       211552275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720911520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292732380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12928337760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33735631830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34483363680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82770548745                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.370009                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  89295023750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5468840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  69018211250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       392178780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       208447965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719569200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286562340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12928337760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  33396777660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  34768714560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82700588265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.942853                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  90041498000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5468840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  68271737000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111007                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57468                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136081                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136081                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65702                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572041                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572041                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20018560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20018560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201783                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201783    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201783                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           814286000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1090436500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            534634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       907033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          136686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341237                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533954                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1399                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2625061                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2626460                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106957888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              107003904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169040                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7104448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1044911                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1043963     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    948      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1044911                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 163782075000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3342719000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2040000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2625578994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
